
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001284                       # Number of seconds simulated
sim_ticks                                  1283821866                       # Number of ticks simulated
final_tick                                 1283821866                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 230430                       # Simulator instruction rate (inst/s)
host_op_rate                                   230430                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              153329091                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694928                       # Number of bytes of host memory used
host_seconds                                     8.37                       # Real time elapsed on the host
sim_insts                                     1929383                       # Number of instructions simulated
sim_ops                                       1929383                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             616512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        69440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           69440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1085                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1085                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         95913618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        294470760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9521570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5234371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          2043897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4287199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           797618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4785711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           199405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4287199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           149553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3938241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            49851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4237348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1645088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          5084818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          2392855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4287199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           299107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3639134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          1146577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4137646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1994046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4486604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           498512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4586306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           149553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          3938241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          2043897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5084818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1046874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3838539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             480216155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     95913618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9521570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      2043897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       797618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       199405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       149553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        49851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1645088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      2392855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       299107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      1146577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1994046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       498512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       149553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      2043897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1046874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119892022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        54088501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54088501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        54088501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        95913618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       294470760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9521570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5234371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         2043897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4287199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          797618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4785711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          199405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4287199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          149553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3938241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           49851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4237348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1645088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         5084818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         2392855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4287199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          299107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3639134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         1146577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4137646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1994046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4486604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          498512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4586306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          149553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         3938241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         2043897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5084818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1046874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3838539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            534304656                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132401                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73715                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5647                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              88841                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66304                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           74.632208                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26437                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               79                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3633                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2887                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            746                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          253                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1242                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     179591                       # DTB read hits
system.cpu00.dtb.read_misses                      629                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180220                       # DTB read accesses
system.cpu00.dtb.write_hits                    127671                       # DTB write hits
system.cpu00.dtb.write_misses                    1048                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128719                       # DTB write accesses
system.cpu00.dtb.data_hits                     307262                       # DTB hits
system.cpu00.dtb.data_misses                     1677                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 308939                       # DTB accesses
system.cpu00.itb.fetch_hits                    148981                       # ITB hits
system.cpu00.itb.fetch_misses                     155                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149136                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1594                       # Number of system calls
system.cpu00.numCycles                         972143                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            76292                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1188547                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132401                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95628                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      692833                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12646                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                478                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         5917                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          574                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148981                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2521                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           782417                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.519071                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.765199                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 565103     72.23%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16361      2.09%     74.32% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17321      2.21%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16814      2.15%     78.68% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37911      4.85%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15661      2.00%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18751      2.40%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11313      1.45%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83182     10.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             782417                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.136195                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.222605                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  84830                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              530103                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  130126                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               32774                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4584                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26495                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1795                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1124664                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7314                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4584                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 100518                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 79805                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       211859                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147338                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              238313                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105178                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2699                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22057                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2072                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               203810                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757549                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368535                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1210502                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155746                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668960                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88589                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4020                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1655                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  145968                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179268                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135250                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           31944                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          11969                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2754                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  950277                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1673                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        100514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          378                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       782417                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.214540                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.967324                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            486954     62.24%     62.24% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             72226      9.23%     71.47% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60174      7.69%     79.16% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             44662      5.71%     84.87% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43068      5.50%     90.37% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28611      3.66%     94.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26861      3.43%     97.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11664      1.49%     98.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8197      1.05%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        782417                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4979     16.26%     16.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.38%     29.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  91      0.30%     29.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5903     19.27%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     49.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9522     31.09%     80.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6036     19.71%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550895     57.97%     57.97% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12786      1.35%     59.32% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.32% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35719      3.76%     63.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37107      3.90%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             183413     19.30%     86.28% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130333     13.72%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               950277                       # Type of FU issued
system.cpu00.iq.rate                         0.977507                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30628                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032231                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2471941                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          948212                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813350                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243331                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123292                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116951                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               855899                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125006                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21058                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18262                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          419                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15723                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          224                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         8536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4584                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21674                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               51212                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078068                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1495                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179268                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135250                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1575                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  102                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               50994                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          419                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1537                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3125                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4662                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              942606                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180238                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7671                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107490                       # number of nop insts executed
system.cpu00.iew.exec_refs                     308965                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110282                       # Number of branches executed
system.cpu00.iew.exec_stores                   128727                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.969617                       # Inst execution rate
system.cpu00.iew.wb_sent                       933902                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930301                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545651                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777481                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.956959                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701819                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        104467                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2376                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3908                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       766101                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.264486                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.343991                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       517995     67.61%     67.61% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51310      6.70%     74.31% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51252      6.69%     81.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30008      3.92%     84.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35437      4.63%     89.54% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8895      1.16%     90.71% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12920      1.69%     92.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5129      0.67%     93.06% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53155      6.94%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       766101                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968724                       # Number of instructions committed
system.cpu00.commit.committedOps               968724                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280533                       # Number of memory references committed
system.cpu00.commit.loads                      161006                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100158                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792191                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22221                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98661     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503365     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162044     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119528     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968724                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53155                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1782146                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2162824                       # The number of ROB writes
system.cpu00.timesIdled                          1432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        189726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      61531                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870063                       # Number of Instructions Simulated
system.cpu00.committedOps                      870063                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.117325                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.117325                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.894995                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.894995                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1138721                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612580                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151787                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102900                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5087                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2255                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           11270                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         124.802665                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            229944                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           11398                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           20.174066                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        85412340                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   124.802665                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.975021                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.975021                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1096560                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1096560                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       142329                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        142329                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        85406                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        85406                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          952                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          952                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       227735                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         227735                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       227735                       # number of overall hits
system.cpu00.dcache.overall_hits::total        227735                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8161                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8161                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        32997                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        32997                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          251                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           22                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        41158                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        41158                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        41158                       # number of overall misses
system.cpu00.dcache.overall_misses::total        41158                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    416187990                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    416187990                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5366515184                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5366515184                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2464128                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2464128                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       370116                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       370116                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5782703174                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5782703174                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5782703174                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5782703174                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150490                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150490                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268893                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268893                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268893                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268893                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.054230                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.054230                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.278684                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.278684                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.208645                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.208645                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.153065                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.153065                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.153065                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.153065                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 50997.180493                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 50997.180493                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 162636.457375                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 162636.457375                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9817.243028                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9817.243028                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 16823.454545                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 16823.454545                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 140500.101414                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 140500.101414                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 140500.101414                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 140500.101414                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       147125                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2601                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    56.564783                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8411                       # number of writebacks
system.cpu00.dcache.writebacks::total            8411                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2777                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2777                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        26712                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        26712                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          144                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        29489                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        29489                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        29489                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        29489                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5384                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5384                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6285                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6285                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          107                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        11669                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        11669                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        11669                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        11669                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    231759684                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    231759684                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1134684861                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1134684861                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       919080                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       919080                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       342792                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       342792                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1366444545                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1366444545                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1366444545                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1366444545                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.035776                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.035776                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.053081                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.053081                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.088944                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.088944                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.043396                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.043396                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.043396                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.043396                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 43046.003715                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 43046.003715                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 180538.561814                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 180538.561814                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8589.532710                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8589.532710                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 15581.454545                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 15581.454545                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 117100.398063                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 117100.398063                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 117100.398063                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 117100.398063                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7372                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.956135                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140069                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7884                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.766235                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       797310594                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.956135                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921789                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921789                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305834                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305834                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140069                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140069                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140069                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140069                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140069                       # number of overall hits
system.cpu00.icache.overall_hits::total        140069                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8906                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8906                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8906                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8906                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8906                       # number of overall misses
system.cpu00.icache.overall_misses::total         8906                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    661623319                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    661623319                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    661623319                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    661623319                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    661623319                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    661623319                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148975                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148975                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148975                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148975                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148975                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148975                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059782                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059782                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059782                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059782                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059782                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059782                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 74289.615877                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 74289.615877                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 74289.615877                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 74289.615877                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 74289.615877                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 74289.615877                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          892                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    38.782609                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7372                       # number of writebacks
system.cpu00.icache.writebacks::total            7372                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1022                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1022                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1022                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1022                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1022                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1022                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7884                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7884                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7884                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7884                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7884                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7884                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    479990755                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    479990755                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    479990755                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    479990755                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    479990755                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    479990755                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052922                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052922                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052922                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052922                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052922                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052922                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 60881.627981                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 60881.627981                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 60881.627981                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 60881.627981                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 60881.627981                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 60881.627981                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 31664                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           24034                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1464                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              22657                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 15463                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           68.248224                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3321                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               20                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           142                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            134                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      25278                       # DTB read hits
system.cpu01.dtb.read_misses                      431                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  25709                       # DTB read accesses
system.cpu01.dtb.write_hits                      8706                       # DTB write hits
system.cpu01.dtb.write_misses                      26                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  8732                       # DTB write accesses
system.cpu01.dtb.data_hits                      33984                       # DTB hits
system.cpu01.dtb.data_misses                      457                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  34441                       # DTB accesses
system.cpu01.itb.fetch_hits                     27670                       # ITB hits
system.cpu01.itb.fetch_misses                      75                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 27745                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         143625                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            11447                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       184564                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     31664                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            18792                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       57793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3225                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        45886                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1879                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   27670                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 600                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           118697                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.554917                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.669082                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  82518     69.52%     69.52% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1806      1.52%     71.04% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3331      2.81%     73.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   5015      4.23%     78.07% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   8216      6.92%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1068      0.90%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   4527      3.81%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2043      1.72%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  10173      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             118697                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.220463                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.285041                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  13228                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               28256                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   27794                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2447                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1086                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               3538                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 550                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               167771                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2198                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1086                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  14843                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8417                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        16657                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   28539                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3269                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               162943                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 304                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  524                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1488                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  237                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            109002                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              198874                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         185970                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12895                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               85632                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  23370                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              530                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          504                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    7937                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              26447                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             10436                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2627                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2174                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   139562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               912                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  134286                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             446                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         25552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        12602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          169                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       118697                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.131334                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.023784                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             82618     69.60%     69.60% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              5311      4.47%     74.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              6921      5.83%     79.91% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              5904      4.97%     84.88% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              4722      3.98%     88.86% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              4338      3.65%     92.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              6368      5.36%     97.88% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1485      1.25%     99.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1030      0.87%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        118697                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1221     29.32%     29.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     29.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     29.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  76      1.82%     31.14% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     31.14% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     31.14% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                313      7.52%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     38.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1643     39.45%     78.10% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 912     21.90%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               93608     69.71%     69.71% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                180      0.13%     69.84% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     69.84% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2936      2.19%     72.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 2      0.00%     72.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1937      1.44%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.48% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              26499     19.73%     93.21% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              9120      6.79%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               134286                       # Type of FU issued
system.cpu01.iq.rate                         0.934977                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4165                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.031016                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           368169                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          152484                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       120039                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23711                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13581                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10416                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               126250                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12197                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            762                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4470                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2915                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          757                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1086                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3520                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1229                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            156343                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             319                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               26447                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              10436                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              483                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1204                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          316                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          798                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1114                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              132363                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               25709                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1923                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       15869                       # number of nop insts executed
system.cpu01.iew.exec_refs                      34441                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  25922                       # Number of branches executed
system.cpu01.iew.exec_stores                     8732                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.921587                       # Inst execution rate
system.cpu01.iew.wb_sent                       131298                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      130455                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   73334                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   91785                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.908303                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.798976                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         26401                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           743                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             938                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        68823                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.866643                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.774826                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        38756     56.31%     56.31% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         7464     10.85%     67.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3970      5.77%     72.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1965      2.86%     75.78% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2689      3.91%     79.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3460      5.03%     84.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          763      1.11%     85.82% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         3513      5.10%     90.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         6243      9.07%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        68823                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             128468                       # Number of instructions committed
system.cpu01.commit.committedOps               128468                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        29498                       # Number of memory references committed
system.cpu01.commit.loads                       21977                       # Number of loads committed
system.cpu01.commit.membars                       350                       # Number of memory barriers committed
system.cpu01.commit.branches                    22956                       # Number of branches committed
system.cpu01.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  109638                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2148                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        13550     10.55%     10.55% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          80133     62.38%     72.92% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           116      0.09%     73.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.01% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2887      2.25%     75.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            2      0.00%     75.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1921      1.50%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.76% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         22327     17.38%     94.14% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         7532      5.86%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          128468                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                6243                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     215993                       # The number of ROB reads
system.cpu01.rob.rob_writes                    313716                       # The number of ROB writes
system.cpu01.timesIdled                           244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         24928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     890048                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    114922                       # Number of Instructions Simulated
system.cpu01.committedOps                      114922                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.249761                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.249761                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.800153                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.800153                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 167982                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 90481                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8188                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   868                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  305                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             570                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          35.648551                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             28298                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             686                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           41.250729                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    35.648551                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.278504                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.278504                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          126572                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         126572                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        21746                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         21746                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         6404                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         6404                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          122                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          122                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           86                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        28150                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          28150                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        28150                       # number of overall hits
system.cpu01.dcache.overall_hits::total         28150                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1940                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1940                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          978                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          978                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           48                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           52                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2918                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2918                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2918                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2918                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    114477624                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    114477624                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     81979371                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     81979371                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       793638                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       793638                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       542754                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       542754                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       219834                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       219834                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    196456995                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    196456995                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    196456995                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    196456995                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        23686                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        23686                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         7382                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         7382                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        31068                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        31068                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        31068                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        31068                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.081905                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.081905                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.132484                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.132484                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.282353                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.282353                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.376812                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.376812                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.093923                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.093923                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.093923                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.093923                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 59009.084536                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 59009.084536                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 83823.487730                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 83823.487730                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 16534.125000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 16534.125000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10437.576923                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10437.576923                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 67325.906443                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 67325.906443                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 67325.906443                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 67325.906443                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         1845                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              96                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    19.218750                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          253                       # number of writebacks
system.cpu01.dcache.writebacks::total             253                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1073                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1073                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          573                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          573                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           13                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1646                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1646                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1646                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1646                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          867                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          867                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          405                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          405                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           35                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           52                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1272                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1272                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1272                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1272                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     32749056                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     32749056                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     23734602                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     23734602                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       260820                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       260820                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       481896                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       481896                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       216108                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       216108                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     56483658                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     56483658                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     56483658                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     56483658                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.036604                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.036604                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.054863                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.054863                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.205882                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.205882                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.376812                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.376812                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.040942                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.040942                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.040942                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.040942                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 37772.844291                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 37772.844291                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 58603.955556                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 58603.955556                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         7452                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7452                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9267.230769                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9267.230769                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 44405.391509                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 44405.391509                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 44405.391509                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 44405.391509                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             568                       # number of replacements
system.cpu01.icache.tags.tagsinuse         119.459870                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             26400                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1066                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           24.765478                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   119.459870                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.233320                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.233320                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           56404                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          56404                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        26400                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         26400                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        26400                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          26400                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        26400                       # number of overall hits
system.cpu01.icache.overall_hits::total         26400                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1269                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1269                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1269                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1269                       # number of overall misses
system.cpu01.icache.overall_misses::total         1269                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     90092196                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     90092196                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     90092196                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     90092196                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     90092196                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     90092196                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        27669                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        27669                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        27669                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        27669                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        27669                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        27669                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.045864                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.045864                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.045864                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.045864                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.045864                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.045864                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 70994.638298                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 70994.638298                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 70994.638298                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 70994.638298                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 70994.638298                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 70994.638298                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          568                       # number of writebacks
system.cpu01.icache.writebacks::total             568                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          203                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          203                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          203                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1066                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1066                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1066                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1066                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1066                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1066                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     65772594                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     65772594                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     65772594                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     65772594                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     65772594                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     65772594                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.038527                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.038527                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.038527                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.038527                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.038527                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.038527                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 61700.369606                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 61700.369606                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 61700.369606                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 61700.369606                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 61700.369606                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 61700.369606                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 19364                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           16043                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             921                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              14804                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  8999                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           60.787625                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  1369                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           100                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             99                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      16024                       # DTB read hits
system.cpu02.dtb.read_misses                      344                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  16368                       # DTB read accesses
system.cpu02.dtb.write_hits                      5728                       # DTB write hits
system.cpu02.dtb.write_misses                      32                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  5760                       # DTB write accesses
system.cpu02.dtb.data_hits                      21752                       # DTB hits
system.cpu02.dtb.data_misses                      376                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  22128                       # DTB accesses
system.cpu02.itb.fetch_hits                     16252                       # ITB hits
system.cpu02.itb.fetch_misses                      75                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 16327                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          59575                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             6853                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       119305                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     19364                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            10369                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       39877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2039                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2083                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   16252                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 399                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            49952                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.388393                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.066146                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  27576     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    887      1.78%     56.98% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   1577      3.16%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   3452      6.91%     67.05% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   4697      9.40%     76.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    493      0.99%     77.44% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   2552      5.11%     82.55% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1401      2.80%     85.35% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7317     14.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              49952                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.325036                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.002602                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   8968                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               21863                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   16684                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1750                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  677                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1449                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 358                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               108341                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1419                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  677                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  10048                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  7196                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        12590                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   17284                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2147                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               105395                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 325                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  370                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  420                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  371                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             71923                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              134243                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         121323                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12913                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               57531                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  14392                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              371                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          345                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    6466                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              16373                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              6688                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            1643                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1594                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    92061                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               603                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   89297                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             279                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         15580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         7752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        49952                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.787656                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.350214                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             26825     53.70%     53.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3185      6.38%     60.08% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              3844      7.70%     67.77% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              4187      8.38%     76.16% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              2859      5.72%     81.88% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              2371      4.75%     86.63% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              4915      9.84%     96.46% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1046      2.09%     98.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               720      1.44%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         49952                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1002     30.47%     30.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     30.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     30.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  69      2.10%     32.56% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     32.56% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     32.56% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                342     10.40%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     42.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1281     38.95%     81.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 595     18.09%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               61445     68.81%     68.81% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                180      0.20%     69.02% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.02% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2944      3.30%     72.31% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.31% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.31% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1928      2.16%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.47% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              16869     18.89%     93.36% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              5927      6.64%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                89297                       # Type of FU issued
system.cpu02.iq.rate                         1.498901                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      3289                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.036832                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           208259                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           94517                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        76144                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23855                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13748                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10428                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                80307                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12275                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            264                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2473                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1542                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          798                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  677                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2157                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1660                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            101685                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             179                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               16373                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               6688                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              334                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1640                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          549                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                692                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               88188                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               16368                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1109                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        9021                       # number of nop insts executed
system.cpu02.iew.exec_refs                      22128                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  16078                       # Number of branches executed
system.cpu02.iew.exec_stores                     5760                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.480285                       # Inst execution rate
system.cpu02.iew.wb_sent                        87202                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       86572                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   49256                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   62009                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.453160                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.794336                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         15824                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           527                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             579                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        47541                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.791864                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.727181                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        27814     58.51%     58.51% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         4745      9.98%     68.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2251      4.73%     73.22% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1231      2.59%     75.81% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         2149      4.52%     80.33% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2484      5.22%     85.56% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          499      1.05%     86.61% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         2707      5.69%     92.30% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         3661      7.70%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        47541                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              85187                       # Number of instructions committed
system.cpu02.commit.committedOps                85187                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        19046                       # Number of memory references committed
system.cpu02.commit.loads                       13900                       # Number of loads committed
system.cpu02.commit.membars                       242                       # Number of memory barriers committed
system.cpu02.commit.branches                    14355                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   71978                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                883                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         8107      9.52%      9.52% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          52876     62.07%     71.59% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.13%     71.72% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     71.72% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      3.38%     75.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      2.25%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         14142     16.60%     93.96% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         5149      6.04%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           85187                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                3661                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     143851                       # The number of ROB reads
system.cpu02.rob.rob_writes                    204412                       # The number of ROB writes
system.cpu02.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          9623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     927140                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     77084                       # Number of Instructions Simulated
system.cpu02.committedOps                       77084                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.772858                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.772858                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.293898                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.293898                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 111980                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 57532                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11163                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8177                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   272                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   96                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             346                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          33.677813                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             18205                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           39.748908                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    33.677813                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.263108                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.263108                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           81369                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          81369                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        13670                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         13670                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         4231                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         4231                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           48                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           24                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        17901                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          17901                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        17901                       # number of overall hits
system.cpu02.dcache.overall_hits::total         17901                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1323                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1323                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          871                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          871                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           14                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           20                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2194                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2194                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2194                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2194                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     97285860                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     97285860                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     83100904                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     83100904                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       454572                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       454572                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       175122                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       175122                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       185058                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       185058                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    180386764                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    180386764                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    180386764                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    180386764                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        14993                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        14993                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         5102                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         5102                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        20095                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        20095                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        20095                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        20095                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.088241                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.088241                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.170717                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.170717                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.225806                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.225806                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.109181                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.109181                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.109181                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.109181                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 73534.285714                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 73534.285714                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 95408.615385                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 95408.615385                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 32469.428571                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 32469.428571                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  8756.100000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  8756.100000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 82218.215132                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 82218.215132                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 82218.215132                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 82218.215132                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2161                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets           97                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             103                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    20.980583                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets           97                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          200                       # number of writebacks
system.cpu02.dcache.writebacks::total             200                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          883                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          883                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          571                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          571                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            4                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1454                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1454                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1454                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1454                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          440                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          440                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          300                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          300                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           10                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           20                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          740                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          740                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          740                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     28218240                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     28218240                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     21866639                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     21866639                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        72036                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        72036                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       151524                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       151524                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       183816                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       183816                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     50084879                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     50084879                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     50084879                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     50084879                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.029347                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.029347                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.058800                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.058800                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.161290                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.161290                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.036825                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.036825                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.036825                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.036825                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 64132.363636                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 64132.363636                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 72888.796667                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 72888.796667                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  7203.600000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7203.600000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  7576.200000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  7576.200000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 67682.268919                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 67682.268919                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 67682.268919                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 67682.268919                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             276                       # number of replacements
system.cpu02.icache.tags.tagsinuse         113.620095                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             15411                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             737                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           20.910448                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   113.620095                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.221914                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.221914                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           33237                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          33237                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        15411                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         15411                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        15411                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          15411                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        15411                       # number of overall hits
system.cpu02.icache.overall_hits::total         15411                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          839                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          839                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          839                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          839                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          839                       # number of overall misses
system.cpu02.icache.overall_misses::total          839                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     44422614                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     44422614                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     44422614                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     44422614                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     44422614                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     44422614                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        16250                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        16250                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        16250                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        16250                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        16250                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        16250                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.051631                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.051631                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.051631                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.051631                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.051631                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.051631                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 52947.096544                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 52947.096544                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 52947.096544                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 52947.096544                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 52947.096544                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 52947.096544                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          276                       # number of writebacks
system.cpu02.icache.writebacks::total             276                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          102                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          102                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          102                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          737                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          737                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          737                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          737                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          737                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          737                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     33342732                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     33342732                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     33342732                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     33342732                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     33342732                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     33342732                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.045354                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.045354                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.045354                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.045354                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.045354                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.045354                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 45241.156038                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 45241.156038                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 45241.156038                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 45241.156038                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 45241.156038                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 45241.156038                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 30814                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           23586                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1382                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              22044                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 15126                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           68.617311                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  3102                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           141                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses            133                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      23731                       # DTB read hits
system.cpu03.dtb.read_misses                      421                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  24152                       # DTB read accesses
system.cpu03.dtb.write_hits                      7865                       # DTB write hits
system.cpu03.dtb.write_misses                      36                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  7901                       # DTB write accesses
system.cpu03.dtb.data_hits                      31596                       # DTB hits
system.cpu03.dtb.data_misses                      457                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  32053                       # DTB accesses
system.cpu03.itb.fetch_hits                     27069                       # ITB hits
system.cpu03.itb.fetch_misses                      78                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 27147                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          71659                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             8305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       177835                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     30814                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            18236                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       51746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3031                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2121                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   27069                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 499                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            64053                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.776373                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.044233                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  29101     45.43%     45.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1827      2.85%     48.29% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   2946      4.60%     52.88% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   4993      7.80%     60.68% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   8041     12.55%     73.23% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1047      1.63%     74.87% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   4684      7.31%     82.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1678      2.62%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   9736     15.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              64053                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.430009                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.481684                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  11000                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               22584                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   27250                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2168                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1041                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               3351                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 496                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               160553                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2095                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1041                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  12453                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  7846                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        11750                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   27856                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3097                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               155643                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 291                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  418                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1419                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  318                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            103888                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              189123                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         176260                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12856                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               80235                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  23653                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              453                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          424                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    7266                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              25010                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              9642                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2227                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1673                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   133317                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               744                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  127413                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             418                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         26485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        13111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          210                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        64053                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.989181                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.358496                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             30119     47.02%     47.02% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              4484      7.00%     54.02% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              6941     10.84%     64.86% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              5951      9.29%     74.15% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              4040      6.31%     80.46% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              3721      5.81%     86.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              6231      9.73%     95.99% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1485      2.32%     98.31% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              1081      1.69%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         64053                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1136     32.14%     32.14% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     32.14% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     32.14% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  83      2.35%     34.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     34.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     34.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                317      8.97%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     43.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1260     35.64%     79.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 739     20.91%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               89267     70.06%     70.06% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                189      0.15%     70.21% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2933      2.30%     72.51% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     72.51% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     72.51% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1929      1.51%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              24840     19.50%     93.52% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              8251      6.48%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               127413                       # Type of FU issued
system.cpu03.iq.rate                         1.778046                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3535                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.027744                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           299119                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          147018                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       113292                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23713                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13568                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10415                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               118750                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12194                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            860                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4757                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3065                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1041                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3400                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1003                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            149560                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             297                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               25010                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               9642                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              403                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 982                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          290                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          776                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1066                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              125601                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               24152                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1812                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       15499                       # number of nop insts executed
system.cpu03.iew.exec_refs                      32053                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  25009                       # Number of branches executed
system.cpu03.iew.exec_stores                     7901                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.752760                       # Inst execution rate
system.cpu03.iew.wb_sent                       124574                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      123707                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   70931                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   88415                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.726329                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.802251                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         27476                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           534                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             908                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        59956                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.010775                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.856350                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        32448     54.12%     54.12% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         6650     11.09%     65.21% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3446      5.75%     70.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1633      2.72%     73.68% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2122      3.54%     77.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         3567      5.95%     83.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          722      1.20%     84.38% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3482      5.81%     90.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         5886      9.82%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        59956                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             120558                       # Number of instructions committed
system.cpu03.commit.committedOps               120558                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        26830                       # Number of memory references committed
system.cpu03.commit.loads                       20253                       # Number of loads committed
system.cpu03.commit.membars                       251                       # Number of memory barriers committed
system.cpu03.commit.branches                    21966                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  102513                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1976                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        12986     10.77%     10.77% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          75569     62.68%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.10%     73.55% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.55% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.39%     75.94% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.94% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.94% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.59%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.53% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         20504     17.01%     94.54% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         6586      5.46%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          120558                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                5886                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     200830                       # The number of ROB reads
system.cpu03.rob.rob_writes                    300148                       # The number of ROB writes
system.cpu03.timesIdled                           121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     915206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    107576                       # Number of Instructions Simulated
system.cpu03.committedOps                      107576                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.666124                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.666124                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.501221                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.501221                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 157939                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 85361                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11150                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   695                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  281                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             589                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          32.263884                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             25845                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             706                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           36.607649                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    32.263884                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.252062                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.252062                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          116278                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         116278                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        20178                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         20178                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         5675                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         5675                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data          126                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           80                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        25853                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          25853                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        25853                       # number of overall hits
system.cpu03.dcache.overall_hits::total         25853                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1897                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1897                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          774                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          774                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           40                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           47                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2671                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2671                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2671                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2671                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    103806360                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    103806360                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     77330575                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     77330575                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       704214                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       704214                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       489348                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       489348                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       227286                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       227286                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    181136935                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    181136935                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    181136935                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    181136935                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        22075                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        22075                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         6449                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         6449                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        28524                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        28524                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        28524                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        28524                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.085934                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.085934                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.120019                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.120019                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.240964                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.240964                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.370079                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.370079                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.093640                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.093640                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.093640                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.093640                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 54721.328413                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 54721.328413                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 99910.303618                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 99910.303618                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 17605.350000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 17605.350000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 10411.659574                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 10411.659574                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 67816.149382                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 67816.149382                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 67816.149382                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 67816.149382                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2386                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              98                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    24.346939                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu03.dcache.writebacks::total             225                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1065                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1065                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          504                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          504                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           12                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1569                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1569                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1569                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1569                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          832                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          832                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          270                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           28                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           47                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1102                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1102                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1102                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1102                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     31025160                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     31025160                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     20007360                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     20007360                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       247158                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       247158                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       434700                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       434700                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       223560                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       223560                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     51032520                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     51032520                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     51032520                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     51032520                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.037690                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.037690                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.041867                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.041867                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.168675                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.168675                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.370079                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.370079                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.038634                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.038634                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.038634                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.038634                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 37289.855769                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 37289.855769                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 74101.333333                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 74101.333333                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  8827.071429                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8827.071429                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  9248.936170                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  9248.936170                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 46309.001815                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 46309.001815                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 46309.001815                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 46309.001815                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             531                       # number of replacements
system.cpu03.icache.tags.tagsinuse         110.870548                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             25947                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1006                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           25.792247                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   110.870548                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.216544                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.216544                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           55140                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          55140                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        25947                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         25947                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        25947                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          25947                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        25947                       # number of overall hits
system.cpu03.icache.overall_hits::total         25947                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1120                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1120                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1120                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1120                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1120                       # number of overall misses
system.cpu03.icache.overall_misses::total         1120                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     37149460                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     37149460                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     37149460                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     37149460                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     37149460                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     37149460                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        27067                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        27067                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        27067                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        27067                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        27067                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        27067                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.041379                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.041379                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.041379                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.041379                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.041379                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.041379                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 33169.160714                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 33169.160714                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 33169.160714                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 33169.160714                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 33169.160714                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 33169.160714                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          531                       # number of writebacks
system.cpu03.icache.writebacks::total             531                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          114                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          114                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          114                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1006                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1006                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1006                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1006                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     28666600                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     28666600                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     28666600                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     28666600                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     28666600                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     28666600                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.037167                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.037167                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.037167                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.037167                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.037167                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.037167                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 28495.626243                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 28495.626243                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 28495.626243                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 28495.626243                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 28495.626243                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 28495.626243                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7257                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5732                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             655                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5884                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1937                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           32.919782                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   572                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            71                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             71                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6063                       # DTB read hits
system.cpu04.dtb.read_misses                      297                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6360                       # DTB read accesses
system.cpu04.dtb.write_hits                      3214                       # DTB write hits
system.cpu04.dtb.write_misses                      26                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3240                       # DTB write accesses
system.cpu04.dtb.data_hits                       9277                       # DTB hits
system.cpu04.dtb.data_misses                      323                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9600                       # DTB accesses
system.cpu04.itb.fetch_hits                      5979                       # ITB hits
system.cpu04.itb.fetch_misses                      69                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  6048                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          78868                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        55770                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7257                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2509                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       19274                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1471                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                250                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        45132                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         1988                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    5979                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 269                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            71971                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.774895                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.202012                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  62723     87.15%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    544      0.76%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    618      0.86%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    763      1.06%     89.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1176      1.63%     91.46% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    316      0.44%     91.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    435      0.60%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    361      0.50%     93.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   5035      7.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              71971                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.092015                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.707131                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6616                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               12590                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    5959                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1171                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  503                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                610                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 239                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                47383                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 996                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  503                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   7308                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6708                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         3912                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6374                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2034                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                45299                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 317                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  905                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1024                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   82                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33502                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               64668                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          51931                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12733                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22141                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11361                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              102                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4370                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6140                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3925                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             254                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            130                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    40775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38532                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             257                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         12103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         5943                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        71971                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.535382                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.586559                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             62368     86.66%     86.66% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1741      2.42%     89.08% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1380      1.92%     90.99% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1108      1.54%     92.53% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1336      1.86%     94.39% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               879      1.22%     95.61% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1795      2.49%     98.10% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               714      0.99%     99.10% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               650      0.90%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         71971                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   949     48.97%     48.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     48.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  89      4.59%     53.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     53.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     53.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                341     17.60%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     71.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  440     22.70%     93.86% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 119      6.14%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23566     61.16%     61.17% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                181      0.47%     61.64% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.64% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2925      7.59%     69.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1927      5.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.23% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6595     17.12%     91.35% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3334      8.65%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38532                       # Type of FU issued
system.cpu04.iq.rate                         0.488563                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1938                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.050296                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           127423                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39612                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        25863                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23807                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13384                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10392                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                28203                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12263                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            205                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1710                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1116                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          837                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  503                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1591                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1387                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             42359                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             146                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6140                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3925                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1371                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          113                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          387                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                500                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37692                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6360                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             840                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1486                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9600                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4888                       # Number of branches executed
system.cpu04.iew.exec_stores                     3240                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.477912                       # Inst execution rate
system.cpu04.iew.wb_sent                        36758                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       36255                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21519                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30491                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.459692                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.705749                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         12213                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             423                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        24973                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.187322                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.486595                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        18743     75.05%     75.05% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          868      3.48%     78.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1176      4.71%     83.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          625      2.50%     85.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          625      2.50%     88.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          261      1.05%     89.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          212      0.85%     90.14% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          225      0.90%     91.04% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2238      8.96%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        24973                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29651                       # Number of instructions committed
system.cpu04.commit.committedOps                29651                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7239                       # Number of memory references committed
system.cpu04.commit.loads                        4430                       # Number of loads committed
system.cpu04.commit.membars                        16                       # Number of memory barriers committed
system.cpu04.commit.branches                     3507                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24123                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                216                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          885      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16600     55.98%     58.97% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.71%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.48%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4446     14.99%     90.53% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2809      9.47%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29651                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2238                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      63767                       # The number of ROB reads
system.cpu04.rob.rob_writes                     85580                       # The number of ROB writes
system.cpu04.timesIdled                           117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     954805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28770                       # Number of Instructions Simulated
system.cpu04.committedOps                       28770                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.741328                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.741328                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.364787                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.364787                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  44235                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 20132                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8137                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                    99                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             299                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          29.413766                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6176                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             409                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           15.100244                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    29.413766                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.229795                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.229795                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           32151                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          32151                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3886                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3886                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2305                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2305                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           22                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           12                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6191                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6191                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6191                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6191                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1206                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1206                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          484                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          484                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            8                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1690                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1690                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1690                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1690                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    122057550                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    122057550                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     67341172                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     67341172                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       162702                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       162702                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       240948                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       240948                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    189398722                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    189398722                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    189398722                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    189398722                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5092                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5092                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2789                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2789                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7881                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7881                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7881                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7881                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.236842                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.236842                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.173539                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.173539                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.214440                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.214440                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.214440                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.214440                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 101208.582090                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 101208.582090                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 139134.652893                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 139134.652893                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        54234                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        54234                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 30118.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 30118.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 112070.249704                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 112070.249704                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 112070.249704                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 112070.249704                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2242                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets           86                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.113402                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets           86                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          147                       # number of writebacks
system.cpu04.dcache.writebacks::total             147                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          856                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          856                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          368                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          368                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1224                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1224                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1224                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1224                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          350                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          116                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          466                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          466                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     28760994                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     28760994                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     16791825                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     16791825                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       231012                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       231012                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     45552819                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     45552819                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     45552819                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     45552819                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.068735                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.068735                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.041592                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.041592                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.059130                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.059130                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.059130                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.059130                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 82174.268571                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 82174.268571                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 144757.112069                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 144757.112069                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 28876.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 28876.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 97752.830472                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 97752.830472                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 97752.830472                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 97752.830472                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              80                       # number of replacements
system.cpu04.icache.tags.tagsinuse          95.371712                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5437                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             470                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           11.568085                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    95.371712                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.186273                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.186273                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12422                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12422                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5437                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5437                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5437                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5437                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5437                       # number of overall hits
system.cpu04.icache.overall_hits::total          5437                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          539                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          539                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          539                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          539                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          539                       # number of overall misses
system.cpu04.icache.overall_misses::total          539                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     27039582                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     27039582                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     27039582                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     27039582                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     27039582                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     27039582                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5976                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5976                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5976                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5976                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5976                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5976                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.090194                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.090194                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.090194                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.090194                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.090194                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.090194                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 50166.200371                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 50166.200371                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 50166.200371                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 50166.200371                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 50166.200371                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 50166.200371                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           80                       # number of writebacks
system.cpu04.icache.writebacks::total              80                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           69                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           69                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           69                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          470                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          470                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          470                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          470                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          470                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     20073204                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     20073204                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     20073204                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     20073204                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     20073204                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     20073204                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.078648                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.078648                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.078648                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.078648                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.078648                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.078648                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 42708.944681                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 42708.944681                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 42708.944681                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 42708.944681                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 42708.944681                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 42708.944681                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 10670                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            8319                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             719                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               8386                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3568                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           42.547102                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   941                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           111                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6668                       # DTB read hits
system.cpu05.dtb.read_misses                      332                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   7000                       # DTB read accesses
system.cpu05.dtb.write_hits                      3435                       # DTB write hits
system.cpu05.dtb.write_misses                      34                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3469                       # DTB write accesses
system.cpu05.dtb.data_hits                      10103                       # DTB hits
system.cpu05.dtb.data_misses                      366                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10469                       # DTB accesses
system.cpu05.itb.fetch_hits                      7738                       # ITB hits
system.cpu05.itb.fetch_misses                      70                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  7808                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          84056                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             4829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        70544                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     10670                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             4510                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       22685                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1613                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        47283                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2042                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    7738                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 286                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            77828                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.906409                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.323515                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  65560     84.24%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    928      1.19%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   1038      1.33%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    858      1.10%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1889      2.43%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    347      0.45%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    465      0.60%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   1059      1.36%     92.70% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5684      7.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              77828                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.126939                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.839250                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   6932                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               13151                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    8719                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1183                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  560                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               1005                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 253                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                61325                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1065                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  560                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   7661                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6561                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4202                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    9106                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2455                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                58981                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 317                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  728                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1334                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  223                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             42710                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               82363                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          69573                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12785                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               29915                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  12795                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              124                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4302                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6954                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4200                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             314                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            178                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    52729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               131                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   49870                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             287                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         13765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           45                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        77828                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.640772                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.699912                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             65556     84.23%     84.23% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1820      2.34%     86.57% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              2004      2.57%     89.15% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1148      1.48%     90.62% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1702      2.19%     92.81% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1957      2.51%     95.32% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              2174      2.79%     98.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               775      1.00%     99.11% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               692      0.89%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         77828                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   983     49.82%     49.82% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     49.82% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  70      3.55%     53.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     53.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     53.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                336     17.03%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     70.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  434     22.00%     92.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 150      7.60%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               33986     68.15%     68.16% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                183      0.37%     68.52% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     68.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2936      5.89%     74.41% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     74.41% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     74.41% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1929      3.87%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.28% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7253     14.54%     92.82% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3579      7.18%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                49870                       # Type of FU issued
system.cpu05.iq.rate                         0.593295                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1973                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.039563                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           156131                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           53155                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        37171                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23697                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13494                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10427                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                39650                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12189                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            214                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1954                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1259                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          719                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  560                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1981                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 953                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             55774                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             140                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6954                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4200                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              101                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 934                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          127                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          439                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                566                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               48977                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                7000                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             893                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        2914                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10469                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   7821                       # Number of branches executed
system.cpu05.iew.exec_stores                     3469                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.582671                       # Inst execution rate
system.cpu05.iew.wb_sent                        48165                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       47598                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   28348                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   39482                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.566265                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.717998                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         14077                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             473                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        28410                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.454065                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.631327                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        19652     69.17%     69.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          965      3.40%     72.57% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1872      6.59%     79.16% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          631      2.22%     81.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1305      4.59%     85.97% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          256      0.90%     86.87% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          530      1.87%     88.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          564      1.99%     90.73% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2635      9.27%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        28410                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              41310                       # Number of instructions committed
system.cpu05.commit.committedOps                41310                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7941                       # Number of memory references committed
system.cpu05.commit.loads                        5000                       # Number of loads committed
system.cpu05.commit.membars                        21                       # Number of memory barriers committed
system.cpu05.commit.branches                     6268                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   34426                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                557                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         2219      5.37%      5.37% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          26218     63.47%     68.84% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.27%     69.11% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     69.11% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      6.97%     76.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      4.65%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          5021     12.15%     92.88% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2941      7.12%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           41310                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2635                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      80278                       # The number of ROB reads
system.cpu05.rob.rob_writes                    112901                       # The number of ROB writes
system.cpu05.timesIdled                           122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     949617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     39095                       # Number of Instructions Simulated
system.cpu05.committedOps                       39095                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.150045                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.150045                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.465107                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.465107                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  60683                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 28677                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11156                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8171                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   142                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   64                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             285                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          27.737236                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6864                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             393                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           17.465649                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    27.737236                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.216697                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.216697                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           35501                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          35501                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4659                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4659                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2382                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2382                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           37                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           14                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         7041                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           7041                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         7041                       # number of overall hits
system.cpu05.dcache.overall_hits::total          7041                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1122                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1122                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          532                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            6                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           11                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1654                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1654                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1654                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1654                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    102057624                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    102057624                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     71909244                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     71909244                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       204930                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       204930                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       116748                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       116748                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       194994                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       194994                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    173966868                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    173966868                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    173966868                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    173966868                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5781                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5781                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8695                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8695                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8695                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8695                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.194084                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.194084                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.182567                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.182567                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.139535                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.139535                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.440000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.440000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.190224                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.190224                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.190224                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.190224                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 90960.449198                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 90960.449198                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 135167.751880                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 135167.751880                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        34155                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        34155                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 10613.454545                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 10613.454545                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 105179.484885                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 105179.484885                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 105179.484885                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 105179.484885                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2096                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              93                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    22.537634                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets           91                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu05.dcache.writebacks::total             120                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          777                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          777                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          403                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            4                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1180                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1180                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1180                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1180                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          345                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          129                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           11                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          474                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          474                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          474                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          474                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     26803602                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     26803602                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     17667433                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     17667433                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       104328                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       104328                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       193752                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       193752                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     44471035                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     44471035                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     44471035                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     44471035                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.059678                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.059678                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.044269                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.044269                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.046512                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.046512                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.440000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.440000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.054514                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.054514                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.054514                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.054514                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 77691.600000                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 77691.600000                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 136956.844961                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 136956.844961                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  9484.363636                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  9484.363636                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 93820.748945                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 93820.748945                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 93820.748945                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 93820.748945                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             110                       # number of replacements
system.cpu05.icache.tags.tagsinuse          93.105235                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              7150                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           13.856589                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    93.105235                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.181846                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.181846                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           15980                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          15980                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         7150                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          7150                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         7150                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           7150                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         7150                       # number of overall hits
system.cpu05.icache.overall_hits::total          7150                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          582                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          582                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          582                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          582                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          582                       # number of overall misses
system.cpu05.icache.overall_misses::total          582                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     25374058                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     25374058                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     25374058                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     25374058                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     25374058                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     25374058                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         7732                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         7732                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         7732                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         7732                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         7732                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         7732                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.075272                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.075272                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.075272                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.075272                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.075272                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.075272                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 43598.037801                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 43598.037801                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 43598.037801                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 43598.037801                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 43598.037801                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 43598.037801                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          110                       # number of writebacks
system.cpu05.icache.writebacks::total             110                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           66                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           66                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           66                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          516                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          516                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          516                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     19506850                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     19506850                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     19506850                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     19506850                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     19506850                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     19506850                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.066736                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.066736                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.066736                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.066736                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.066736                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.066736                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 37803.972868                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 37803.972868                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 37803.972868                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 37803.972868                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 37803.972868                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 37803.972868                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  7080                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            5609                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             626                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               5723                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  1900                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           33.199371                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   559                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                       6074                       # DTB read hits
system.cpu06.dtb.read_misses                      302                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                   6376                       # DTB read accesses
system.cpu06.dtb.write_hits                      3185                       # DTB write hits
system.cpu06.dtb.write_misses                      25                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  3210                       # DTB write accesses
system.cpu06.dtb.data_hits                       9259                       # DTB hits
system.cpu06.dtb.data_misses                      327                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                   9586                       # DTB accesses
system.cpu06.itb.fetch_hits                      5908                       # ITB hits
system.cpu06.itb.fetch_misses                      72                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                  5980                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          79393                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             4131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        54695                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      7080                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             2459                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       19678                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1409                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        46518                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2171                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                    5908                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 246                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            73233                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.746863                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.165638                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  64149     87.60%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    541      0.74%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    612      0.84%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    747      1.02%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   1148      1.57%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    318      0.43%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    440      0.60%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    357      0.49%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   4921      6.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              73233                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.089177                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.688915                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   6264                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               12971                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    5857                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1137                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  486                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                592                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                46619                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 928                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  486                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   6922                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  6364                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         4610                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    6252                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2081                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                44670                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 337                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  502                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1030                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                   82                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             33074                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups               63906                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          51300                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12602                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  10988                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               99                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    4207                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               6053                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              3884                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             259                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            166                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    40278                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   38217                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             250                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         11688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         5819                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        73233                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.521855                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.567788                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             63720     87.01%     87.01% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1727      2.36%     89.37% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1334      1.82%     91.19% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              1097      1.50%     92.69% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              1335      1.82%     94.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5               880      1.20%     95.71% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              1812      2.47%     98.19% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               705      0.96%     99.15% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               623      0.85%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         73233                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                   953     49.17%     49.17% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     49.17% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     49.17% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  83      4.28%     53.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     53.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     53.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                356     18.37%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     71.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  434     22.39%     94.22% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 112      5.78%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               23246     60.83%     60.84% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                194      0.51%     61.34% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     61.34% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2918      7.64%     68.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     68.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     68.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1929      5.05%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.03% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               6620     17.32%     91.35% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              3306      8.65%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                38217                       # Type of FU issued
system.cpu06.iq.rate                         0.481365                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      1938                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.050710                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           127898                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           38853                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        25505                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23957                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13230                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10362                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                27810                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12341                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            208                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1640                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1094                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          937                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  486                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  1639                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1098                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             41806                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             166                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                6053                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               3884                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1081                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          114                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          366                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                480                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               37382                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                6376                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             835                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        1431                       # number of nop insts executed
system.cpu06.iew.exec_refs                       9586                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   4813                       # Number of branches executed
system.cpu06.iew.exec_stores                     3210                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.470848                       # Inst execution rate
system.cpu06.iew.wb_sent                        36378                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       35867                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   21242                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   30153                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.451765                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.704474                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         11842                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             408                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        24901                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.186780                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.496683                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        18731     75.22%     75.22% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1          916      3.68%     78.90% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1089      4.37%     83.27% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          610      2.45%     85.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          611      2.45%     88.18% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5          240      0.96%     89.14% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          205      0.82%     89.96% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          238      0.96%     90.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         2261      9.08%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        24901                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              29552                       # Number of instructions committed
system.cpu06.commit.committedOps                29552                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         7203                       # Number of memory references committed
system.cpu06.commit.loads                        4413                       # Number of loads committed
system.cpu06.commit.membars                        17                       # Number of memory barriers committed
system.cpu06.commit.branches                     3498                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                216                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          869      2.94%      2.94% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          16552     56.01%     58.95% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           113      0.38%     59.33% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     59.33% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      9.74%     69.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      6.50%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          4430     14.99%     90.56% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           29552                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                2261                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      63228                       # The number of ROB reads
system.cpu06.rob.rob_writes                     84588                       # The number of ROB writes
system.cpu06.timesIdled                           114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     954280                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu06.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.767560                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.767560                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.361329                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.361329                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  43863                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 19882                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11109                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8114                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   111                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             298                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          26.554693                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6045                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             405                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           14.925926                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    26.554693                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.207459                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.207459                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           31682                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          31682                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         3777                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          3777                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         2271                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2271                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           23                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6048                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6048                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6048                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6048                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1216                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1216                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          497                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          497                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            4                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            9                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         1713                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         1713                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         1713                       # number of overall misses
system.cpu06.dcache.overall_misses::total         1713                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    108773118                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    108773118                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     71219935                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     71219935                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       226044                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       226044                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       430974                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       430974                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    179993053                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    179993053                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    179993053                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    179993053                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         4993                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4993                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         7761                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         7761                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         7761                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         7761                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.243541                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.243541                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.179552                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.179552                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.220719                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.220719                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.220719                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.220719                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 89451.577303                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 89451.577303                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 143299.668008                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 143299.668008                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        56511                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        56511                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        47886                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        47886                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 105074.753649                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 105074.753649                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 105074.753649                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 105074.753649                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3350                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             118                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    28.389831                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          167                       # number of writebacks
system.cpu06.dcache.writebacks::total             167                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          867                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          386                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          386                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            2                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1253                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1253                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1253                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1253                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          349                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          111                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          111                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            9                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          460                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          460                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     30199230                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     30199230                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     17933224                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     17933224                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       419796                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       419796                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     48132454                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     48132454                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     48132454                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     48132454                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.069898                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.069898                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.040101                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.040101                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.059271                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.059271                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.059271                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.059271                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 86530.744986                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 86530.744986                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 161560.576577                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 161560.576577                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data        46644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total        46644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 104635.769565                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 104635.769565                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 104635.769565                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 104635.769565                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              57                       # number of replacements
system.cpu06.icache.tags.tagsinuse          84.619176                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              5412                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             438                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           12.356164                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    84.619176                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.165272                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.165272                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           12254                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          12254                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         5412                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          5412                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         5412                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           5412                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         5412                       # number of overall hits
system.cpu06.icache.overall_hits::total          5412                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          496                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          496                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          496                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          496                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          496                       # number of overall misses
system.cpu06.icache.overall_misses::total          496                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     21061836                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     21061836                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     21061836                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     21061836                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     21061836                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     21061836                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         5908                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         5908                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         5908                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         5908                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         5908                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         5908                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.083954                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.083954                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.083954                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.083954                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.083954                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.083954                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 42463.379032                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 42463.379032                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 42463.379032                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 42463.379032                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 42463.379032                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 42463.379032                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           57                       # number of writebacks
system.cpu06.icache.writebacks::total              57                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           58                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           58                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           58                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          438                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          438                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          438                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     16345962                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     16345962                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     16345962                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     16345962                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     16345962                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     16345962                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.074137                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.074137                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.074137                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.074137                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.074137                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.074137                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 37319.547945                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 37319.547945                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 37319.547945                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 37319.547945                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 37319.547945                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 37319.547945                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 38506                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           29471                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1587                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              26005                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 19469                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           74.866372                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  3946                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           155                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               18                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            137                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      29407                       # DTB read hits
system.cpu07.dtb.read_misses                      423                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  29830                       # DTB read accesses
system.cpu07.dtb.write_hits                      9519                       # DTB write hits
system.cpu07.dtb.write_misses                      35                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  9554                       # DTB write accesses
system.cpu07.dtb.data_hits                      38926                       # DTB hits
system.cpu07.dtb.data_misses                      458                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  39384                       # DTB accesses
system.cpu07.itb.fetch_hits                     34979                       # ITB hits
system.cpu07.itb.fetch_misses                      79                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 35058                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         128908                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             9546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       215207                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     38506                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            23433                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       60356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3465                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        46366                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2321                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   34979                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 599                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           120374                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.787820                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.728740                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  77105     64.05%     64.05% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2206      1.83%     65.89% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3134      2.60%     68.49% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   7033      5.84%     74.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  10530      8.75%     83.08% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1501      1.25%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   6656      5.53%     89.86% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1599      1.33%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  10610      8.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             120374                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.298709                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.669462                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  12112                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               23483                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   34807                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2451                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1155                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               4243                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 595                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               196479                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2526                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1155                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  13791                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8570                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        11617                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   35494                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3381                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               191082                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 276                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 1041                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1571                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  378                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            126204                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              227495                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         214679                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12809                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              100605                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  25599                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              465                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          435                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    7733                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              30718                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             11334                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2515                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1608                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   162944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               770                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  157001                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             471                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         28380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        13576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       120374                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.304277                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.125416                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             78493     65.21%     65.21% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              4924      4.09%     69.30% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              9167      7.62%     76.91% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              8171      6.79%     83.70% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              4419      3.67%     87.37% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              4124      3.43%     90.80% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              7928      6.59%     97.38% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1818      1.51%     98.90% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1330      1.10%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        120374                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1267     33.31%     33.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  73      1.92%     35.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     35.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     35.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                322      8.46%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     43.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1260     33.12%     76.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 882     23.19%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              111330     70.91%     70.91% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                193      0.12%     71.04% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     71.04% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2917      1.86%     72.89% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.89% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.89% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1936      1.23%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              30631     19.51%     93.64% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              9990      6.36%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               157001                       # Type of FU issued
system.cpu07.iq.rate                         1.217931                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3804                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.024229                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           415051                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          178663                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       142380                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23600                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13482                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               148678                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12123                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1318                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4917                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3500                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1155                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  3939                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1306                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            184047                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             333                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               30718                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              11334                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              405                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1277                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          351                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          843                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1194                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              154851                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               29830                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2150                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       20333                       # number of nop insts executed
system.cpu07.iew.exec_refs                      39384                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  32149                       # Number of branches executed
system.cpu07.iew.exec_stores                     9554                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.201252                       # Inst execution rate
system.cpu07.iew.wb_sent                       153745                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      152778                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   87853                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  107318                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.185171                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.818623                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         29637                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           595                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1010                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        69606                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.197885                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.920517                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        35034     50.33%     50.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         8433     12.12%     62.45% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         4008      5.76%     68.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1817      2.61%     70.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2291      3.29%     74.11% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         5198      7.47%     81.57% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          866      1.24%     82.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         4936      7.09%     89.91% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         7023     10.09%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        69606                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             152986                       # Number of instructions committed
system.cpu07.commit.committedOps               152986                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        33635                       # Number of memory references committed
system.cpu07.commit.loads                       25801                       # Number of loads committed
system.cpu07.commit.membars                       281                       # Number of memory barriers committed
system.cpu07.commit.branches                    28838                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  130262                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               2628                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        17656     11.54%     11.54% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          96487     63.07%     74.61% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.08%     74.69% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     74.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.88%     76.57% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     76.57% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     76.57% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.26%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.82% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         26082     17.05%     94.87% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         7848      5.13%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          152986                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                7023                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     243893                       # The number of ROB reads
system.cpu07.rob.rob_writes                    369650                       # The number of ROB writes
system.cpu07.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          8534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     904765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    135334                       # Number of Instructions Simulated
system.cpu07.committedOps                      135334                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.952517                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.952517                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.049850                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.049850                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 194469                       # number of integer regfile reads
system.cpu07.int_regfile_writes                106541                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8139                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   913                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  434                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             701                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          25.820726                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             32743                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             820                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           39.930488                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    25.820726                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.201724                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.201724                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          142130                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         142130                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        25323                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         25323                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         6867                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         6867                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          185                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          132                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        32190                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          32190                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        32190                       # number of overall hits
system.cpu07.dcache.overall_hits::total         32190                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1856                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1856                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          764                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          764                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           57                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           68                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2620                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2620                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2620                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2620                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    126327546                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    126327546                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     81612992                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     81612992                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       755136                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       755136                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       668196                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       668196                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       221076                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       221076                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    207940538                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    207940538                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    207940538                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    207940538                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        27179                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        27179                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         7631                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         7631                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        34810                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        34810                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        34810                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        34810                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.068288                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.068288                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.100118                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.100118                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.235537                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.235537                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.340000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.340000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.075266                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.075266                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.075266                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.075266                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 68064.410560                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 68064.410560                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 106823.287958                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 106823.287958                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data        13248                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total        13248                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  9826.411765                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  9826.411765                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 79366.617557                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 79366.617557                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 79366.617557                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 79366.617557                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2035                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    20.148515                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          235                       # number of writebacks
system.cpu07.dcache.writebacks::total             235                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          942                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          942                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          502                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          502                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           12                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1444                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1444                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1444                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1444                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          914                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          914                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          262                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           45                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           67                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1176                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1176                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1176                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1176                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     34670430                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     34670430                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     20588620                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     20588620                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       306774                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       306774                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       587466                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       587466                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       218592                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       218592                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     55259050                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     55259050                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     55259050                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     55259050                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.033629                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.033629                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.034334                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.034334                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.185950                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.185950                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.335000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.335000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.033783                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.033783                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.033783                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.033783                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 37932.636761                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 37932.636761                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 78582.519084                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 78582.519084                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  6817.200000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6817.200000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  8768.149254                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  8768.149254                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 46988.988095                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 46988.988095                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 46988.988095                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 46988.988095                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             646                       # number of replacements
system.cpu07.icache.tags.tagsinuse          92.278967                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             33681                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1137                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           29.622691                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    92.278967                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.180232                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.180232                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           71095                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          71095                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        33681                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         33681                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        33681                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          33681                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        33681                       # number of overall hits
system.cpu07.icache.overall_hits::total         33681                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1298                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1298                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1298                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1298                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1298                       # number of overall misses
system.cpu07.icache.overall_misses::total         1298                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     41063004                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     41063004                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     41063004                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     41063004                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     41063004                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     41063004                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        34979                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        34979                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        34979                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        34979                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        34979                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        34979                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.037108                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.037108                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.037108                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.037108                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.037108                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.037108                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 31635.596302                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 31635.596302                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 31635.596302                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 31635.596302                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 31635.596302                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 31635.596302                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          646                       # number of writebacks
system.cpu07.icache.writebacks::total             646                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          161                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          161                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          161                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1137                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1137                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1137                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1137                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1137                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1137                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     31478490                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     31478490                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     31478490                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     31478490                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     31478490                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     31478490                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.032505                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.032505                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.032505                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.032505                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.032505                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.032505                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 27685.567282                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 27685.567282                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 27685.567282                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 27685.567282                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 27685.567282                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 27685.567282                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 14830                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           12319                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             827                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              12921                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  6184                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           47.860073                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1032                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      10007                       # DTB read hits
system.cpu08.dtb.read_misses                      313                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  10320                       # DTB read accesses
system.cpu08.dtb.write_hits                      3809                       # DTB write hits
system.cpu08.dtb.write_misses                      26                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  3835                       # DTB write accesses
system.cpu08.dtb.data_hits                      13816                       # DTB hits
system.cpu08.dtb.data_misses                      339                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  14155                       # DTB accesses
system.cpu08.itb.fetch_hits                     12380                       # ITB hits
system.cpu08.itb.fetch_misses                      66                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 12446                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          49277                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             6512                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        90395                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     14830                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             7217                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       27879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1833                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2213                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   12380                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 371                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            37672                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.399528                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.108942                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  20980     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    905      2.40%     58.09% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   1001      2.66%     60.75% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   2297      6.10%     66.85% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   3293      8.74%     75.59% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    385      1.02%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   2018      5.36%     81.97% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    952      2.53%     84.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   5841     15.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              37672                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.300952                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.834426                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   8521                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               14307                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   12970                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1262                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  602                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1060                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 325                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                80200                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1300                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  602                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   9338                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  6849                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         5365                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   13343                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2165                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                77702                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 304                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  513                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  922                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  278                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             54111                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              102163                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          89348                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12809                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               41040                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  13071                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              158                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          135                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    4521                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              10166                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              4624                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             390                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            258                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    68394                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               185                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   65801                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             315                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         14077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         6694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        37672                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.746682                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.371721                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             20821     55.27%     55.27% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              2086      5.54%     60.81% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              3477      9.23%     70.04% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              2627      6.97%     77.01% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              1770      4.70%     81.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              1745      4.63%     86.34% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              3652      9.69%     96.03% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               789      2.09%     98.13% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               705      1.87%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         37672                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1042     48.35%     48.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     48.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     48.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  81      3.76%     52.11% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     52.11% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     52.11% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                344     15.96%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     68.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  506     23.48%     91.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 182      8.45%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               46175     70.17%     70.18% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                194      0.29%     70.47% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.47% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2939      4.47%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1929      2.93%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.87% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              10610     16.12%     94.00% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              3950      6.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                65801                       # Type of FU issued
system.cpu08.iq.rate                         1.335329                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      2155                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.032750                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           147776                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           69120                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        52869                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23968                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13558                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                55607                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12345                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            253                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2059                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1376                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          865                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  602                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2093                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 962                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             74336                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             233                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               10166                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               4624                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              126                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 948                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          140                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          480                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                620                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               64838                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               10320                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             963                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        5757                       # number of nop insts executed
system.cpu08.iew.exec_refs                      14155                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  11860                       # Number of branches executed
system.cpu08.iew.exec_stores                     3835                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.315786                       # Inst execution rate
system.cpu08.iew.wb_sent                        63836                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       63293                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   37818                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   48719                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.284433                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.776247                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         14272                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             513                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        35487                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.676135                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.710739                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        22346     62.97%     62.97% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         2561      7.22%     70.19% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1874      5.28%     75.47% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          730      2.06%     77.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1209      3.41%     80.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1713      4.83%     85.76% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          483      1.36%     87.12% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         1885      5.31%     92.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         2686      7.57%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        35487                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              59481                       # Number of instructions committed
system.cpu08.commit.committedOps                59481                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        11355                       # Number of memory references committed
system.cpu08.commit.loads                        8107                       # Number of loads committed
system.cpu08.commit.membars                        42                       # Number of memory barriers committed
system.cpu08.commit.branches                    10264                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   49810                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                578                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass         4983      8.38%      8.38% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          38187     64.20%     72.58% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.19%     72.77% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.77% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      4.84%     77.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     77.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     77.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      3.23%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.84% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          8149     13.70%     94.54% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         3249      5.46%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           59481                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                2686                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     105631                       # The number of ROB reads
system.cpu08.rob.rob_writes                    149668                       # The number of ROB writes
system.cpu08.timesIdled                           167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                         11605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     938975                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     54502                       # Number of Instructions Simulated
system.cpu08.committedOps                       54502                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.904132                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.904132                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.106033                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.106033                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  80417                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 40020                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11162                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8164                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   235                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  111                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             352                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          24.137696                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             10212                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             463                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           22.056156                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    24.137696                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.188576                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.188576                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           49434                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          49434                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         7563                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          7563                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         2625                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2625                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           51                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           29                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        10188                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          10188                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        10188                       # number of overall hits
system.cpu08.dcache.overall_hits::total         10188                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1350                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1350                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          574                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           13                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           18                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         1924                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         1924                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         1924                       # number of overall misses
system.cpu08.dcache.overall_misses::total         1924                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    102370608                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    102370608                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     78547741                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     78547741                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       404892                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       404892                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       127926                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       127926                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       185058                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       185058                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    180918349                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    180918349                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    180918349                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    180918349                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         8913                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         8913                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         3199                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         3199                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           64                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           64                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        12112                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        12112                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        12112                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        12112                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.151464                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.151464                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.179431                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.179431                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.203125                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.203125                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.382979                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.382979                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.158851                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.158851                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.158851                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.158851                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 75830.080000                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 75830.080000                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 136842.754355                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 136842.754355                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 31145.538462                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 31145.538462                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         7107                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         7107                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 94032.405925                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 94032.405925                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 94032.405925                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 94032.405925                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2062                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             100                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    20.620000                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           93                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          199                       # number of writebacks
system.cpu08.dcache.writebacks::total             199                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          935                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          935                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          423                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          423                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            5                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1358                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1358                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1358                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1358                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          415                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          415                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          151                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            8                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           18                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          566                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          566                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          566                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          566                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     28367280                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     28367280                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     19581360                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     19581360                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        63342                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        63342                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       109296                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       109296                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       181332                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       181332                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     47948640                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     47948640                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     47948640                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     47948640                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.046561                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.046561                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.047202                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.047202                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.382979                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.382979                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.046731                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.046731                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.046731                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.046731                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 68354.891566                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 68354.891566                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 129677.880795                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 129677.880795                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  7917.750000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7917.750000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         6072                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         6072                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 84714.911661                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 84714.911661                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 84714.911661                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 84714.911661                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             199                       # number of replacements
system.cpu08.icache.tags.tagsinuse          84.277902                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             11619                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             647                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           17.958269                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    84.277902                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.164605                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.164605                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           25401                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          25401                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        11619                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         11619                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        11619                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          11619                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        11619                       # number of overall hits
system.cpu08.icache.overall_hits::total         11619                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          758                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          758                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          758                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          758                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          758                       # number of overall misses
system.cpu08.icache.overall_misses::total          758                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     47721365                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     47721365                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     47721365                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     47721365                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     47721365                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     47721365                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        12377                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        12377                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        12377                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        12377                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        12377                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        12377                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.061243                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.061243                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.061243                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.061243                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.061243                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.061243                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 62956.945910                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 62956.945910                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 62956.945910                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 62956.945910                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 62956.945910                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 62956.945910                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          199                       # number of writebacks
system.cpu08.icache.writebacks::total             199                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          111                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          111                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          111                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          647                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          647                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          647                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          647                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          647                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          647                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     33117929                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     33117929                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     33117929                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     33117929                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     33117929                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     33117929                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.052274                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.052274                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.052274                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.052274                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.052274                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.052274                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 51186.907264                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 51186.907264                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 51186.907264                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 51186.907264                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 51186.907264                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 51186.907264                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  9335                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            7370                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             704                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               7546                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2903                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           38.470713                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   760                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6632                       # DTB read hits
system.cpu09.dtb.read_misses                      347                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6979                       # DTB read accesses
system.cpu09.dtb.write_hits                      3405                       # DTB write hits
system.cpu09.dtb.write_misses                      31                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3436                       # DTB write accesses
system.cpu09.dtb.data_hits                      10037                       # DTB hits
system.cpu09.dtb.data_misses                      378                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  10415                       # DTB accesses
system.cpu09.itb.fetch_hits                      7093                       # ITB hits
system.cpu09.itb.fetch_misses                      68                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  7161                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          82914                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        64915                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      9335                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             3664                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       20559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1583                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        47284                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2264                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    7093                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 288                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            76296                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.850831                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.278779                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  65265     85.54%     85.54% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    780      1.02%     86.56% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    815      1.07%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    842      1.10%     88.74% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1535      2.01%     90.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    337      0.44%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    469      0.61%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    684      0.90%     92.70% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5569      7.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              76296                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.112587                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.782920                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   7291                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               12399                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    7621                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1158                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  543                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                829                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 256                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                56083                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1069                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  543                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   8000                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  5794                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         4292                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    8004                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2379                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                53830                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 307                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  358                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1273                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  246                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             39288                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               75567                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          62705                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12857                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               26945                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  12343                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              120                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4072                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6833                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4151                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             309                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            246                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    48259                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               124                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   45627                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             260                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         13164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        76296                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.598026                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.666227                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             65139     85.38%     85.38% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1789      2.34%     87.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1701      2.23%     89.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1102      1.44%     91.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1563      2.05%     93.44% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1422      1.86%     95.31% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              1998      2.62%     97.93% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               876      1.15%     99.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               706      0.93%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         76296                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   978     49.77%     49.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     49.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     49.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  70      3.56%     53.33% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     53.33% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     53.33% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                333     16.95%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     70.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  448     22.80%     93.08% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 136      6.92%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               29794     65.30%     65.31% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                186      0.41%     65.72% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     65.72% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2952      6.47%     72.19% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     72.19% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     72.19% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1929      4.23%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.41% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7228     15.84%     92.25% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3534      7.75%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                45627                       # Type of FU issued
system.cpu09.iq.rate                         0.550293                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      1965                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.043067                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           145950                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           47992                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        32804                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23825                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13578                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10437                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                35331                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12257                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            214                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1894                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1211                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          814                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  543                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1831                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 771                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             50657                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             128                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6833                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4151                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               95                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 755                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          118                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          423                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                541                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               44728                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6979                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             899                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        2274                       # number of nop insts executed
system.cpu09.iew.exec_refs                      10415                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   6675                       # Number of branches executed
system.cpu09.iew.exec_stores                     3436                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.539451                       # Inst execution rate
system.cpu09.iew.wb_sent                        43820                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       43241                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   25708                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   36038                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.521516                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.713358                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13492                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             456                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        26973                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.367219                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.609288                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        19274     71.46%     71.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1          954      3.54%     74.99% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1517      5.62%     80.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          625      2.32%     82.93% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          977      3.62%     86.56% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          246      0.91%     87.47% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          376      1.39%     88.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          411      1.52%     90.39% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2593      9.61%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        26973                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              36878                       # Number of instructions committed
system.cpu09.commit.committedOps                36878                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7879                       # Number of memory references committed
system.cpu09.commit.loads                        4939                       # Number of loads committed
system.cpu09.commit.membars                        21                       # Number of memory barriers committed
system.cpu09.commit.branches                     5205                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   30550                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                400                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         1663      4.51%      4.51% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          22404     60.75%     65.26% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           113      0.31%     65.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     65.57% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      7.80%     73.37% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     73.37% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     73.37% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      5.21%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.58% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4960     13.45%     92.03% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2940      7.97%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           36878                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2593                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      73853                       # The number of ROB reads
system.cpu09.rob.rob_writes                    102768                       # The number of ROB writes
system.cpu09.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          6618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     950759                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     35219                       # Number of Instructions Simulated
system.cpu09.committedOps                       35219                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.354241                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.354241                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.424765                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.424765                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  54172                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 25318                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11172                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8176                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   140                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   60                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             285                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          22.534757                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6753                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             392                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           17.227041                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    22.534757                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.176053                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.176053                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           34979                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          34979                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4507                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4507                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2387                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2387                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           33                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           13                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6894                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6894                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6894                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6894                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1147                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1147                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          527                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          527                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            7                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           12                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1674                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1674                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1674                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1674                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     90288432                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     90288432                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     72460696                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     72460696                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       351486                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       351486                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       201204                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       201204                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       214866                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       214866                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    162749128                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    162749128                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    162749128                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    162749128                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5654                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5654                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8568                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8568                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8568                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8568                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.202865                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.202865                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.180851                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.180851                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.175000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.175000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.480000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.480000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.195378                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.195378                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.195378                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.195378                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 78717.028771                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 78717.028771                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 137496.576850                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 137496.576850                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 50212.285714                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 50212.285714                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        16767                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        16767                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 97221.701314                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 97221.701314                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 97221.701314                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 97221.701314                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2234                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              98                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    22.795918                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          146                       # number of writebacks
system.cpu09.dcache.writebacks::total             146                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          805                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          805                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          394                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          394                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            5                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1199                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1199                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1199                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1199                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          342                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          133                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           12                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          475                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          475                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     26125470                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     26125470                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     17766796                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     17766796                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       187542                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       187542                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       213624                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       213624                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     43892266                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     43892266                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     43892266                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     43892266                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.060488                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.060488                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.045642                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.045642                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.055439                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.055439                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.055439                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.055439                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 76390.263158                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 76390.263158                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 133584.932331                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 133584.932331                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 15628.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 15628.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 92404.770526                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 92404.770526                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 92404.770526                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 92404.770526                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             111                       # number of replacements
system.cpu09.icache.tags.tagsinuse          75.652034                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              6492                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             518                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           12.532819                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    75.652034                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.147758                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.147758                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           14690                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          14690                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         6492                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          6492                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         6492                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           6492                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         6492                       # number of overall hits
system.cpu09.icache.overall_hits::total          6492                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          594                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          594                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          594                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          594                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          594                       # number of overall misses
system.cpu09.icache.overall_misses::total          594                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     25689526                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     25689526                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     25689526                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     25689526                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     25689526                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     25689526                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         7086                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         7086                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         7086                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         7086                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         7086                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         7086                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.083827                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.083827                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.083827                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.083827                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.083827                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.083827                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 43248.360269                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 43248.360269                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 43248.360269                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 43248.360269                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 43248.360269                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 43248.360269                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          111                       # number of writebacks
system.cpu09.icache.writebacks::total             111                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           76                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           76                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           76                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          518                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          518                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          518                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     20736430                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     20736430                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     20736430                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     20736430                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     20736430                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     20736430                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.073102                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.073102                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.073102                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.073102                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.073102                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.073102                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 40031.718147                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 40031.718147                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 40031.718147                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 40031.718147                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 40031.718147                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 40031.718147                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 29145                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           22832                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1334                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              23179                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 14394                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           62.099314                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  2691                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           138                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            135                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      22216                       # DTB read hits
system.cpu10.dtb.read_misses                      405                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  22621                       # DTB read accesses
system.cpu10.dtb.write_hits                      6989                       # DTB write hits
system.cpu10.dtb.write_misses                      36                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  7025                       # DTB write accesses
system.cpu10.dtb.data_hits                      29205                       # DTB hits
system.cpu10.dtb.data_misses                      441                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  29646                       # DTB accesses
system.cpu10.itb.fetch_hits                     26078                       # ITB hits
system.cpu10.itb.fetch_misses                      78                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 26156                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         113385                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             8920                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       165820                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     29145                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            17088                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       46142                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  2929                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        46061                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2609                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   26078                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 525                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           105330                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.574290                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.658239                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  72538     68.87%     68.87% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1723      1.64%     70.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   2385      2.26%     72.77% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   5224      4.96%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   7492      7.11%     84.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1065      1.01%     85.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   4845      4.60%     90.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1172      1.11%     91.56% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   8886      8.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             105330                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.257045                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.462451                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  11339                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               18780                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   26234                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1935                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  981                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               2926                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 502                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               150356                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                2107                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  981                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  12660                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  7822                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         8588                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   26764                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2454                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               146082                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 314                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  408                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  893                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  373                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             97545                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              176809                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         163928                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12874                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               75951                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  21594                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              335                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          309                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    6154                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              23040                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              8522                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            1556                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1016                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   125121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               510                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  120322                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             409                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         23744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        11443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       105330                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.142334                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.044967                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             73459     69.74%     69.74% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              3812      3.62%     73.36% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              6901      6.55%     79.91% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              5955      5.65%     85.57% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              3326      3.16%     88.72% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              3234      3.07%     91.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              6159      5.85%     97.64% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1457      1.38%     99.02% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1027      0.98%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        105330                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1134     36.95%     36.95% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     36.95% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     36.95% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  77      2.51%     39.46% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     39.46% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     39.46% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                317     10.33%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     49.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  970     31.61%     81.39% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 571     18.61%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               84688     70.38%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                185      0.15%     70.54% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     70.54% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2925      2.43%     72.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     72.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     72.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1928      1.60%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              23217     19.30%     93.87% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              7375      6.13%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               120322                       # Type of FU issued
system.cpu10.iq.rate                         1.061181                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3069                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.025507                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           325504                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          135649                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       106122                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23948                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13762                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               111070                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12317                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            843                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         4157                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         2715                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  981                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  3055                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1270                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            140264                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             286                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               23040                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               8522                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              282                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1244                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          275                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          717                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                992                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              118569                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               22622                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1753                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       14633                       # number of nop insts executed
system.cpu10.iew.exec_refs                      29647                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  23989                       # Number of branches executed
system.cpu10.iew.exec_stores                     7025                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.045720                       # Inst execution rate
system.cpu10.iew.wb_sent                       117361                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      116520                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   67746                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   83457                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.027649                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.811747                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         24521                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             851                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        55606                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.056217                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.879719                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        29811     53.61%     53.61% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         6197     11.14%     64.76% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3120      5.61%     70.37% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1356      2.44%     72.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1712      3.08%     75.88% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         3819      6.87%     82.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          611      1.10%     83.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         3616      6.50%     90.35% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         5364      9.65%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        55606                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             114338                       # Number of instructions committed
system.cpu10.commit.committedOps               114338                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        24690                       # Number of memory references committed
system.cpu10.commit.loads                       18883                       # Number of loads committed
system.cpu10.commit.membars                       167                       # Number of memory barriers committed
system.cpu10.commit.branches                    21218                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   96983                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1716                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        12455     10.89%     10.89% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          72105     63.06%     73.96% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.10%     74.06% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     74.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      2.52%     76.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     76.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     76.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.68%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         19050     16.66%     94.91% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         5815      5.09%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          114338                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                5364                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     187827                       # The number of ROB reads
system.cpu10.rob.rob_writes                    281375                       # The number of ROB writes
system.cpu10.timesIdled                           154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          8055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     920288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    101887                       # Number of Instructions Simulated
system.cpu10.committedOps                      101887                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.112851                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.112851                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.898593                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.898593                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 147613                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 79715                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8145                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   585                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  259                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             570                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          21.724225                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             23608                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             686                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           34.413994                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    21.724225                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.169721                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.169721                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          106299                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         106299                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        18728                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         18728                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         4962                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         4962                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          111                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           76                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        23690                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          23690                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        23690                       # number of overall hits
system.cpu10.dcache.overall_hits::total         23690                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1670                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1670                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          726                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          726                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           38                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           41                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2396                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2396                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2396                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2396                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    102636396                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    102636396                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     82843815                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     82843815                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       666954                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       666954                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       383778                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       383778                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       176364                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       176364                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    185480211                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    185480211                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    185480211                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    185480211                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        20398                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        20398                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         5688                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         5688                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          117                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          117                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        26086                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        26086                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        26086                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        26086                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.081871                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.081871                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.127637                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.127637                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.255034                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.255034                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.350427                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.350427                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.091850                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.091850                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.091850                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.091850                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 61458.919760                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 61458.919760                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 114109.938017                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 114109.938017                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 17551.421053                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 17551.421053                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  9360.439024                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  9360.439024                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 77412.441987                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 77412.441987                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 77412.441987                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 77412.441987                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2202                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             105                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.971429                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          227                       # number of writebacks
system.cpu10.dcache.writebacks::total             227                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          953                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          953                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          483                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          483                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            8                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1436                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1436                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1436                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1436                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          717                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          717                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          243                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          243                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           30                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           41                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           41                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          960                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          960                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          960                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          960                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     31324482                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     31324482                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     20430887                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     20430887                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       271998                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       271998                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       335340                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       335340                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       173880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       173880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     51755369                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     51755369                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     51755369                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     51755369                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.035151                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.035151                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.042722                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.042722                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.201342                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.201342                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.350427                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.350427                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.036801                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.036801                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.036801                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.036801                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 43688.259414                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 43688.259414                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 84077.724280                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 84077.724280                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  9066.600000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9066.600000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  8179.024390                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  8179.024390                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 53911.842708                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 53911.842708                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 53911.842708                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 53911.842708                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             524                       # number of replacements
system.cpu10.icache.tags.tagsinuse          78.845760                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             24941                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1005                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           24.816915                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    78.845760                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.153996                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.153996                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           53159                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          53159                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        24941                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         24941                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        24941                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          24941                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        24941                       # number of overall hits
system.cpu10.icache.overall_hits::total         24941                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1136                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1136                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1136                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1136                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1136                       # number of overall misses
system.cpu10.icache.overall_misses::total         1136                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     38292101                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     38292101                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     38292101                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     38292101                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     38292101                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     38292101                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        26077                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        26077                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        26077                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        26077                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        26077                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        26077                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.043563                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.043563                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.043563                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.043563                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.043563                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.043563                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 33707.835387                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 33707.835387                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 33707.835387                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 33707.835387                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 33707.835387                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 33707.835387                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          524                       # number of writebacks
system.cpu10.icache.writebacks::total             524                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          131                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          131                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          131                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1005                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1005                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1005                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1005                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1005                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1005                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     28445525                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     28445525                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     28445525                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     28445525                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     28445525                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     28445525                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.038540                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.038540                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.038540                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.038540                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.038540                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.038540                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 28304.004975                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 28304.004975                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 28304.004975                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 28304.004975                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 28304.004975                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 28304.004975                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 35238                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           25432                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1487                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              24189                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 17479                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           72.260118                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  4321                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           137                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               15                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            122                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      29284                       # DTB read hits
system.cpu11.dtb.read_misses                      420                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  29704                       # DTB read accesses
system.cpu11.dtb.write_hits                     10491                       # DTB write hits
system.cpu11.dtb.write_misses                      34                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                 10525                       # DTB write accesses
system.cpu11.dtb.data_hits                      39775                       # DTB hits
system.cpu11.dtb.data_misses                      454                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  40229                       # DTB accesses
system.cpu11.itb.fetch_hits                     32449                       # ITB hits
system.cpu11.itb.fetch_misses                      73                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 32522                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          85496                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       204690                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     35238                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            21815                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       58041                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3285                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2130                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   32449                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 540                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            72320                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.830337                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.000754                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  31342     43.34%     43.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2297      3.18%     46.51% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3213      4.44%     50.96% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   6140      8.49%     59.45% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   9741     13.47%     72.92% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1830      2.53%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   5711      7.90%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1201      1.66%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  10845     15.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              72320                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.412160                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.394147                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  12323                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               23963                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   32484                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2454                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1086                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               4657                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 581                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               186520                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2483                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1086                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  14050                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8484                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12398                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   33134                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3158                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               181255                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 298                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  499                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1267                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  357                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            120283                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              215111                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         202257                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12848                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               95167                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  25116                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              468                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          448                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7791                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              30504                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             12221                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2761                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1141                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   154339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               806                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  148896                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             472                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         27684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12866                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          163                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        72320                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.058850                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.368766                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             32317     44.69%     44.69% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5453      7.54%     52.23% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              8078     11.17%     63.40% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              7795     10.78%     74.17% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4499      6.22%     80.40% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              4048      5.60%     85.99% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              6763      9.35%     95.34% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1848      2.56%     97.90% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1519      2.10%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         72320                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1319     33.57%     33.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     33.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     33.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  66      1.68%     35.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     35.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     35.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                336      8.55%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     43.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1246     31.71%     75.52% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 962     24.48%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              102307     68.71%     68.71% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                219      0.15%     68.86% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     68.86% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2944      1.98%     70.84% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     70.84% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     70.84% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1929      1.30%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.13% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              30483     20.47%     92.61% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             11010      7.39%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               148896                       # Type of FU issued
system.cpu11.iq.rate                         1.741555                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3929                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.026388                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           350751                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          169414                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       134376                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23762                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13474                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10423                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               140601                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12220                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1715                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4789                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3540                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          748                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1086                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3569                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1132                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            174184                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             252                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               30504                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              12221                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              424                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1099                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          310                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          775                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1085                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              146821                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               29705                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2075                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       19039                       # number of nop insts executed
system.cpu11.iew.exec_refs                      40230                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  29254                       # Number of branches executed
system.cpu11.iew.exec_stores                    10525                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.717285                       # Inst execution rate
system.cpu11.iew.wb_sent                       145771                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      144799                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   82387                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  102734                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.693635                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.801945                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         29231                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           643                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             931                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        68069                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.111886                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.940918                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        36102     53.04%     53.04% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         7554     11.10%     64.13% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3969      5.83%     69.97% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1895      2.78%     72.75% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2177      3.20%     75.95% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         4064      5.97%     81.92% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          704      1.03%     82.95% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         3507      5.15%     88.10% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         8097     11.90%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        68069                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             143754                       # Number of instructions committed
system.cpu11.commit.committedOps               143754                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        34396                       # Number of memory references committed
system.cpu11.commit.loads                       25715                       # Number of loads committed
system.cpu11.commit.membars                       302                       # Number of memory barriers committed
system.cpu11.commit.branches                    26009                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  122374                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               3067                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        16297     11.34%     11.34% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          87794     61.07%     72.41% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           153      0.11%     72.52% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     72.52% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      2.00%     74.52% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.52% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.52% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.34%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         26017     18.10%     93.95% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         8695      6.05%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          143754                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                8097                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     231631                       # The number of ROB reads
system.cpu11.rob.rob_writes                    350211                       # The number of ROB writes
system.cpu11.timesIdled                           156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                         13176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     902608                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    127461                       # Number of Instructions Simulated
system.cpu11.committedOps                      127461                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.670762                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.670762                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.490842                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.490842                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 182918                       # number of integer regfile reads
system.cpu11.int_regfile_writes                100936                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11173                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   911                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  499                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             825                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          20.201080                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             32967                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             945                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           34.885714                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    20.201080                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.157821                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.157821                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          143590                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         143590                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        24702                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         24702                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         7666                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         7666                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          201                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          201                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          162                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        32368                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          32368                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        32368                       # number of overall hits
system.cpu11.dcache.overall_hits::total         32368                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1954                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1954                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          781                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          781                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           62                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           69                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2735                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2735                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2735                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2735                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    102473694                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    102473694                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     81318633                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     81318633                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       584982                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       584982                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       834624                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       834624                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    183792327                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    183792327                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    183792327                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    183792327                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        26656                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        26656                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         8447                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         8447                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          231                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          231                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        35103                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        35103                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        35103                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        35103                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.073304                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.073304                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.092459                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.092459                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.235741                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.235741                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.298701                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.298701                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.077914                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.077914                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.077914                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.077914                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 52443.036847                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 52443.036847                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 104121.169014                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 104121.169014                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  9435.193548                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  9435.193548                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data        12096                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total        12096                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 67200.119561                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 67200.119561                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 67200.119561                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 67200.119561                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2146                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           85                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    22.123711                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           85                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          247                       # number of writebacks
system.cpu11.dcache.writebacks::total             247                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          974                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          974                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          510                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          510                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           11                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1484                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1484                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1484                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1484                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          980                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          980                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          271                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          271                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           51                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           69                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           69                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1251                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1251                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1251                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1251                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     32145444                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     32145444                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     20152674                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     20152674                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       361422                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       361422                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       748926                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       748926                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     52298118                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     52298118                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     52298118                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     52298118                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.036765                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.036765                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.032082                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.032082                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.193916                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.193916                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.298701                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.298701                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.035638                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.035638                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.035638                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.035638                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 32801.473469                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 32801.473469                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 74364.110701                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 74364.110701                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  7086.705882                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7086.705882                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data        10854                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total        10854                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 41805.050360                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 41805.050360                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 41805.050360                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 41805.050360                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             647                       # number of replacements
system.cpu11.icache.tags.tagsinuse          72.841968                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             31175                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1112                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           28.035072                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    72.841968                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.142269                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.142269                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           66006                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          66006                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        31175                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         31175                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        31175                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          31175                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        31175                       # number of overall hits
system.cpu11.icache.overall_hits::total         31175                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1272                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1272                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1272                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1272                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1272                       # number of overall misses
system.cpu11.icache.overall_misses::total         1272                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     53196100                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     53196100                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     53196100                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     53196100                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     53196100                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     53196100                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        32447                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        32447                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        32447                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        32447                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        32447                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        32447                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.039202                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.039202                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.039202                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.039202                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.039202                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.039202                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 41820.833333                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 41820.833333                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 41820.833333                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 41820.833333                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 41820.833333                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 41820.833333                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          647                       # number of writebacks
system.cpu11.icache.writebacks::total             647                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          160                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          160                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          160                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1112                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1112                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1112                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1112                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1112                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1112                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     38719348                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     38719348                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     38719348                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     38719348                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     38719348                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     38719348                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.034271                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.034271                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.034271                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.034271                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.034271                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.034271                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 34819.557554                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 34819.557554                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 34819.557554                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 34819.557554                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 34819.557554                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 34819.557554                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 24538                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           18976                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1219                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              18377                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 11375                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           61.898025                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  2372                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           125                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            125                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      18827                       # DTB read hits
system.cpu12.dtb.read_misses                      424                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  19251                       # DTB read accesses
system.cpu12.dtb.write_hits                      6527                       # DTB write hits
system.cpu12.dtb.write_misses                      33                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  6560                       # DTB write accesses
system.cpu12.dtb.data_hits                      25354                       # DTB hits
system.cpu12.dtb.data_misses                      457                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  25811                       # DTB accesses
system.cpu12.itb.fetch_hits                     20809                       # ITB hits
system.cpu12.itb.fetch_misses                      82                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 20891                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         110368                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             7905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       145402                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     24538                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            13747                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       45284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  2697                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        46667                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2167                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   20809                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 482                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           103480                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.405122                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.619301                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  75681     73.14%     73.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1485      1.44%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2500      2.42%     76.99% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   3478      3.36%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   6045      5.84%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    704      0.68%     86.87% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   3135      3.03%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1643      1.59%     91.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   8809      8.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             103480                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.222329                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.317429                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  10280                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               22581                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   21096                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1949                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  907                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               2529                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 460                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               130453                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1950                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  907                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  11568                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  7986                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        11759                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   21654                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2939                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               126381                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 309                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  723                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1208                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  351                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             85663                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              157640                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         144801                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12832                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               65125                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  20538                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              400                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          371                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    7007                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              19962                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              8009                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            1871                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1792                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   109443                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               637                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  104223                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             356                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         23046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        11476                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          164                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       103480                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.007180                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.954729                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             75792     73.24%     73.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4040      3.90%     77.15% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              5318      5.14%     82.29% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              4214      4.07%     86.36% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3592      3.47%     89.83% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              3508      3.39%     93.22% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              4946      4.78%     98.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1239      1.20%     99.20% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               831      0.80%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        103480                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1130     33.81%     33.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     33.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     33.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  79      2.36%     36.18% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     36.18% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     36.18% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                316      9.46%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     45.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1218     36.45%     82.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 599     17.92%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               72560     69.62%     69.62% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                184      0.18%     69.80% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     69.80% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2926      2.81%     72.61% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.61% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.61% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1935      1.86%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.46% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              19813     19.01%     93.47% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              6801      6.53%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               104223                       # Type of FU issued
system.cpu12.iq.rate                         0.944323                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3342                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.032066                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           292151                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          119579                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        90701                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23473                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13578                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10429                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                95502                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12059                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            493                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4031                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         2455                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          644                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  907                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3429                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1226                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            121514                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             255                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               19962                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               8009                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              349                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1193                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          238                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          675                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                913                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              102762                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               19252                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1461                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       11434                       # number of nop insts executed
system.cpu12.iew.exec_refs                      25812                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  19628                       # Number of branches executed
system.cpu12.iew.exec_stores                     6560                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.931085                       # Inst execution rate
system.cpu12.iew.wb_sent                       101903                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      101130                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   57535                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   73236                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.916298                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.785611                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         23632                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           473                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             778                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        53291                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.810456                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.765605                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        30997     58.17%     58.17% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         5270      9.89%     68.05% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3097      5.81%     73.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1463      2.75%     76.61% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2025      3.80%     80.41% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         2413      4.53%     84.94% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          614      1.15%     86.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         2517      4.72%     90.81% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         4895      9.19%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        53291                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              96481                       # Number of instructions committed
system.cpu12.commit.committedOps                96481                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        21485                       # Number of memory references committed
system.cpu12.commit.loads                       15931                       # Number of loads committed
system.cpu12.commit.membars                       217                       # Number of memory barriers committed
system.cpu12.commit.branches                    16944                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   81985                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1426                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass         9451      9.80%      9.80% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          60411     62.61%     72.41% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.12%     72.53% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     72.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      2.98%     75.51% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.99%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.50% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         16148     16.74%     94.24% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         5558      5.76%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           96481                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                4895                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     167183                       # The number of ROB reads
system.cpu12.rob.rob_writes                    243743                       # The number of ROB writes
system.cpu12.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     923305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     87034                       # Number of Instructions Simulated
system.cpu12.committedOps                       87034                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.268102                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.268102                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.788580                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.788580                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 129776                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 68709                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11156                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   511                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  151                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             507                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          18.658537                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             20608                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             621                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           33.185185                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    18.658537                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.145770                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.145770                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           94255                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          94255                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        15877                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         15877                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         4613                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         4613                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           67                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           39                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        20490                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          20490                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        20490                       # number of overall hits
system.cpu12.dcache.overall_hits::total         20490                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1816                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1816                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          875                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          875                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           25                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           24                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2691                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2691                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2691                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2691                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    109694682                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    109694682                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     88327238                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     88327238                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       536544                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       536544                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       214866                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       214866                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       158976                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       158976                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    198021920                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    198021920                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    198021920                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    198021920                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        17693                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        17693                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         5488                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         5488                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        23181                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        23181                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        23181                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        23181                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.102639                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.102639                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.159439                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.159439                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.271739                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.271739                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.380952                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.380952                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.116086                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.116086                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.116086                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.116086                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 60404.560573                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 60404.560573                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 100945.414857                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 100945.414857                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 21461.760000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 21461.760000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  8952.750000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  8952.750000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 73586.740988                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 73586.740988                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 73586.740988                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 73586.740988                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2092                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    19.370370                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          227                       # number of writebacks
system.cpu12.dcache.writebacks::total             227                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1062                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1062                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          545                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          545                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            9                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1607                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1607                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1607                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1607                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          754                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          330                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          330                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           16                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           24                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1084                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1084                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1084                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1084                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     31524444                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     31524444                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     23021695                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     23021695                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       135378                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       135378                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       186300                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       186300                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       157734                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       157734                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     54546139                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     54546139                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     54546139                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     54546139                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.042616                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.042616                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.060131                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.060131                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.173913                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.173913                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.046762                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.046762                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.046762                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.046762                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 41809.607427                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 41809.607427                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 69762.712121                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 69762.712121                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  8461.125000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8461.125000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  7762.500000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  7762.500000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 50319.316421                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 50319.316421                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 50319.316421                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 50319.316421                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             452                       # number of replacements
system.cpu12.icache.tags.tagsinuse          69.833399                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             19773                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             929                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           21.284177                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    69.833399                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.136393                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.136393                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           42543                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          42543                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        19773                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         19773                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        19773                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          19773                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        19773                       # number of overall hits
system.cpu12.icache.overall_hits::total         19773                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1034                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1034                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1034                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1034                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1034                       # number of overall misses
system.cpu12.icache.overall_misses::total         1034                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     33382475                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     33382475                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     33382475                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     33382475                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     33382475                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     33382475                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        20807                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        20807                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        20807                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        20807                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        20807                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        20807                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.049695                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.049695                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.049695                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.049695                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.049695                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.049695                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 32284.792070                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 32284.792070                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 32284.792070                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 32284.792070                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 32284.792070                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 32284.792070                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          452                       # number of writebacks
system.cpu12.icache.writebacks::total             452                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          105                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          105                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          105                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          929                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          929                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          929                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          929                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          929                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          929                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     26258363                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     26258363                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     26258363                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     26258363                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     26258363                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     26258363                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.044648                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.044648                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.044648                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.044648                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.044648                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.044648                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 28265.191604                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 28265.191604                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 28265.191604                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 28265.191604                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 28265.191604                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 28265.191604                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  7800                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            6031                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             747                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               6342                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  1999                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           31.520025                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   645                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            112                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                       6550                       # DTB read hits
system.cpu13.dtb.read_misses                      347                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                   6897                       # DTB read accesses
system.cpu13.dtb.write_hits                      3428                       # DTB write hits
system.cpu13.dtb.write_misses                      35                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  3463                       # DTB write accesses
system.cpu13.dtb.data_hits                       9978                       # DTB hits
system.cpu13.dtb.data_misses                      382                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  10360                       # DTB accesses
system.cpu13.itb.fetch_hits                      6582                       # ITB hits
system.cpu13.itb.fetch_misses                      86                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                  6668                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          81135                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             5266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        58862                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      7800                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             2645                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       19773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  1683                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        45737                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2639                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    6582                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 308                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            74426                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.790880                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.223626                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  64662     86.88%     86.88% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    639      0.86%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    607      0.82%     88.56% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    802      1.08%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   1189      1.60%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    341      0.46%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    500      0.67%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    346      0.46%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   5340      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              74426                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.096136                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.725482                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   7848                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               12684                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    6402                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1183                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  572                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                708                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 284                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                50011                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1167                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  572                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   8570                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  6026                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         4195                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    6801                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2525                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                47833                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 332                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  865                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1524                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  108                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             35402                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               67985                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          55055                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12921                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  12341                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              111                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    4043                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               6787                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              4175                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             294                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            296                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    43090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               115                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   40462                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             267                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         13176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         6670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        74426                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.543654                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.596312                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             64304     86.40%     86.40% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1900      2.55%     88.95% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              1447      1.94%     90.90% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              1075      1.44%     92.34% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              1421      1.91%     94.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              1022      1.37%     95.62% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              1828      2.46%     98.08% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7               751      1.01%     99.09% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               678      0.91%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         74426                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   925     48.18%     48.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     48.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     48.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  68      3.54%     51.72% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     51.72% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     51.72% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                345     17.97%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     69.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  438     22.81%     92.50% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 144      7.50%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               24652     60.93%     60.94% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                193      0.48%     61.41% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     61.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2945      7.28%     68.69% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 2      0.00%     68.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     68.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1930      4.77%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.47% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               7161     17.70%     91.16% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              3575      8.84%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                40462                       # Type of FU issued
system.cpu13.iq.rate                         0.498700                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      1920                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.047452                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           133612                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           42767                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        27529                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23925                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13641                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10453                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                30075                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12303                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            225                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2045                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         1221                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          834                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  572                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  1807                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 805                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             44682                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             169                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                6787                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               4175                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               87                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 783                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          125                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          444                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                569                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               39508                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                6897                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             954                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                        1477                       # number of nop insts executed
system.cpu13.iew.exec_refs                      10360                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   5193                       # Number of branches executed
system.cpu13.iew.exec_stores                     3463                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.486942                       # Inst execution rate
system.cpu13.iew.wb_sent                        38592                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       37982                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   22231                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   31503                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.468133                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.705679                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         13359                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             478                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        26634                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.161035                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.457618                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        20058     75.31%     75.31% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1          978      3.67%     78.98% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1232      4.63%     83.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          648      2.43%     86.04% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          688      2.58%     88.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          247      0.93%     89.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          220      0.83%     90.38% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          274      1.03%     91.41% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         2289      8.59%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        26634                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              30923                       # Number of instructions committed
system.cpu13.commit.committedOps                30923                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         7696                       # Number of memory references committed
system.cpu13.commit.loads                        4742                       # Number of loads committed
system.cpu13.commit.membars                        21                       # Number of memory barriers committed
system.cpu13.commit.branches                     3733                       # Number of branches committed
system.cpu13.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                250                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          898      2.90%      2.90% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          17384     56.22%     59.12% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           114      0.37%     59.49% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     59.49% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2887      9.34%     68.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            2      0.01%     68.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     68.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1921      6.21%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          4763     15.40%     90.45% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           30923                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                2289                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      67665                       # The number of ROB reads
system.cpu13.rob.rob_writes                     90610                       # The number of ROB writes
system.cpu13.timesIdled                           138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          6709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     952538                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu13.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.701888                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.701888                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.370112                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.370112                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  46534                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 21395                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11180                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8202                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   122                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             295                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          17.288569                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              6839                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             406                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           16.844828                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    17.288569                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.135067                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.135067                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           34628                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          34628                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         4481                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4481                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         2404                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2404                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           26                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           18                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data         6885                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           6885                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         6885                       # number of overall hits
system.cpu13.dcache.overall_hits::total          6885                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1079                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1079                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          525                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          525                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            5                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            7                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         1604                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         1604                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         1604                       # number of overall misses
system.cpu13.dcache.overall_misses::total         1604                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    102481146                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    102481146                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     74678903                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     74678903                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        90666                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        90666                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       105570                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       105570                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    177160049                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    177160049                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    177160049                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    177160049                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         5560                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5560                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         8489                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         8489                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         8489                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         8489                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.194065                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.194065                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.179242                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.179242                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.280000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.280000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.188950                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.188950                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.188950                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.188950                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 94977.892493                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 94977.892493                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 142245.529524                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 142245.529524                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 18133.200000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 18133.200000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 15081.428571                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 15081.428571                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 110448.908354                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 110448.908354                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 110448.908354                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 110448.908354                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2288                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    20.800000                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu13.dcache.writebacks::total             129                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          734                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          734                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          394                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          394                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            3                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1128                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1128                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1128                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1128                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          345                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          131                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            7                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          476                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          476                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          476                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          476                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     28563516                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     28563516                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     17621477                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     17621477                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        96876                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        96876                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     46184993                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     46184993                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     46184993                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     46184993                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.062050                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.062050                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.044725                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.044725                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.280000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.280000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.056073                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.056073                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.056073                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.056073                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 82792.800000                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 82792.800000                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 134515.091603                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 134515.091603                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 13839.428571                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 13839.428571                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 97027.296218                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 97027.296218                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 97027.296218                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 97027.296218                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             123                       # number of replacements
system.cpu13.icache.tags.tagsinuse          59.833268                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              5938                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             554                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           10.718412                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    59.833268                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.116862                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.116862                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           13708                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          13708                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         5938                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          5938                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         5938                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           5938                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         5938                       # number of overall hits
system.cpu13.icache.overall_hits::total          5938                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          639                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          639                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          639                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          639                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          639                       # number of overall misses
system.cpu13.icache.overall_misses::total          639                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     25482111                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     25482111                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     25482111                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     25482111                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     25482111                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     25482111                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         6577                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         6577                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         6577                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         6577                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         6577                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         6577                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.097157                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.097157                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.097157                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.097157                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.097157                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.097157                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 39878.107981                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 39878.107981                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 39878.107981                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 39878.107981                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 39878.107981                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 39878.107981                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu13.icache.writebacks::total             123                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           85                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           85                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           85                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          554                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          554                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          554                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          554                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          554                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          554                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     19714263                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     19714263                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     19714263                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     19714263                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     19714263                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     19714263                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.084233                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.084233                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.084233                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.084233                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.084233                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.084233                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 35585.312274                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 35585.312274                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 35585.312274                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 35585.312274                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 35585.312274                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 35585.312274                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 15371                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           12004                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             878                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              12619                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  6465                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           51.232269                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  1410                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            78                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             78                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      10883                       # DTB read hits
system.cpu14.dtb.read_misses                      353                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  11236                       # DTB read accesses
system.cpu14.dtb.write_hits                      4194                       # DTB write hits
system.cpu14.dtb.write_misses                      20                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  4214                       # DTB write accesses
system.cpu14.dtb.data_hits                      15077                       # DTB hits
system.cpu14.dtb.data_misses                      373                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  15450                       # DTB accesses
system.cpu14.itb.fetch_hits                     13037                       # ITB hits
system.cpu14.itb.fetch_misses                      65                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 13102                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          95618                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             6780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        93815                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     15371                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             7875                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       28689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1971                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        45281                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2221                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   13037                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 379                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            84064                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.115995                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.433371                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  66515     79.12%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   1162      1.38%     80.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   1261      1.50%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   2131      2.53%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   3490      4.15%     88.69% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    514      0.61%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   1880      2.24%     91.54% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    960      1.14%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   6151      7.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              84064                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.160754                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.981144                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   8938                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               14448                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   13378                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1357                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  662                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               1496                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 337                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                83254                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1366                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  662                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   9805                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  6738                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         5101                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   13791                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2686                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                80547                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 319                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  415                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1425                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  264                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             56066                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              104992                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          92203                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12784                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               41225                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  14841                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              173                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4780                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              11066                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              5081                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             456                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            363                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    70650                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               186                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   67763                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             302                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         16268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         7509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        84064                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.806088                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.825475                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             66606     79.23%     79.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              2269      2.70%     81.93% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              3554      4.23%     86.16% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              2471      2.94%     89.10% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              2076      2.47%     91.57% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              2178      2.59%     94.16% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              3318      3.95%     98.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               865      1.03%     99.14% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               727      0.86%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         84064                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1030     46.63%     46.63% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     46.63% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     46.63% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  87      3.94%     50.57% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     50.57% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     50.57% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                339     15.35%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     65.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  548     24.81%     90.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 205      9.28%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               46792     69.05%     69.06% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                181      0.27%     69.33% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     69.33% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2935      4.33%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1928      2.85%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.50% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              11558     17.06%     93.56% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              4365      6.44%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                67763                       # Type of FU issued
system.cpu14.iq.rate                         0.708685                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      2209                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.032599                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           197932                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           73597                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        54503                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             24169                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13534                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10420                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                57514                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12454                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            344                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2658                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1576                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          961                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  662                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2328                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1202                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             76880                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             196                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               11066                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               5081                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              132                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1176                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          159                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          492                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                651                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               66680                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               11236                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1083                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        6044                       # number of nop insts executed
system.cpu14.iew.exec_refs                      15450                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  12094                       # Number of branches executed
system.cpu14.iew.exec_stores                     4214                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.697358                       # Inst execution rate
system.cpu14.iew.wb_sent                        65553                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       64923                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   38338                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   49990                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.678983                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.766913                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         16350                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             555                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        36349                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.633057                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.699923                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        23184     63.78%     63.78% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         2459      6.76%     70.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         2148      5.91%     76.46% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          829      2.28%     78.74% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1268      3.49%     82.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1367      3.76%     85.99% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          512      1.41%     87.39% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         1517      4.17%     91.57% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         3065      8.43%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        36349                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              59360                       # Number of instructions committed
system.cpu14.commit.committedOps                59360                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        11913                       # Number of memory references committed
system.cpu14.commit.loads                        8408                       # Number of loads committed
system.cpu14.commit.membars                        39                       # Number of memory barriers committed
system.cpu14.commit.branches                    10081                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   49875                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                767                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass         4796      8.08%      8.08% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          37699     63.51%     71.59% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.19%     71.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     71.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      4.85%     76.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     76.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     76.63% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      3.23%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.86% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          8447     14.23%     94.09% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         3507      5.91%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           59360                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                3065                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     107889                       # The number of ROB reads
system.cpu14.rob.rob_writes                    153845                       # The number of ROB writes
system.cpu14.timesIdled                           163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                         11554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     938055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     54568                       # Number of Instructions Simulated
system.cpu14.committedOps                       54568                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.752272                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.752272                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.570688                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.570688                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  82396                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 41427                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11155                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8167                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   237                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  119                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             408                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          16.372105                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             11070                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             526                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           21.045627                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    16.372105                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.127907                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.127907                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           53303                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          53303                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         8182                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          8182                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2855                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2855                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           55                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           55                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           29                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        11037                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          11037                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        11037                       # number of overall hits
system.cpu14.dcache.overall_hits::total         11037                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1420                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1420                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          599                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          599                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           15                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           19                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2019                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2019                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2019                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2019                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    108797958                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    108797958                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     79261885                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     79261885                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       309258                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       309258                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       154008                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       154008                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       177606                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       177606                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    188059843                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    188059843                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    188059843                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    188059843                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         9602                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         9602                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         3454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         3454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        13056                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        13056                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        13056                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        13056                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.147886                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.147886                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.173422                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.173422                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.395833                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.395833                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.154642                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.154642                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.154642                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.154642                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 76618.280282                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 76618.280282                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 132323.681135                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 132323.681135                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 20617.200000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 20617.200000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  8105.684211                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  8105.684211                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 93145.043586                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 93145.043586                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 93145.043586                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 93145.043586                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3249                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    28.252174                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          268                       # number of writebacks
system.cpu14.dcache.writebacks::total             268                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          950                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          950                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          437                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1387                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1387                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1387                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1387                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          470                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          470                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          162                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           12                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           19                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          632                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          632                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          632                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          632                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     31533138                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     31533138                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     19858322                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     19858322                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       117990                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       117990                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       134136                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       134136                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data       173880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       173880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     51391460                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     51391460                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     51391460                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     51391460                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.048948                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.048948                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.046902                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.046902                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.171429                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.171429                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.395833                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.395833                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048407                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048407                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048407                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048407                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 67091.782979                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 67091.782979                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 122582.234568                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 122582.234568                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9832.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9832.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  7059.789474                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  7059.789474                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 81315.601266                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 81315.601266                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 81315.601266                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 81315.601266                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             236                       # number of replacements
system.cpu14.icache.tags.tagsinuse          56.256441                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             12254                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             670                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           18.289552                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    56.256441                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.109876                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.109876                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           26740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          26740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        12254                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         12254                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        12254                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          12254                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        12254                       # number of overall hits
system.cpu14.icache.overall_hits::total         12254                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          781                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          781                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          781                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          781                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          781                       # number of overall misses
system.cpu14.icache.overall_misses::total          781                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     44792730                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     44792730                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     44792730                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     44792730                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     44792730                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     44792730                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        13035                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        13035                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        13035                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        13035                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        13035                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        13035                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.059916                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.059916                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.059916                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.059916                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.059916                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.059916                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 57353.047375                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 57353.047375                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 57353.047375                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 57353.047375                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 57353.047375                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 57353.047375                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          236                       # number of writebacks
system.cpu14.icache.writebacks::total             236                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          111                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          111                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          111                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          670                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          670                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          670                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          670                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          670                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          670                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     31266108                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     31266108                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     31266108                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     31266108                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     31266108                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     31266108                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.051400                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.051400                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.051400                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.051400                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.051400                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.051400                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 46665.832836                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 46665.832836                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 46665.832836                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 46665.832836                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 46665.832836                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 46665.832836                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  9704                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            7545                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             674                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               7994                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  3171                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           39.667250                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   879                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       6611                       # DTB read hits
system.cpu15.dtb.read_misses                      331                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                   6942                       # DTB read accesses
system.cpu15.dtb.write_hits                      3407                       # DTB write hits
system.cpu15.dtb.write_misses                      27                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3434                       # DTB write accesses
system.cpu15.dtb.data_hits                      10018                       # DTB hits
system.cpu15.dtb.data_misses                      358                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  10376                       # DTB accesses
system.cpu15.itb.fetch_hits                      7480                       # ITB hits
system.cpu15.itb.fetch_misses                      65                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  7545                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          84494                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             4948                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        65799                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      9704                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             4051                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       21724                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1517                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        46216                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2169                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    7480                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 278                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            75847                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.867523                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.281980                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  64434     84.95%     84.95% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    910      1.20%     86.15% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    839      1.11%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    834      1.10%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1758      2.32%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    320      0.42%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    551      0.73%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    837      1.10%     92.93% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   5364      7.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              75847                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.114848                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.778742                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   6858                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               13056                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    8045                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1164                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  508                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                914                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 259                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                57175                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1078                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  508                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   7571                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  6592                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         4704                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    8440                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1816                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                55154                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 342                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  378                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  728                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  122                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             40108                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               77337                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          64550                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12782                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               28451                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  11657                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              128                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          110                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    4275                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               6697                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              4101                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             307                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            348                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    49737                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               143                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   47480                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             285                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         12728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         6063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           45                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        75847                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.625997                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.684068                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             64123     84.54%     84.54% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1797      2.37%     86.91% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1915      2.52%     89.44% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1098      1.45%     90.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1657      2.18%     93.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              1682      2.22%     95.29% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              2156      2.84%     98.13% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               767      1.01%     99.14% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               652      0.86%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         75847                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1005     49.53%     49.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.10%     49.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  85      4.19%     53.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     53.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     53.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                332     16.36%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     70.18% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  468     23.07%     93.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 137      6.75%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               31696     66.76%     66.76% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                187      0.39%     67.16% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     67.16% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2938      6.19%     73.35% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     73.35% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     73.35% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1928      4.06%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               7182     15.13%     92.53% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              3545      7.47%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                47480                       # Type of FU issued
system.cpu15.iq.rate                         0.561933                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      2029                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.042734                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           149210                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           49184                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        34755                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23911                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13446                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10415                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                37189                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12316                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            220                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1811                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1138                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          860                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  508                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1911                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1167                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             52418                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             141                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                6697                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               4101                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              106                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1149                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          114                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          401                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                515                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               46659                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                6942                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             821                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        2538                       # number of nop insts executed
system.cpu15.iew.exec_refs                      10376                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   7217                       # Number of branches executed
system.cpu15.iew.exec_stores                     3434                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.552217                       # Inst execution rate
system.cpu15.iew.wb_sent                        45723                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       45170                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   26854                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   37406                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.534594                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.717906                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         12864                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            98                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             424                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        27695                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.410904                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.612362                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        19424     70.14%     70.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          973      3.51%     73.65% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1704      6.15%     79.80% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          637      2.30%     82.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         1158      4.18%     86.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          272      0.98%     87.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          462      1.67%     88.93% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          501      1.81%     90.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2564      9.26%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        27695                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              39075                       # Number of instructions committed
system.cpu15.commit.committedOps                39075                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         7849                       # Number of memory references committed
system.cpu15.commit.loads                        4886                       # Number of loads committed
system.cpu15.commit.membars                        25                       # Number of memory barriers committed
system.cpu15.commit.branches                     5720                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   32491                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                504                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass         1927      4.93%      4.93% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          24363     62.35%     67.28% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.29%     67.57% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     67.57% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      7.37%     74.94% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.94% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.94% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      4.91%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          4911     12.57%     92.42% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2963      7.58%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           39075                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2564                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      76212                       # The number of ROB reads
system.cpu15.rob.rob_writes                    105802                       # The number of ROB writes
system.cpu15.timesIdled                           120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     949179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     37152                       # Number of Instructions Simulated
system.cpu15.committedOps                       37152                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.274279                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.274279                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.439700                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.439700                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  57211                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 26824                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11157                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8164                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   133                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   80                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             330                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          14.917766                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              6787                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             446                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           15.217489                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    14.917766                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.116545                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.116545                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           34815                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          34815                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         4331                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          4331                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2411                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2411                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           40                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           22                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         6742                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           6742                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         6742                       # number of overall hits
system.cpu15.dcache.overall_hits::total          6742                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1241                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1241                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          516                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          516                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            9                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           13                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         1757                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1757                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         1757                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1757                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     97147998                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     97147998                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     73589677                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     73589677                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       448362                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       448362                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        84456                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        84456                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       229770                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       229770                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    170737675                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    170737675                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    170737675                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    170737675                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         5572                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5572                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2927                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2927                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         8499                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         8499                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         8499                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         8499                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.222721                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.222721                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.176290                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.176290                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.183673                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.183673                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.371429                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.371429                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.206730                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.206730                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.206730                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.206730                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 78282.029009                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 78282.029009                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 142615.653101                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 142615.653101                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        49818                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        49818                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  6496.615385                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  6496.615385                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 97175.682982                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 97175.682982                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 97175.682982                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 97175.682982                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         1948                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              94                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.723404                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          179                       # number of writebacks
system.cpu15.dcache.writebacks::total             179                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          867                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          392                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          392                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            5                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1259                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1259                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1259                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1259                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          374                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          124                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            4                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           13                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          498                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          498                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          498                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          498                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     27794718                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     27794718                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     18621293                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     18621293                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        94392                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        94392                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        73278                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        73278                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       224802                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       224802                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     46416011                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     46416011                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     46416011                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     46416011                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.067121                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.067121                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.042364                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.042364                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.081633                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.081633                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.371429                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.371429                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.058595                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.058595                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.058595                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.058595                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 74317.427807                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 74317.427807                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 150171.717742                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 150171.717742                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data        23598                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total        23598                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  5636.769231                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  5636.769231                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 93204.841365                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 93204.841365                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 93204.841365                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 93204.841365                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             100                       # number of replacements
system.cpu15.icache.tags.tagsinuse          47.975612                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              6909                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             501                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           13.790419                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    47.975612                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.093702                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.093702                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           15461                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          15461                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         6909                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          6909                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         6909                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           6909                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         6909                       # number of overall hits
system.cpu15.icache.overall_hits::total          6909                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          571                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          571                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          571                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          571                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          571                       # number of overall misses
system.cpu15.icache.overall_misses::total          571                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     31365468                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     31365468                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     31365468                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     31365468                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     31365468                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     31365468                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         7480                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         7480                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         7480                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         7480                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         7480                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         7480                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.076337                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.076337                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.076337                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.076337                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.076337                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.076337                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 54930.767075                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 54930.767075                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 54930.767075                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 54930.767075                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 54930.767075                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 54930.767075                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          100                       # number of writebacks
system.cpu15.icache.writebacks::total             100                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           70                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           70                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           70                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          501                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          501                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          501                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          501                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          501                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     22819266                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     22819266                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     22819266                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     22819266                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     22819266                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     22819266                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.066979                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.066979                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.066979                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.066979                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.066979                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.066979                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 45547.437126                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 45547.437126                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 45547.437126                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 45547.437126                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 45547.437126                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 45547.437126                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1474                       # number of replacements
system.l2.tags.tagsinuse                  4059.175764                       # Cycle average of tags in use
system.l2.tags.total_refs                       38543                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9022                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.272113                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2205.466732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1217.151979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      486.917918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       58.191711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        5.944898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        6.096550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.487894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.927920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.420398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.350568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.431769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.166545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.688726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.119770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.525906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        3.289864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.223442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        4.974058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.537878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.408013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.386158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        2.189449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.122151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        3.981482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.016931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.800421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.567037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.295242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.778600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        4.190852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.687433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        2.112447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.725022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.134611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.247752                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          751                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1806                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.460693                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1882386                       # Number of tag accesses
system.l2.tags.data_accesses                  1882386                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11380                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6764                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6764                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  103                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 16                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1066                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1849                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           623                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          1059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           566                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15974                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7792                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5915                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                5515                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 813                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 351                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 623                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 265                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 935                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 300                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 429                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 218                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 461                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 176                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 408                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 226                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1059                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 366                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 539                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 255                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 458                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 197                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 935                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 330                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1008                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 353                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 862                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 310                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 202                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 566                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 336                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 455                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 241                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25615                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5915                       # number of overall hits
system.l2.overall_hits::cpu00.data               5515                       # number of overall hits
system.l2.overall_hits::cpu01.inst                813                       # number of overall hits
system.l2.overall_hits::cpu01.data                351                       # number of overall hits
system.l2.overall_hits::cpu02.inst                623                       # number of overall hits
system.l2.overall_hits::cpu02.data                265                       # number of overall hits
system.l2.overall_hits::cpu03.inst                935                       # number of overall hits
system.l2.overall_hits::cpu03.data                300                       # number of overall hits
system.l2.overall_hits::cpu04.inst                429                       # number of overall hits
system.l2.overall_hits::cpu04.data                218                       # number of overall hits
system.l2.overall_hits::cpu05.inst                461                       # number of overall hits
system.l2.overall_hits::cpu05.data                176                       # number of overall hits
system.l2.overall_hits::cpu06.inst                408                       # number of overall hits
system.l2.overall_hits::cpu06.data                226                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1059                       # number of overall hits
system.l2.overall_hits::cpu07.data                366                       # number of overall hits
system.l2.overall_hits::cpu08.inst                539                       # number of overall hits
system.l2.overall_hits::cpu08.data                255                       # number of overall hits
system.l2.overall_hits::cpu09.inst                458                       # number of overall hits
system.l2.overall_hits::cpu09.data                197                       # number of overall hits
system.l2.overall_hits::cpu10.inst                935                       # number of overall hits
system.l2.overall_hits::cpu10.data                330                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1008                       # number of overall hits
system.l2.overall_hits::cpu11.data                353                       # number of overall hits
system.l2.overall_hits::cpu12.inst                862                       # number of overall hits
system.l2.overall_hits::cpu12.data                310                       # number of overall hits
system.l2.overall_hits::cpu13.inst                508                       # number of overall hits
system.l2.overall_hits::cpu13.data                202                       # number of overall hits
system.l2.overall_hits::cpu14.inst                566                       # number of overall hits
system.l2.overall_hits::cpu14.data                336                       # number of overall hits
system.l2.overall_hits::cpu15.inst                455                       # number of overall hits
system.l2.overall_hits::cpu15.data                241                       # number of overall hits
system.l2.overall_hits::total                   25615                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           162                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data           128                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                569                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               56                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5859                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst          108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           70                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst          104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst          104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3216                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           45                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1483                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1969                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5925                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               253                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               114                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                46                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                46                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                78                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10558                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1969                       # number of overall misses
system.l2.overall_misses::cpu00.data             5925                       # number of overall misses
system.l2.overall_misses::cpu01.inst              253                       # number of overall misses
system.l2.overall_misses::cpu01.data              110                       # number of overall misses
system.l2.overall_misses::cpu02.inst              114                       # number of overall misses
system.l2.overall_misses::cpu02.data               94                       # number of overall misses
system.l2.overall_misses::cpu03.inst               71                       # number of overall misses
system.l2.overall_misses::cpu03.data              103                       # number of overall misses
system.l2.overall_misses::cpu04.inst               41                       # number of overall misses
system.l2.overall_misses::cpu04.data               89                       # number of overall misses
system.l2.overall_misses::cpu05.inst               55                       # number of overall misses
system.l2.overall_misses::cpu05.data               86                       # number of overall misses
system.l2.overall_misses::cpu06.inst               30                       # number of overall misses
system.l2.overall_misses::cpu06.data               90                       # number of overall misses
system.l2.overall_misses::cpu07.inst               78                       # number of overall misses
system.l2.overall_misses::cpu07.data              108                       # number of overall misses
system.l2.overall_misses::cpu08.inst              108                       # number of overall misses
system.l2.overall_misses::cpu08.data               93                       # number of overall misses
system.l2.overall_misses::cpu09.inst               60                       # number of overall misses
system.l2.overall_misses::cpu09.data               81                       # number of overall misses
system.l2.overall_misses::cpu10.inst               70                       # number of overall misses
system.l2.overall_misses::cpu10.data               95                       # number of overall misses
system.l2.overall_misses::cpu11.inst              104                       # number of overall misses
system.l2.overall_misses::cpu11.data               96                       # number of overall misses
system.l2.overall_misses::cpu12.inst               67                       # number of overall misses
system.l2.overall_misses::cpu12.data              100                       # number of overall misses
system.l2.overall_misses::cpu13.inst               46                       # number of overall misses
system.l2.overall_misses::cpu13.data               87                       # number of overall misses
system.l2.overall_misses::cpu14.inst              104                       # number of overall misses
system.l2.overall_misses::cpu14.data              107                       # number of overall misses
system.l2.overall_misses::cpu15.inst               46                       # number of overall misses
system.l2.overall_misses::cpu15.data               78                       # number of overall misses
system.l2.overall_misses::total                 10558                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       199962                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        78246                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        16146                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        32292                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        45954                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        14904                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        16146                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        14904                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        16146                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       434700                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        16146                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        16146                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        13662                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        13662                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        16146                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        75762                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1104053544                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11332043                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10691136                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11345670                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      9380826                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      8958549                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      9149814                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11591753                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11355606                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      8964756                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10944504                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11129562                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     10920906                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      8958546                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11336874                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10029217                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1260143306                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    424655946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     52083270                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     22044258                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     12977658                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      7102998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      9219181                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      4201686                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     13981194                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     20878020                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     10730880                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     12752856                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     20879262                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     11981089                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      8240670                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     20289312                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      8496522                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    660514802                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    178429446                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     12098322                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      8777214                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     10121058                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      9559674                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      9080262                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      9786960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     10804158                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      7959978                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7791066                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8068032                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      8865396                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      9673938                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      8993322                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     11473596                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      6724188                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    318206610                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    424655946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1282482990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     52083270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     23430365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     22044258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     19468350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     12977658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     21466728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      7102998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     18940500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      9219181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     18038811                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      4201686                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     18936774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     13981194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     22395911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     20878020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19315584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     10730880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     16755822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     12752856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19012536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     20879262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     19994958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     11981089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     20594844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      8240670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     17951868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     20289312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     22810470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      8496522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     16753405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2238864718                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    424655946                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1282482990                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     52083270                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     23430365                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     22044258                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     19468350                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     12977658                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     21466728                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      7102998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     18940500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      9219181                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     18038811                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      4201686                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     18936774                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     13981194                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     22395911                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     20878020                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19315584                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     10730880                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     16755822                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     12752856                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19012536                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     20879262                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     19994958                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     11981089                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     20594844                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      8240670                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     17951868                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     20289312                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     22810470                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      8496522                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     16753405                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2238864718                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6764                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6764                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          170                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              672                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1066                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         1006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1005                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          670                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          501                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7884                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           11440                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1066                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             737                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             359                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1006                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             470                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             307                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             516                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             262                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             438                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             316                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1137                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             474                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             647                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             348                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             518                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             278                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1005                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             425                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1112                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             929                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             410                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             554                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             289                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             670                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             443                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             501                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             319                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36173                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7884                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          11440                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1066                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            737                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            359                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1006                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            470                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            307                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            516                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            262                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            438                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            316                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1137                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            474                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            647                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            348                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            518                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            278                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1005                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            425                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1112                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            929                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            410                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            554                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            289                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            670                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            443                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            501                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            319                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36173                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.361111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.952941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.967532                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.860465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.772727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.363636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.375000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.846726                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.827173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.432000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.536082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.477876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.505747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.457447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.517647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.517857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.544554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.473118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.518519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.457627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.477876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.494505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.486239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.760119                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.249746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.237336                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.154681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.070577                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.087234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.106589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.068493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.068602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.166924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.115830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.069652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.093525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.072121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.083032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.155224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.091816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.167587                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.156108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.166667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.160305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.168966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.204545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.255952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.199134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.138122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.153846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.200000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.123028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.126888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.154882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.212121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.161677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.137778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.159892                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.249746                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.517920                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.237336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.238612                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.154681                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.261838                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.070577                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.255583                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.087234                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.289902                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.106589                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.328244                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.068493                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.284810                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.068602                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.227848                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.166924                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.267241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.115830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.291367                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.069652                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.223529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.093525                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.213808                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.072121                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.243902                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.083032                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.301038                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.155224                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.241535                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.091816                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.244514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.291875                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.249746                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.517920                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.237336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.238612                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.154681                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.261838                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.070577                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.255583                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.087234                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.289902                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.106589                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.328244                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.068493                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.284810                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.068602                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.227848                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.166924                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.267241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.115830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.291367                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.069652                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.223529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.093525                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.213808                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.072121                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.243902                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.083032                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.301038                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.155224                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.241535                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.091816                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.244514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.291875                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 15381.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data          483                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   108.362416                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data         1794                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data         1242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   876.705882                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   126.140625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data         4968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        16146                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   763.971880                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data         8073                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data         1794                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data         1518                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data        13662                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data        16146                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1352.892857                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216396.225794                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 209852.648148                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 205598.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       210105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 213200.590909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 208338.348837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 207950.318182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 199857.810345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 206465.563636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 203744.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 195437.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data       206103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       202239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 199078.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 213903.283019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 213387.595745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 215078.222564                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215670.871508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 205862.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 193370.684211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 182783.915493                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 173243.853659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 167621.472727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 140056.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 179246.076923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst       193315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst       178848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 182183.657143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 200762.134615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 178822.223881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst       179145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 195089.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst       184707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 205383.955846                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216803.701094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 216041.464286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 208981.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 206552.204082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 212437.200000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 211168.883721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data       212760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 216083.160000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 209473.105263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 210569.351351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 206872.615385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 211080.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data       210303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 214126.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data       212474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 216909.290323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 214569.527984                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215670.871508                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216452.825316                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 205862.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 213003.318182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 193370.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 207110.106383                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 182783.915493                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 208414.834951                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 173243.853659                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 212814.606742                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 167621.472727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 209753.616279                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 140056.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 210408.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 179246.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 207369.546296                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst       193315                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 207694.451613                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst       178848                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data       206862                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 182183.657143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 200131.957895                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 200762.134615                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 208280.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 178822.223881                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 205948.440000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       179145                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 206343.310345                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 195089.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 213181.962617                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst       184707                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 214787.243590                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212053.866073                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215670.871508                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216452.825316                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 205862.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 213003.318182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 193370.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 207110.106383                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 182783.915493                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 208414.834951                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 173243.853659                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 212814.606742                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 167621.472727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 209753.616279                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 140056.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 210408.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 179246.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 207369.546296                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst       193315                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 207694.451613                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst       178848                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data       206862                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 182183.657143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 200131.957895                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 200762.134615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 208280.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 178822.223881                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 205948.440000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       179145                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 206343.310345                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 195089.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 213181.962617                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst       184707                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 214787.243590                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212053.866073                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                170                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5423                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        13                       # number of cycles access was blocked
system.l2.blocked::no_targets                      44                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.076923                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   123.250000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1085                       # number of writebacks
system.l2.writebacks::total                      1085                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           811                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           57                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 868                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                868                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          162                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data          128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           569                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           56                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5859                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1924                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2405                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           49                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1426                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9690                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9690                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       156166                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      2147722                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      1983198                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data       431684                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data       235756                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        11992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        38464                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       486004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       220490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data      1692012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        51580                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        37446                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        13276                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7505790                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        26328                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       119572                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        39704                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data       115554                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        13612                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       141576                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        11010                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        27256                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        52756                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       153852                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        13128                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        12944                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       727292                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1088610669                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11168795                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10531701                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11180366                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      9247799                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      8829590                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      9022518                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11416585                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11188827                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8831010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10778158                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10965642                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10758632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      8825578                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11174348                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      9881087                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1242411305                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    410720990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     40763997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      8766400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      3413198                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       856540                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       640058                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       213084                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      7043652                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst     10256482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1279048                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      4919994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      8559296                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      2137845                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       639560                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      8781748                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      4485039                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    513476931                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    175414526                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     11328238                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      7902508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      9410574                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      9191709                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      8132611                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      9210322                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data     10456331                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7269696                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6856770                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7054607                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      8329686                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      8965344                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      8158461                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     10693290                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      6627087                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    305001760                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    410720990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1264025195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     40763997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     22497033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      8766400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     18434209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      3413198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     20590940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       856540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     18439508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       640058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     16962201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       213084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     18232840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      7043652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     21872916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst     10256482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18458523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1279048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     15687780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      4919994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     17832765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      8559296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     19295328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      2137845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     19723976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       639560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     16984039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      8781748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     21867638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      4485039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     16508174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2060889996                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    410720990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1264025195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     40763997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     22497033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      8766400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     18434209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      3413198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     20590940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       856540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     18439508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       640058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     16962201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       213084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     18232840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      7043652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     21872916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst     10256482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18458523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1279048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     15687780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      4919994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     17832765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      8559296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     19295328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      2137845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     19723976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       639560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     16984039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      8781748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     21867638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      4485039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     16508174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2060889996                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.361111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.952941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.967532                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.860465                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.772727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.363636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.375000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.846726                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.827173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.432000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.536082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.477876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.505747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.457447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.517647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.517857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.544554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.473118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.518519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.457627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.477876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.494505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.486239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.760119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.244039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.179174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.055631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.015905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.008511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.005814                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.002283                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.029024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.074189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.011583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.022886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.035971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.010764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.005415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.061194                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.041916                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.125326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.155539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.157738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.141221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.151724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.195455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.226190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.186147                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.135359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.137652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.172973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.104101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.117825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.141414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.191919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.149701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.137778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.153747                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.244039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.517657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.179174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.232104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.055631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.247911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.015905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.243176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.008511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.283388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.005814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.309160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.002283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.275316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.029024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.225738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.074189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.255747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.011583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.273381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.022886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.209412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.035971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.207127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.010764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.234146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.005415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.287197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.061194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.232506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.041916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.244514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.244039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.517657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.179174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.232104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.055631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.247911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.015905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.243176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.008511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.283388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.005814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.309160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.002283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.275316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.029024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.225738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.074189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.255747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.011583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.273381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.022886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.209412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.035971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.207127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.010764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.234146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.005415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.287197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.061194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.232506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.041916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.244514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267879                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 12012.769231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13257.543210                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 13310.053691                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 13081.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 13097.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        11992                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 12821.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 13135.243243                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        12970                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 13218.843750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        12895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        12482                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        13276                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13191.195079                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13164                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 13285.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 13234.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 12839.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        13612                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 12870.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        11010                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        13628                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        13189                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        12821                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        13128                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        12944                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12987.357143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213369.398079                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 206829.537037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 202532.711538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 207043.814815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 210177.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 205339.302326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 205057.227273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 196837.672414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 203433.218182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 200704.772727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 192467.107143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 203067.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 199233.925926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 196123.955556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 210836.754717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 210235.893617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 212051.767366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213472.448025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213424.068063                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213814.634146                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 213324.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       214135                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 213352.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst       213084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       213444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 213676.708333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 213174.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 213912.782609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 213982.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 213784.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 213186.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 214188.975610                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 213573.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213503.921414                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213920.153659                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213740.339623                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213581.297297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213876.681818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213760.674419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214016.078947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214193.534884                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213394.510204                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213814.588235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214274.062500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213775.969697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213581.692308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213460.571429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214696.342105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 213865.800000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data       213777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213886.227209                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213472.448025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213445.659406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213424.068063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 210252.644860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213814.634146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 207125.943820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 213324.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 210111.632653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       214135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 211948.367816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 213352.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 209409.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst       213084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 209572.873563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       213444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 204419.775701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 213676.708333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 207399.134831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 213174.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 206418.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 213912.782609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 200368.146067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 213982.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 207476.645161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 213784.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 205458.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 213186.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 204626.975904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 214188.975610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 212307.165049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 213573.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 211643.256410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 212682.146130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213472.448025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213445.659406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213424.068063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 210252.644860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213814.634146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 207125.943820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 213324.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 210111.632653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       214135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 211948.367816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 213352.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 209409.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst       213084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 209572.873563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       213444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 204419.775701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 213676.708333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 207399.134831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 213174.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 206418.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 213912.782609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 200368.146067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 213982.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 207476.645161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 213784.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 205458.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 213186.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 204626.975904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 214188.975610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 212307.165049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 213573.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 211643.256410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 212682.146130                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3831                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1085                       # Transaction distribution
system.membus.trans_dist::CleanEvict              239                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1327                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            399                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5834                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5802                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3831                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       685952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  685952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1076                       # Total snoops (count)
system.membus.snoop_fanout::samples             14437                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14437    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14437                       # Request fanout histogram
system.membus.reqLayer0.occupancy            23646795                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48165000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        73315                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25844                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        24320                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            157                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          143                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             33421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12032                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6939                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           415                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1788                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19190                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14231                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        34550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         2681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         2183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                110175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       976384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1270464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       104576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        45696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        64832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        35776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        98368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        40192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        35200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        29056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        40064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        24448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        31680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        30912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       114112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        45376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        54144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        35008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        40256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        27136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        97856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        41728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       112576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        44544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        88384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        40768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        43328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        26752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        57984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        45504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        31872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3813440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7853                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44815                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.312864                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.909650                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24565     54.81%     54.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6663     14.87%     69.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2175      4.85%     74.54% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1390      3.10%     77.64% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1148      2.56%     80.20% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1081      2.41%     82.61% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    978      2.18%     84.79% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    877      1.96%     86.75% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    858      1.91%     88.66% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    850      1.90%     90.56% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   829      1.85%     92.41% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   717      1.60%     94.01% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   773      1.72%     95.74% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   722      1.61%     97.35% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   726      1.62%     98.97% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   461      1.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44815                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          149307495                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29728039                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43997234                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4073440                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4430128                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2853789                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2441685                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3823075                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4028830                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1804082                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1742986                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1995678                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1758622                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1674533                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1722601                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4313517                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          4441054                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2510767                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          2126240                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1999299                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          1761100                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3818094                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3565714                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4256863                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4743830                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3542437                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          3739585                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          2140757                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          1757464                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2594947                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          2379266                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1915119                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          1873642                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
