# ğŸ–¥ï¸ Computer Organization & Architecture (COA)

![Weightage](https://img.shields.io/badge/Weightage-5â€“7%20marks-orange)
![Priority](https://img.shields.io/badge/Priority-High-orange)

---

## ğŸ“‹ Topic Checklist

### ğŸ”· Number Systems & Data Representation
- [ ] Binary, Octal, Hexadecimal conversions
- [ ] Signed representation: sign-magnitude, 1's complement, 2's complement
- [ ] Fixed-point representation
- [ ] IEEE 754 floating-point: single precision (32-bit), double precision (64-bit)
- [ ] Floating-point operations and rounding errors
- [ ] BCD (Binary Coded Decimal)
- [ ] Character codes: ASCII, Unicode

### ğŸ”· Boolean Algebra & Logic Gates
- [ ] Basic gates: AND, OR, NOT, NAND, NOR, XOR, XNOR
- [ ] Boolean laws and theorems
- [ ] De Morgan's theorems
- [ ] SOP (Sum of Products) and POS (Product of Sums)
- [ ] Karnaugh Maps (K-maps): 2, 3, 4 variable
- [ ] Quine-McCluskey method (tabular minimization)
- [ ] Universal gates: NAND and NOR

### ğŸ”· Combinational Circuits
- [ ] Adders: half adder, full adder, ripple carry adder, carry lookahead adder
- [ ] Subtractors: using 2's complement
- [ ] Multiplexers (MUX) and Demultiplexers (DEMUX)
- [ ] Encoders and Decoders
- [ ] Comparators

### ğŸ”· Sequential Circuits
- [ ] Latches: SR latch (NOR, NAND)
- [ ] Flip-flops: SR, D, JK, T
- [ ] Flip-flop conversions
- [ ] Registers: shift registers (SISO, SIPO, PISO, PIPO)
- [ ] Counters: synchronous, asynchronous (ripple), modulo-N counters
- [ ] Finite state machines: Moore vs Mealy

### ğŸ”· Processor Organization
- [ ] Von Neumann architecture
- [ ] Instruction cycle: fetch, decode, execute
- [ ] Registers: PC, MAR, MDR, IR, ACC, SP
- [ ] ALU operations
- [ ] Data path and control path
- [ ] Control unit design: hardwired vs microprogrammed

### ğŸ”· Instruction Set Architecture (ISA)
- [ ] Instruction formats: zero, one, two, three address
- [ ] Addressing modes:
  - [ ] Immediate, Direct, Indirect
  - [ ] Register, Register Indirect
  - [ ] Displacement (base register, PC-relative, indexed)
- [ ] RISC vs CISC comparison
- [ ] Little-endian vs big-endian

### ğŸ”· Memory Hierarchy
- [ ] Registers â†’ Cache â†’ RAM â†’ Disk
- [ ] Cache memory â€” direct mapping, set-associative, fully-associative
- [ ] Cache replacement policies: LRU, FIFO, LFU, Random
- [ ] Write policies: write-through, write-back
- [ ] Cache miss types: cold miss, conflict miss, capacity miss
- [ ] Effective memory access time (cache + main memory)
- [ ] Virtual memory â€” page table, TLB (see OS subject)
- [ ] Main memory â€” DRAM, SRAM

### ğŸ”· Pipelining
- [ ] Instruction pipeline stages: IF, ID, EX, MEM, WB
- [ ] Pipeline throughput and speedup
- [ ] Pipeline hazards:
  - [ ] Structural hazards â€” resource conflicts
  - [ ] Data hazards â€” RAW, WAW, WAR dependencies
  - [ ] Control hazards â€” branch prediction
- [ ] Hazard resolution: stalling (bubbles), forwarding, branch prediction
- [ ] Pipeline performance with stalls

### ğŸ”· I/O Organization
- [ ] I/O interfacing â€” programmed I/O, interrupt-driven I/O, DMA
- [ ] Interrupts â€” vectored, non-vectored, priority
- [ ] DMA (Direct Memory Access)
- [ ] I/O buses and protocols

---

## âš¡ Key Formulas

### Performance Equations
```
CPU Time = Instruction Count Ã— CPI Ã— Clock Cycle Time
         = (IC Ã— CPI) / Clock Rate

MIPS = Clock Rate / (CPI Ã— 10â¶)

Speedup = Performance_new / Performance_old
        = Execution_time_old / Execution_time_new

Amdahl's Law: Speedup = 1 / [(1-f) + f/S]
  Where f = fraction of task that can be parallelized
        S = speedup of that fraction
```

### Cache Performance
```
AMAT = Hit time + Miss rate Ã— Miss penalty
     = h Ã— T_cache + (1-h) Ã— T_main

Where h = cache hit rate, T_cache = cache access time, T_main = main memory time

For multi-level cache:
AMAT = L1 hit time + L1 miss rate Ã— (L2 hit time + L2 miss rate Ã— L2 miss penalty)
```

### Pipeline Speedup
```
Ideal speedup = Number of stages (k)

With stalls:
CPI_pipeline = 1 + stalls per instruction

Pipeline speedup = (CPI_non-pipelined) / (CPI_pipelined)
                 â‰ˆ k / (1 + stall_rate Ã— stall_cycles)
```

### IEEE 754 (Single Precision)
```
32 bits: 1 sign | 8 exponent | 23 mantissa
Biased exponent: actual + 127
Value = (-1)^sign Ã— 1.mantissa Ã— 2^(exponent - 127)
```

---

## âŒ Common Mistakes

| Mistake | Correct Understanding |
|---|---|
| 2's complement range | For n bits: âˆ’2^(n-1) to 2^(n-1)âˆ’1 |
| Direct mapped = 1-way | Direct mapped = 1-way set associative |
| Pipeline speedup always = k | Only ideal; stalls reduce it |
| WAR is a true dependency | RAW is true dependency; WAR/WAW are false (anti/output) |
| Write-through = always better | Write-back is faster but needs dirty bit tracking |
| Cache miss = always bad | Cold misses are unavoidable; focus on reducing conflict misses |

---

## ğŸ“Š PYQ Frequency Analysis (2015â€“2024)

| Topic | Frequency | Marks Range |
|---|:---:|:---:|
| Cache memory calculations | Very High (every year) | 1â€“3 |
| Pipeline performance | Very High | 1â€“2 |
| Addressing modes | High | 1 |
| IEEE 754 floating point | High | 1â€“2 |
| Number representations | Medium | 1 |
| I/O and DMA | Low | 1 |

---

## ğŸ¯ Confidence Tracker

| Topic | Confidence | Last Revised |
|---|:---:|---|
| Number Systems | â˜ Low / â˜ Med / â˜ High | |
| Cache Memory | â˜ Low / â˜ Med / â˜ High | |
| Pipelining | â˜ Low / â˜ Med / â˜ High | |
| Addressing Modes | â˜ Low / â˜ Med / â˜ High | |
| ISA / Performance | â˜ Low / â˜ Med / â˜ High | |
