// Seed: 4281129207
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3(
      .id_0(1'd0), .id_1(1'd0), .id_2(1'b0), .id_3(1), .id_4(1)
  );
  assign id_2 = 1;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_4;
  id_5 :
  assert property (@(posedge id_3) id_2)
  else $display;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_2 = 1'b0;
  assign id_4 = (id_5) - "";
  assign id_4 = id_5;
  wor   id_6;
  wire  id_7;
  uwire id_8 = id_6;
  always @(posedge id_5 or posedge id_8) begin : LABEL_0
    id_3 = 1'h0;
  end
endmodule
