Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 11:19:58 2025
| Host         : ayvictus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file am2940_top_timing_summary_routed.rpt -pb am2940_top_timing_summary_routed.pb -rpx am2940_top_timing_summary_routed.rpx -warn_on_violation
| Design       : am2940_top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            ACO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.534ns  (logic 5.447ns (51.708%)  route 5.087ns (48.292%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  I_IBUF[0]_inst/O
                         net (fo=23, routed)          2.147     3.593    addr_path_inst/addr_counter_inst/I_IBUF[0]
    SLICE_X42Y20         LUT3 (Prop_lut3_I1_O)        0.146     3.739 r  addr_path_inst/addr_counter_inst/ACO_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.814     4.553    addr_path_inst/addr_counter_inst/ACO_OBUF_inst_i_3_n_0
    SLICE_X42Y21         LUT5 (Prop_lut5_I2_O)        0.328     4.881 r  addr_path_inst/addr_counter_inst/ACO_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.127     7.008    ACO_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526    10.534 r  ACO_OBUF_inst/O
                         net (fo=0)                   0.000    10.534    ACO
    W19                                                               r  ACO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WCI
                            (input port)
  Destination:            DONE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.200ns  (logic 5.568ns (54.593%)  route 4.631ns (45.407%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  WCI (IN)
                         net (fo=0)                   0.000     0.000    WCI
    T10                  IBUF (Prop_ibuf_I_O)         1.557     1.557 r  WCI_IBUF_inst/O
                         net (fo=3, routed)           2.166     3.723    word_path_inst/word_counter_inst/WCI_IBUF
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.153     3.876 r  word_path_inst/word_counter_inst/DONE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.425     4.301    word_path_inst/word_counter_inst/DONE_OBUF_inst_i_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I0_O)        0.327     4.628 r  word_path_inst/word_counter_inst/DONE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.040     6.669    DONE_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.531    10.200 r  DONE_OBUF_inst/O
                         net (fo=0)                   0.000    10.200    DONE
    W16                                                               r  DONE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            WCO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.147ns  (logic 5.469ns (53.898%)  route 4.678ns (46.102%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  I_IBUF[0]_inst/O
                         net (fo=23, routed)          2.079     3.525    ctrl_register_inst/I_IBUF[0]
    SLICE_X41Y20         LUT4 (Prop_lut4_I1_O)        0.150     3.675 r  ctrl_register_inst/WCO_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.688     4.363    word_path_inst/word_counter_inst/incw
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.326     4.689 r  word_path_inst/word_counter_inst/WCO_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.912     6.601    WCO_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.546    10.147 r  WCO_OBUF_inst/O
                         net (fo=0)                   0.000    10.147    WCO
    Y19                                                               r  WCO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            D_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.970ns  (logic 5.090ns (51.060%)  route 4.879ns (48.940%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  I_IBUF[0]_inst/O
                         net (fo=23, routed)          2.452     3.899    word_path_inst/word_counter_inst/I_IBUF[0]
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124     4.023 r  word_path_inst/word_counter_inst/D_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.427     6.450    D_OUT_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         3.520     9.970 r  D_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.970    D_OUT[0]
    T19                                                               r  D_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[2]
                            (input port)
  Destination:            D_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.435ns  (logic 5.149ns (54.576%)  route 4.286ns (45.424%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  I[2] (IN)
                         net (fo=0)                   0.000     0.000    I[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  I_IBUF[2]_inst/O
                         net (fo=22, routed)          1.938     3.389    word_path_inst/word_counter_inst/I_IBUF[2]
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124     3.513 r  word_path_inst/word_counter_inst/D_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.348     5.861    D_OUT_OBUF[1]
    U13                  OBUF (Prop_obuf_I_O)         3.574     9.435 r  D_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.435    D_OUT[1]
    U13                                                               r  D_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            D_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.077ns  (logic 5.118ns (56.377%)  route 3.960ns (43.623%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  I_IBUF[0]_inst/O
                         net (fo=23, routed)          2.147     3.593    addr_path_inst/addr_counter_inst/I_IBUF[0]
    SLICE_X42Y20         LUT5 (Prop_lut5_I2_O)        0.124     3.717 r  addr_path_inst/addr_counter_inst/D_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.813     5.531    D_OUT_OBUF[3]
    W20                  OBUF (Prop_obuf_I_O)         3.547     9.077 r  D_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.077    D_OUT[3]
    W20                                                               r  D_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            D_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.956ns  (logic 5.116ns (57.115%)  route 3.841ns (42.885%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  I_IBUF[0]_inst/O
                         net (fo=23, routed)          1.986     3.433    word_path_inst/word_counter_inst/I_IBUF[0]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.557 r  word_path_inst/word_counter_inst/D_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.855     5.412    D_OUT_OBUF[2]
    V20                  OBUF (Prop_obuf_I_O)         3.545     8.956 r  D_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.956    D_OUT[2]
    V20                                                               r  D_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            OEDATA_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.740ns  (logic 5.130ns (58.703%)  route 3.609ns (41.297%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  I_IBUF[1]_inst/O
                         net (fo=23, routed)          1.549     3.028    I_IBUF[1]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.152 r  OEDATA_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.060     5.212    OEDATA_LED_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.528     8.740 r  OEDATA_LED_OBUF_inst/O
                         net (fo=0)                   0.000     8.740    OEDATA_LED
    W18                                                               r  OEDATA_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nOEA
                            (input port)
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 5.106ns (64.440%)  route 2.818ns (35.560%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  nOEA (IN)
                         net (fo=0)                   0.000     0.000    nOEA
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  nOEA_IBUF_inst/O
                         net (fo=4, routed)           2.818     4.359    A_TRI[0]
    P20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.564     7.924 r  A_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     7.924    A[1]
    P20                                                               r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nOEA
                            (input port)
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.911ns  (logic 5.094ns (64.396%)  route 2.817ns (35.604%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  nOEA (IN)
                         net (fo=0)                   0.000     0.000    nOEA
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  nOEA_IBUF_inst/O
                         net (fo=4, routed)           2.817     4.358    A_TRI[0]
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     7.911 r  A_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     7.911    A[3]
    T20                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_path_inst/addr_reg_inst/do_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addr_path_inst/addr_counter_inst/count_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  addr_path_inst/addr_reg_inst/do_reg[1]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addr_path_inst/addr_reg_inst/do_reg[1]/Q
                         net (fo=1, routed)           0.054     0.195    addr_path_inst/addr_reg_inst/address_reg_out[1]
    SLICE_X42Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.240 r  addr_path_inst/addr_reg_inst/count_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.240    addr_path_inst/addr_counter_inst/D[0]
    SLICE_X42Y22         FDCE                                         r  addr_path_inst/addr_counter_inst/count_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_path_inst/addr_reg_inst/do_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addr_path_inst/addr_counter_inst/count_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  addr_path_inst/addr_reg_inst/do_reg[2]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addr_path_inst/addr_reg_inst/do_reg[2]/Q
                         net (fo=1, routed)           0.056     0.197    addr_path_inst/addr_counter_inst/Q[1]
    SLICE_X42Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.242 r  addr_path_inst/addr_counter_inst/count_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.242    addr_path_inst/addr_counter_inst/p_0_in[2]
    SLICE_X42Y22         FDCE                                         r  addr_path_inst/addr_counter_inst/count_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 word_path_inst/word_counter_inst/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.274%)  route 0.095ns (33.726%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE                         0.000     0.000 r  word_path_inst/word_counter_inst/count_out_reg[1]/C
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  word_path_inst/word_counter_inst/count_out_reg[1]/Q
                         net (fo=9, routed)           0.095     0.236    word_path_inst/word_counter_inst/Q[1]
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.281 r  word_path_inst/word_counter_inst/count_out[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.281    word_path_inst/word_counter_inst/p_0_in__0[3]
    SLICE_X40Y20         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 word_path_inst/word_counter_inst/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.190%)  route 0.157ns (45.810%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE                         0.000     0.000 r  word_path_inst/word_counter_inst/count_out_reg[1]/C
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  word_path_inst/word_counter_inst/count_out_reg[1]/Q
                         net (fo=9, routed)           0.157     0.298    word_path_inst/word_reg_inst/DONE_OBUF_inst_i_1[1]
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.343 r  word_path_inst/word_reg_inst/count_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.343    word_path_inst/word_counter_inst/D[0]
    SLICE_X41Y20         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 word_path_inst/word_reg_inst/do_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.137%)  route 0.164ns (46.863%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE                         0.000     0.000 r  word_path_inst/word_reg_inst/do_reg[0]/C
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  word_path_inst/word_reg_inst/do_reg[0]/Q
                         net (fo=2, routed)           0.164     0.305    word_path_inst/word_counter_inst/count_out_reg[2]_1[0]
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.350 r  word_path_inst/word_counter_inst/count_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.350    word_path_inst/word_counter_inst/p_0_in__0[0]
    SLICE_X40Y22         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_path_inst/addr_counter_inst/count_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_path_inst/addr_counter_inst/count_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  addr_path_inst/addr_counter_inst/count_out_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  addr_path_inst/addr_counter_inst/count_out_reg[0]/Q
                         net (fo=8, routed)           0.175     0.339    addr_path_inst/addr_counter_inst/count_out_reg[3]_0[0]
    SLICE_X42Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.384 r  addr_path_inst/addr_counter_inst/count_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    addr_path_inst/addr_counter_inst/p_0_in[0]
    SLICE_X42Y23         FDCE                                         r  addr_path_inst/addr_counter_inst/count_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_path_inst/addr_counter_inst/count_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_path_inst/addr_counter_inst/count_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.209ns (49.460%)  route 0.214ns (50.540%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE                         0.000     0.000 r  addr_path_inst/addr_counter_inst/count_out_reg[1]/C
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  addr_path_inst/addr_counter_inst/count_out_reg[1]/Q
                         net (fo=9, routed)           0.214     0.378    addr_path_inst/addr_counter_inst/count_out_reg[3]_0[1]
    SLICE_X42Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.423 r  addr_path_inst/addr_counter_inst/count_out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.423    addr_path_inst/addr_counter_inst/p_0_in[3]
    SLICE_X42Y22         FDCE                                         r  addr_path_inst/addr_counter_inst/count_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 word_path_inst/word_reg_inst/do_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.390%)  route 0.299ns (61.610%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE                         0.000     0.000 r  word_path_inst/word_reg_inst/do_reg[2]/C
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  word_path_inst/word_reg_inst/do_reg[2]/Q
                         net (fo=2, routed)           0.299     0.440    word_path_inst/word_counter_inst/count_out_reg[2]_1[2]
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.485 r  word_path_inst/word_counter_inst/count_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.485    word_path_inst/word_counter_inst/p_0_in__0[2]
    SLICE_X40Y20         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_register_inst/do_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.186ns (31.444%)  route 0.406ns (68.556%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  ctrl_register_inst/do_reg[1]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ctrl_register_inst/do_reg[1]/Q
                         net (fo=5, routed)           0.205     0.346    ctrl_register_inst/Q[1]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.391 r  ctrl_register_inst/count_out[3]_i_1__0/O
                         net (fo=4, routed)           0.200     0.592    word_path_inst/word_counter_inst/E[0]
    SLICE_X40Y20         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_register_inst/do_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            word_path_inst/word_counter_inst/count_out_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.186ns (31.444%)  route 0.406ns (68.556%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  ctrl_register_inst/do_reg[1]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ctrl_register_inst/do_reg[1]/Q
                         net (fo=5, routed)           0.205     0.346    ctrl_register_inst/Q[1]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.391 r  ctrl_register_inst/count_out[3]_i_1__0/O
                         net (fo=4, routed)           0.200     0.592    word_path_inst/word_counter_inst/E[0]
    SLICE_X40Y20         FDRE                                         r  word_path_inst/word_counter_inst/count_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------





