<SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-BoldItalic-0-1000-64; mso-bidi-font-family: Minion-BoldItalic-0-1000-64; mso-font-kerning: 0pt"><STRONG><EM>CacheErr, ERR, and ErrorEPC Registers: Memory/Cache Error Handling</EM></STRONG></SPAN> </P>
<P>If an error occurs, the CPU takes the special error trap. This vectors through a dedicated location in uncached space (if the cache contains bad data, it would be foolish to execute code from it). If a system uses ECC, the hardware will either correct the error or present enough information for the software to fix the data. </P>
<P></P>
<P>The fields in the CacheErr register are implementation dependent, and you&#8217;ll need to consult your CPU manual. You may be able to get sample cache error management routines from your CPU supplier<SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-20; mso-bidi-font-family: Minion-Regular-0-1000-20; mso-font-kerning: 0pt">.</SPAN>