// Seed: 1479594867
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output tri0 id_2,
    output tri1 id_3
);
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri id_4
);
  logic [7:0] id_6;
  assign id_6[1'h0] = id_3;
  id_7(
      .id_0(id_2), .id_1(1'd0)
  );
  tri0 id_8 = 1, id_9, id_10, id_11 = 1;
  wire id_12;
  wire id_13 = (1 == id_8) - 1'b0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.type_1 = 0;
endmodule
