--------------------------------------------------------------------------------
Release 11.1 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/mnt/cad/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise
/home/jikken17/FPGA_TOP/ISE/ISE.ise -intstyle ise -v 3 -s 1 -fastpaths -xml
fpga_top.twx fpga_top.ncd -o fpga_top.twr fpga_top.pcf

Design file:              fpga_top.ncd
Physical constraint file: fpga_top.pcf
Device,package,speed:     xc5vlx50,ff676,-1 (PRODUCTION 1.66 2009-08-24, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: A_CRG/DCM_ADV_INST/CLKIN
  Logical resource: A_CRG/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: A_CRG/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: A_CRG/DCM_ADV_INST/CLK0
  Logical resource: A_CRG/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: A_CRG/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: A_CRG/DCM_ADV_INST/CLKIN
  Logical resource: A_CRG/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: A_CRG/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF = PERIOD TIMEGRP "A_CRG_CLKFX_BUF" 
TS_sys_clk_pin * 0.75         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF = PERIOD TIMEGRP "A_CRG_CLKFX_BUF" TS_sys_clk_pin * 0.75
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_1 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_1" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_1 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_1" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKDV_BUF = PERIOD TIMEGRP "A_CRG_CLKDV_BUF" 
TS_sys_clk_pin / 2 HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKDV_BUF = PERIOD TIMEGRP "A_CRG_CLKDV_BUF" TS_sys_clk_pin / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_LCD/valid_i_lvl/SR
  Logical resource: A_LCD/valid_i_lvl/SR
  Location pin: SLICE_X38Y87.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: A_LCD/valid_i_lvl/SR
  Logical resource: A_LCD/valid_i_lvl/SR
  Location pin: SLICE_X38Y87.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE<1>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE_0/SR
  Location pin: SLICE_X47Y63.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_0" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_0" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKDV_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKDV_BUF_0" 
TS_sys_clk_pin / 2         HIGH 50%;

 5567 paths analyzed, 1004 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.459ns.
--------------------------------------------------------------------------------
Slack (setup path):     15.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.517 - 0.519)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.BQ      Tcko                  0.450   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<7>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5
    SLICE_X48Y34.B1      net (fanout=2)        0.903   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<5>
    SLICE_X48Y34.B       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X48Y34.A5      net (fanout=1)        0.244   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X48Y34.A       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65_SW0
    SLICE_X48Y36.B4      net (fanout=2)        0.543   N308
    SLICE_X48Y36.B       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65
    SLICE_X49Y37.C2      net (fanout=5)        0.780   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
    SLICE_X49Y37.C       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or00001
    SLICE_X50Y36.SR      net (fanout=2)        0.489   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000
    SLICE_X50Y36.CLK     Tsrck                 0.547   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<3>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.373ns logic, 2.959ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.517 - 0.519)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.BQ      Tcko                  0.450   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<7>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5
    SLICE_X48Y34.B1      net (fanout=2)        0.903   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<5>
    SLICE_X48Y34.B       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X48Y34.A5      net (fanout=1)        0.244   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X48Y34.A       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65_SW0
    SLICE_X48Y36.B4      net (fanout=2)        0.543   N308
    SLICE_X48Y36.B       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65
    SLICE_X49Y37.C2      net (fanout=5)        0.780   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
    SLICE_X49Y37.C       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or00001
    SLICE_X50Y36.SR      net (fanout=2)        0.489   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000
    SLICE_X50Y36.CLK     Tsrck                 0.547   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<3>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.373ns logic, 2.959ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.517 - 0.519)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.BQ      Tcko                  0.450   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<7>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5
    SLICE_X48Y34.B1      net (fanout=2)        0.903   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<5>
    SLICE_X48Y34.B       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X48Y34.A5      net (fanout=1)        0.244   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X48Y34.A       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65_SW0
    SLICE_X48Y36.B4      net (fanout=2)        0.543   N308
    SLICE_X48Y36.B       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65
    SLICE_X49Y37.C2      net (fanout=5)        0.780   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
    SLICE_X49Y37.C       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or00001
    SLICE_X50Y36.SR      net (fanout=2)        0.489   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000
    SLICE_X50Y36.CLK     Tsrck                 0.547   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<3>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.373ns logic, 2.959ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_A_CRG_CLKDV_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKDV_BUF_0" TS_sys_clk_pin / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_24 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (1.321 - 1.156)
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_24 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.AQ      Tcko                  0.414   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<27>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_24
    SLICE_X48Y39.DX      net (fanout=2)        0.444   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<24>
    SLICE_X48Y39.CLK     Tckdi       (-Th)     0.230   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<23>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_23
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.184ns logic, 0.444ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg (FF)
  Destination:          A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (1.240 - 1.178)
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg to A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y60.AQ      Tcko                  0.414   A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg
                                                       A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg
    SLICE_X49Y59.B6      net (fanout=18)       0.312   A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg
    SLICE_X49Y59.CLK     Tah         (-Th)     0.196   A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3
                                                       A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2-In1
                                                       A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.218ns logic, 0.312ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_13 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_13 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y39.BQ      Tcko                  0.414   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<15>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_13
    SLICE_X49Y39.AX      net (fanout=2)        0.285   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<13>
    SLICE_X49Y39.CLK     Tckdi       (-Th)     0.229   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<15>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_12
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.185ns logic, 0.285ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKDV_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKDV_BUF_0" TS_sys_clk_pin / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_LCD/valid_i_lvl/SR
  Logical resource: A_LCD/valid_i_lvl/SR
  Location pin: SLICE_X38Y87.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: A_LCD/valid_i_lvl/SR
  Logical resource: A_LCD/valid_i_lvl/SR
  Location pin: SLICE_X38Y87.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE<1>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE_0/SR
  Location pin: SLICE_X47Y63.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_2 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_2" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 128275 paths analyzed, 4731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.163ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      11.014ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (1.162 - 1.180)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BQ      Tcko                  0.471   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<3>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1
    SLICE_X34Y34.A2      net (fanout=132)      3.038   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<1>
    SLICE_X34Y34.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1435
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_145
    SLICE_X34Y40.A3      net (fanout=1)        0.921   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_145
    SLICE_X34Y40.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_91
    SLICE_X34Y53.A1      net (fanout=1)        1.457   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_91
    SLICE_X34Y53.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4
    SLICE_X26Y69.C2      net (fanout=4)        2.501   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4
    SLICE_X26Y69.C       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<0>1
    SLICE_X25Y72.B4      net (fanout=4)        0.680   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<0>
    SLICE_X25Y72.B       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N51
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_area111
    SLICE_X24Y72.D3      net (fanout=2)        0.472   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N51
    SLICE_X24Y72.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>260
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>260
    SLICE_X26Y72.B1      net (fanout=1)        0.883   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>260
    SLICE_X26Y72.CLK     Tas                   0.027   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red<0>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>500
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    -------------------------------------------------  ---------------------------
    Total                                     11.014ns (1.062ns logic, 9.952ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.740ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (1.162 - 1.180)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BQ      Tcko                  0.471   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<3>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1
    SLICE_X34Y34.A2      net (fanout=132)      3.038   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<1>
    SLICE_X34Y34.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1435
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_145
    SLICE_X34Y40.A3      net (fanout=1)        0.921   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_145
    SLICE_X34Y40.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_91
    SLICE_X34Y53.A1      net (fanout=1)        1.457   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_91
    SLICE_X34Y53.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4
    SLICE_X26Y69.C2      net (fanout=4)        2.501   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4
    SLICE_X26Y69.C       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<0>1
    SLICE_X24Y72.D2      net (fanout=4)        0.972   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<0>
    SLICE_X24Y72.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>260
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>260
    SLICE_X26Y72.B1      net (fanout=1)        0.883   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>260
    SLICE_X26Y72.CLK     Tas                   0.027   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red<0>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>500
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    -------------------------------------------------  ---------------------------
    Total                                     10.740ns (0.968ns logic, 9.772ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.722ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (1.162 - 1.180)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BQ      Tcko                  0.471   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<3>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1
    SLICE_X45Y39.A2      net (fanout=132)      3.295   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<1>
    SLICE_X45Y39.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1424
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_144
    SLICE_X44Y44.A3      net (fanout=1)        0.858   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_144
    SLICE_X44Y44.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_82
    SLICE_X34Y53.A6      net (fanout=1)        0.971   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_82
    SLICE_X34Y53.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4
    SLICE_X26Y69.C2      net (fanout=4)        2.501   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4
    SLICE_X26Y69.C       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<0>1
    SLICE_X25Y72.B4      net (fanout=4)        0.680   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<0>
    SLICE_X25Y72.B       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N51
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_area111
    SLICE_X24Y72.D3      net (fanout=2)        0.472   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N51
    SLICE_X24Y72.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>260
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>260
    SLICE_X26Y72.B1      net (fanout=1)        0.883   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>260
    SLICE_X26Y72.CLK     Tas                   0.027   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red<0>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>500
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    -------------------------------------------------  ---------------------------
    Total                                     10.722ns (1.062ns logic, 9.660ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_A_CRG_CLKFX_BUF_2 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_2" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.168 - 0.157)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5 to A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y79.BQ      Tcko                  0.433   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid
                                                       A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5
    SLICE_X11Y79.AX      net (fanout=10)       0.185   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid
    SLICE_X11Y79.CLK     Tckdi       (-Th)     0.229   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut<3>
                                                       A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.204ns logic, 0.185ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.279 - 1.193)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y59.DQ      Tcko                  0.433   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3
    SLICE_X12Y60.DX      net (fanout=1)        0.276   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3
    SLICE_X12Y60.CLK     Tckdi       (-Th)     0.230   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.203ns logic, 0.276ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.279 - 1.193)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y59.BQ      Tcko                  0.433   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1
    SLICE_X12Y60.BX      net (fanout=1)        0.292   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1
    SLICE_X12Y60.CLK     Tckdi       (-Th)     0.242   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.191ns logic, 0.292ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_2 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_2" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      8.332ns|      8.372ns|            0|            0|            0|       133842|
| TS_A_CRG_CLKFX_BUF            |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKFX_BUF_1          |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKDV_BUF            |     20.000ns|      1.054ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKFX_BUF_0          |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKDV_BUF_0          |     20.000ns|      4.459ns|          N/A|            0|            0|         5567|            0|
| TS_A_CRG_CLKFX_BUF_2          |     13.333ns|     11.163ns|          N/A|            0|            0|       128275|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.163|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 133842 paths, 0 nets, and 7513 connections

Design statistics:
   Minimum period:  11.163ns{1}   (Maximum frequency:  89.582MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 28 16:53:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 446 MB



