

================================================================
== Vitis HLS Report for 'Write_Loop_proc_Pipeline_Write_Loop'
================================================================
* Date:           Fri Nov 28 18:38:43 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Write_Loop  |      257|      257|         3|          1|          1|   256|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       31|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       25|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       25|      119|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+---+----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+--------------+---------+----+---+----+-----+
    |mux_83_8_1_1_U68  |mux_83_8_1_1  |        0|   0|  0|  43|    0|
    +------------------+--------------+---------+----+---+----+-----+
    |Total             |              |        0|   0|  0|  43|    0|
    +------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_212_p2         |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_206_p2        |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  31|          20|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    9|         18|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |j_fu_70                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |j_fu_70                           |  9|   0|    9|          0|
    |tmp_i_i_i_reg_331                 |  8|   0|    8|          0|
    |trunc_ln95_reg_326                |  3|   0|    3|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 25|   0|   25|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|m_axi_gmem2_AWVALID                   |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWREADY                   |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWADDR                    |  out|   64|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWID                      |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWLEN                     |  out|   32|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWSIZE                    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWBURST                   |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWLOCK                    |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWCACHE                   |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWPROT                    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWQOS                     |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWREGION                  |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWUSER                    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WVALID                    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WREADY                    |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WDATA                     |  out|    8|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WSTRB                     |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WLAST                     |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WID                       |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WUSER                     |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARVALID                   |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARREADY                   |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARADDR                    |  out|   64|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARID                      |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARLEN                     |  out|   32|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARSIZE                    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARBURST                   |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARLOCK                    |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARCACHE                   |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARPROT                    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARQOS                     |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARREGION                  |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARUSER                    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RVALID                    |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RREADY                    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RDATA                     |   in|    8|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RLAST                     |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RID                       |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RFIFONUM                  |   in|   11|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RUSER                     |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RRESP                     |   in|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BVALID                    |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BREADY                    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BRESP                     |   in|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BID                       |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BUSER                     |   in|    1|       m_axi|                                gmem2|       pointer|
|add_ln41                              |   in|   64|     ap_none|                             add_ln41|        scalar|
|image_diff_posterize_rowC_0_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_1_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_2_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_3_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_4_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_5_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_6_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_7_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_7|         array|
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+

