/* ########################################################################

   PICSimLab - Programmable IC Simulator Laboratory

   ########################################################################

   Copyright (c) : 2021-2024  Luis Claudio Gamb√¥a Lopes <lcgamboa@yahoo.com>

   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2, or (at your option)
   any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.

   For e-mail suggestions :  lcgamboa@yahoo.com
   ######################################################################## */

#include <stdint.h>

extern "C" {
#define Error char
#define qemu_mutex_lock_iothread() qemu_mutex_lock_iothread_impl(__FILE__, __LINE__)

typedef uint64_t hwaddr;
typedef enum {
    QEMU_CLOCK_REALTIME = 0,
    QEMU_CLOCK_VIRTUAL = 1,
    QEMU_CLOCK_HOST = 2,
    QEMU_CLOCK_VIRTUAL_RT = 3,
    QEMU_CLOCK_MAX
} QEMUClockType;

typedef struct QEMUTimer QEMUTimer;
typedef void QEMUTimerCB(void* opaque);
typedef struct QEMUTimerList QEMUTimerList;
typedef struct QEMUTimerListGroup QEMUTimerListGroup;

struct QEMUTimer {
    int64_t expire_time;  // in nanoseconds
    QEMUTimerList* timer_list;
    QEMUTimerCB* cb;
    void* opaque;
    QEMUTimer* next;
    int attributes;
    int scale;
};

typedef struct {
    QEMUTimer* qtimer;
    int64_t timeout;
    int64_t last;
} user_timer_t;

extern void (*qemu_init)(int, char**, const char**);
extern void (*qemu_main_loop)(void);
extern void (*qemu_cleanup)(void);

extern void (*qmp_quit)(Error** errp);
extern void (*qmp_stop)(Error** errp);
extern void (*qmp_system_reset)(Error** errp);
extern void (*qmp_pmemsave)(int64_t val, int64_t size, const char* filename, Error** errp);
extern void (*qmp_memsave)(int64_t val, int64_t size, const char* filename, Error** errp);
extern void (*qmp_cont)(Error** errp);

extern void (*qemu_mutex_lock_iothread_impl)(const char* file, int line);
extern void (*qemu_mutex_unlock_iothread)(void);

extern void (*qemu_picsimlab_register_callbacks)(void* arg);
extern void (*qemu_picsimlab_set_pin)(int pin, int value);
extern void (*qemu_picsimlab_set_apin)(int chn, int value);
extern int (*qemu_picsimlab_flash_dump)(int64_t offset, void* buf, int bytes);
extern void (*qemu_picsimlab_uart_receive)(const int id, const uint8_t* buf, int size);

extern int64_t (*qemu_clock_get_ns)(QEMUClockType type);

extern void (*timer_init_full)(QEMUTimer* ts, QEMUTimerListGroup* timer_list_group, QEMUClockType type, int scale,
                               int attributes, QEMUTimerCB* cb, void* opaque);

extern void (*timer_mod_ns)(QEMUTimer* ts, int64_t expire_time);

extern uint32_t* (*qemu_picsimlab_get_internals)(int cfg);

extern uint32_t (*qemu_picsimlab_get_TIOCM)(void);

typedef struct {
    void (*picsimlab_write_pin)(int pin, int value);
    void (*picsimlab_dir_pin)(int pin, int value);
    int (*picsimlab_i2c_event)(const uint8_t id, const uint8_t addr, const uint16_t event);
    uint8_t (*picsimlab_spi_event)(const uint8_t id, const uint16_t event);
    void (*picsimlab_uart_tx_event)(const uint8_t id, const uint8_t value);
    const short int* pinmap;
    void (*picsimlab_rmt_event)(const uint8_t channel, const uint32_t config0, const uint32_t value);
} callbacks_t;

enum i2c_event {
    I2C_START_RECV,
    I2C_START_SEND,
    I2C_START_SEND_ASYNC,
    I2C_FINISH,
    I2C_NACK, /* Masker NACKed a receive byte.  */
    I2C_WRITE,
    I2C_READ
};

#define QEMU_INTERNAL_STRAP 0
#define QEMU_INTERNAL_GPIO_IN_SEL 1
#define QEMU_INTERNAL_GPIO_OUT_SEL 2
#define QEMU_INTERNAL_IOMUX_GPIOS 3
#define QEMU_INTERNAL_LEDC_CHANNEL_CONF 4
#define QEMU_INTERNAL_LEDC_TIMER_FREQ 5
#define QEMU_INTERNAL_LEDC_CHANNEL_DUTY 6
#define QEMU_INTERNAL_UART0_BAUD 7
#define QEMU_INTERNAL_UART1_BAUD 8
#define QEMU_INTERNAL_UART2_BAUD 9

#define QEMU_EXTRA_PIN_IN_CFG 1
#define QEMU_EXTRA_PIN_OUT_CFG 2
#define QEMU_EXTRA_PIN_IOMUX_CFG 4
#define QEMU_EXTRA_PIN_LEDC_CFG 5
}