Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 19 09:47:29 2023
| Host         : Matteo-PC running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file space_wrapper_timing_summary_routed.rpt -pb space_wrapper_timing_summary_routed.pb -rpx space_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : space_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.391        0.000                      0                 1341        0.054        0.000                      0                 1341        3.000        0.000                       0                   634  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
sys_clock                     {0.000 5.000}      10.000          100.000         
  clk_out1_space_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_space_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_space_clk_wiz_0_0        4.391        0.000                      0                 1320        0.054        0.000                      0                 1320        4.020        0.000                       0                   630  
  clkfbout_space_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_out1_space_clk_wiz_0_0  clk_out1_space_clk_wiz_0_0        6.041        0.000                      0                   21        0.620        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_space_clk_wiz_0_0
  To Clock:  clk_out1_space_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 1.920ns (36.207%)  route 3.383ns (63.793%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y108        FDRE                                         r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          2.334     2.017    space_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.152     2.169 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           1.049     3.217    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.332     3.549 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4/O
                         net (fo=1, routed)           0.000     3.549    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.081 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.081    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.195    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.529 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.529    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_6
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.438     8.442    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X41Y97         FDRE (Setup_fdre_C_D)        0.062     8.920    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.940ns (19.481%)  route 3.885ns (80.519%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y108        FDRE                                         r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          2.334     2.017    space_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.152     2.169 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.801     2.969    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.332     3.301 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.750     4.052    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X1Y38         RAMB18E1                                     r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.477     8.482    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.491     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.455    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 1.899ns (35.953%)  route 3.383ns (64.047%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y108        FDRE                                         r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          2.334     2.017    space_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.152     2.169 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           1.049     3.217    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.332     3.549 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4/O
                         net (fo=1, routed)           0.000     3.549    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.081 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.081    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.195    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.508 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.508    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_4
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.438     8.442    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X41Y97         FDRE (Setup_fdre_C_D)        0.062     8.920    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.965ns (20.603%)  route 3.719ns (79.397%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y108        FDRE                                         r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          2.334     2.017    space_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.152     2.169 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.801     2.969    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X40Y97         LUT3 (Prop_lut3_I2_O)        0.357     3.326 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.584     3.910    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB18_X1Y38         RAMB18E1                                     r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.477     8.482    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.491     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.568     8.330    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 1.825ns (35.043%)  route 3.383ns (64.957%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y108        FDRE                                         r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          2.334     2.017    space_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.152     2.169 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           1.049     3.217    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.332     3.549 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4/O
                         net (fo=1, routed)           0.000     3.549    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.081 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.081    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.195    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.434 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.434    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_5
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.438     8.442    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X41Y97         FDRE (Setup_fdre_C_D)        0.062     8.920    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.809ns (34.843%)  route 3.383ns (65.157%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y108        FDRE                                         r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          2.334     2.017    space_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.152     2.169 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           1.049     3.217    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.332     3.549 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4/O
                         net (fo=1, routed)           0.000     3.549    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.081 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.081    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.195    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.418 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.418    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_7
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.438     8.442    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X41Y97         FDRE (Setup_fdre_C_D)        0.062     8.920    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 1.806ns (34.805%)  route 3.383ns (65.195%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y108        FDRE                                         r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          2.334     2.017    space_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.152     2.169 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           1.049     3.217    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.332     3.549 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4/O
                         net (fo=1, routed)           0.000     3.549    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.081 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.081    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.415 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     4.415    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4_n_6
    SLICE_X41Y96         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.437     8.441    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y96         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.062     8.919    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.785ns (34.540%)  route 3.383ns (65.460%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y108        FDRE                                         r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          2.334     2.017    space_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.152     2.169 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           1.049     3.217    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.332     3.549 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4/O
                         net (fo=1, routed)           0.000     3.549    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.081 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.081    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.394 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     4.394    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4_n_4
    SLICE_X41Y96         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.437     8.441    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y96         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.062     8.919    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -4.394    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.711ns (33.589%)  route 3.383ns (66.411%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y108        FDRE                                         r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          2.334     2.017    space_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.152     2.169 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           1.049     3.217    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.332     3.549 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4/O
                         net (fo=1, routed)           0.000     3.549    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.081 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.081    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.320 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     4.320    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4_n_5
    SLICE_X41Y96         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.437     8.441    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y96         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.062     8.919    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.695ns (33.380%)  route 3.383ns (66.620%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y108        FDRE                                         r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  space_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          2.334     2.017    space_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.152     2.169 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           1.049     3.217    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.332     3.549 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4/O
                         net (fo=1, routed)           0.000     3.549    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__4_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.081 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.081    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__4_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.304 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     4.304    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__4_n_7
    SLICE_X41Y96         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.437     8.441    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y96         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.062     8.919    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  4.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.565    -0.616    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y99         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.358    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[4]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.161 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.160    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.106 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.106    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1_n_7
    SLICE_X13Y100        FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.921    -0.768    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y100        FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.160    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.565    -0.616    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X14Y98         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.327    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[2]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.171 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.171    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__0_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.131 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.130    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.077 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.077    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]_i_1__0_n_7
    SLICE_X14Y100        FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.921    -0.768    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X14Y100        FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.131    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.165%)  route 0.181ns (48.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.647    -0.534    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X9Y100         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/Q
                         net (fo=5, routed)           0.181    -0.212    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_in_bin[5]
    SLICE_X10Y99         LUT2 (Prop_lut2_I1_O)        0.049    -0.163 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/gray_enc[5]
    SLICE_X10Y99         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.834    -0.855    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X10Y99         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.131    -0.220    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (46.000%)  route 0.166ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.561    -0.620    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X35Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.166    -0.314    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_0
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.832    -0.858    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDRE (Hold_fdre_C_R)        -0.018    -0.372    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (46.000%)  route 0.166ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.561    -0.620    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X35Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.166    -0.314    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_0
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.832    -0.858    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDRE (Hold_fdre_C_R)        -0.018    -0.372    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (46.000%)  route 0.166ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.561    -0.620    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X35Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.166    -0.314    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_0
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.832    -0.858    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDRE (Hold_fdre_C_R)        -0.018    -0.372    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (46.000%)  route 0.166ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.561    -0.620    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X35Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.166    -0.314    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_0
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.832    -0.858    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X41Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDRE (Hold_fdre_C_R)        -0.018    -0.372    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.326%)  route 0.122ns (23.674%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.565    -0.616    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y98         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.354    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/Q[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.194 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.194    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.155 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.154    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.100 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.100    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_7
    SLICE_X11Y100        FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.922    -0.767    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y100        FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105    -0.159    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.356%)  route 0.170ns (54.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.561    -0.620    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X35Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.170    -0.309    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rd_rst_busy
    SLICE_X40Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.832    -0.858    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X40Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X40Y97         FDRE (Hold_fdre_C_R)        -0.018    -0.372    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_space_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.356%)  route 0.170ns (54.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.561    -0.620    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X35Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.170    -0.309    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rd_rst_busy
    SLICE_X40Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.832    -0.858    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X40Y97         FDRE                                         r  space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X40Y97         FDRE (Hold_fdre_C_R)        -0.018    -0.372    space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_space_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    space_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y97     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y97     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y95     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y94     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y108    space_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y108    space_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y97     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y97     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y97     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y97     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y94     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y94     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y108    space_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y108    space_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y96     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y96     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y95     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y95     space_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_space_clk_wiz_0_0
  To Clock:  clkfbout_space_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_space_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    space_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_space_clk_wiz_0_0
  To Clock:  clk_out1_space_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.456ns (14.307%)  route 2.731ns (85.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.731     2.414    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X44Y97         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.439     8.443    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X44Y97         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.491     8.934    
                         clock uncertainty           -0.074     8.859    
    SLICE_X44Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.456ns (14.307%)  route 2.731ns (85.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.731     2.414    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X44Y97         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.439     8.443    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X44Y97         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.491     8.934    
                         clock uncertainty           -0.074     8.859    
    SLICE_X44Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.456ns (14.307%)  route 2.731ns (85.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.731     2.414    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X44Y97         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.439     8.443    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X44Y97         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.491     8.934    
                         clock uncertainty           -0.074     8.859    
    SLICE_X44Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.456ns (14.307%)  route 2.731ns (85.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.731     2.414    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X44Y97         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.439     8.443    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X44Y97         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism              0.491     8.934    
                         clock uncertainty           -0.074     8.859    
    SLICE_X44Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.456ns (14.307%)  route 2.731ns (85.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.731     2.414    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X44Y97         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.439     8.443    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X44Y97         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.491     8.934    
                         clock uncertainty           -0.074     8.859    
    SLICE_X44Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.456ns (14.307%)  route 2.731ns (85.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.731     2.414    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X44Y97         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.439     8.443    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X44Y97         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.491     8.934    
                         clock uncertainty           -0.074     8.859    
    SLICE_X44Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.456ns (14.307%)  route 2.731ns (85.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.731     2.414    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X44Y97         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.439     8.443    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X44Y97         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.491     8.934    
                         clock uncertainty           -0.074     8.859    
    SLICE_X44Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.456ns (14.307%)  route 2.731ns (85.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.731     2.414    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X44Y97         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.439     8.443    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X44Y97         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.491     8.934    
                         clock uncertainty           -0.074     8.859    
    SLICE_X44Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.456ns (15.800%)  route 2.430ns (84.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.430     2.113    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X38Y97         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.436     8.440    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X38Y97         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X38Y97         FDCE (Recov_fdce_C_CLR)     -0.319     8.537    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -2.113    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_space_clk_wiz_0_0 rise@10.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.456ns (21.845%)  route 1.631ns (78.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.738    -0.774    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.631     1.314    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y102         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         1.616     8.621    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y102         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.571     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X9Y102         FDCE (Recov_fdce_C_CLR)     -0.405     8.712    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  7.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.798%)  route 0.451ns (76.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.644    -0.537    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.451     0.056    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y103        FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.921    -0.768    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y103        FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism              0.270    -0.498    
    SLICE_X10Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.798%)  route 0.451ns (76.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.644    -0.537    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.451     0.056    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y103        FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.921    -0.768    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y103        FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism              0.270    -0.498    
    SLICE_X10Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (removal check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.798%)  route 0.451ns (76.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.644    -0.537    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.451     0.056    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y103        FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.921    -0.768    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y103        FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism              0.270    -0.498    
    SLICE_X10Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.798%)  route 0.451ns (76.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.644    -0.537    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.451     0.056    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y103        FDPE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.921    -0.768    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y103        FDPE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism              0.270    -0.498    
    SLICE_X10Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.569    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.187%)  route 0.679ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.644    -0.537    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.679     0.284    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y102         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.922    -0.767    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y102         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.270    -0.497    
    SLICE_X9Y102         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.187%)  route 0.679ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.644    -0.537    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.679     0.284    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y102         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.922    -0.767    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y102         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism              0.270    -0.497    
    SLICE_X9Y102         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.187%)  route 0.679ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.644    -0.537    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.679     0.284    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y102         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.922    -0.767    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y102         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism              0.270    -0.497    
    SLICE_X9Y102         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.187%)  route 0.679ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.644    -0.537    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.679     0.284    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y102         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.922    -0.767    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y102         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism              0.270    -0.497    
    SLICE_X9Y102         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.187%)  route 0.679ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.644    -0.537    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.679     0.284    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y102         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.922    -0.767    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y102         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                         clock pessimism              0.270    -0.497    
    SLICE_X9Y102         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_space_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_space_clk_wiz_0_0 rise@0.000ns - clk_out1_space_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.187%)  route 0.679ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.644    -0.537    space_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y107        FDRE                                         r  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  space_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.679     0.284    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y102         FDCE                                         f  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_space_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    space_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  space_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    space_i/clk_wiz_0/inst/clk_in1_space_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  space_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    space_i/clk_wiz_0/inst/clk_out1_space_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  space_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=628, routed)         0.922    -0.767    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y102         FDCE                                         r  space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/C
                         clock pessimism              0.270    -0.497    
    SLICE_X9Y102         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    space_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.872    





