module one_second_pulse(
	input clk, // Clock input (50MHz)
	input rst_n,
	output reg pulse
);

// parameter COUNTER_MAX = 50000000;
parameter COUNTER_MAX = 10;

reg [25:0] counter;

always @ (posedge clk or negedge rst_n) begin
	if (!rst_n) begin
		counter <= 26'b0;
		pulse <= 1'b0;
	end
	else begin
		if(counter == COUNTER_MAX) begin
			counter <= 26'b0;
			pulse <= 1'b1;
		end
		else begin
			counter <= counter + 26'b1;
			pulse <= 1'b0;
		end
	end
end

endmodule