Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 19 11:22:36 2017
| Host         : Liam-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: sstate_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sstate_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sstate_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sstate_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.728        0.000                      0                 1194        0.070        0.000                      0                 1194        4.500        0.000                       0                   531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.728        0.000                      0                 1194        0.070        0.000                      0                 1194        4.500        0.000                       0                   531  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 FIFO_RX_INSTANCE/wPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 4.565ns (52.429%)  route 4.142ns (47.571%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.722     5.325    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  FIFO_RX_INSTANCE/wPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  FIFO_RX_INSTANCE/wPointer_reg[2]/Q
                         net (fo=5, routed)           1.094     6.937    FIFO_RX_INSTANCE/wPointer_reg[2]
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.124     7.061 r  FIFO_RX_INSTANCE/rPointer2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.061    FIFO_RX_INSTANCE/rPointer2_carry_i_4_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.593 r  FIFO_RX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.593    FIFO_RX_INSTANCE/rPointer2_carry_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  FIFO_RX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.707    FIFO_RX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.935 r  FIFO_RX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.630     8.565    FIFO_RX_INSTANCE/rPointer2
    SLICE_X8Y60          LUT4 (Prop_lut4_I2_O)        0.313     8.878 r  FIFO_RX_INSTANCE/rPointer_rep[3]_i_6/O
                         net (fo=1, routed)           0.000     8.878    FIFO_RX_INSTANCE/rPointer_rep[3]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.391 r  FIFO_RX_INSTANCE/rPointer_reg_rep[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.391    FIFO_RX_INSTANCE/rPointer_reg_rep[3]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.508 r  FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.508    FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.625 r  FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.625    FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.742 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.742    FIFO_RX_INSTANCE/wPointer1_carry__0_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.859 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.859    FIFO_RX_INSTANCE/wPointer1_carry__0_i_6_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.976    FIFO_RX_INSTANCE/wPointer1_carry__0_i_5_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.093    FIFO_RX_INSTANCE/wPointer1_carry__1_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.312 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.952    11.263    FIFO_RX_INSTANCE/rPointer1_in[28]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.295    11.558 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.558    FIFO_RX_INSTANCE/wPointer1_carry__1_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.128 r  FIFO_RX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.420    12.548    FIFO_RX_INSTANCE/wPointer1
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.313    12.861 r  FIFO_RX_INSTANCE/fifo_reg_i_1/O
                         net (fo=1, routed)           0.573    13.434    FIFO_RX_INSTANCE/fifo_reg_i_1_n_0
    SLICE_X9Y65          LUT3 (Prop_lut3_I2_O)        0.124    13.558 r  FIFO_RX_INSTANCE/fifo_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.474    14.032    FIFO_RX_INSTANCE/fifo_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.557    14.979    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism              0.259    15.238    
                         clock uncertainty           -0.035    15.203    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.760    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/rPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/fifo_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 4.689ns (55.699%)  route 3.729ns (44.301%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.714     5.317    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  FIFO_TX_INSTANCE/rPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  FIFO_TX_INSTANCE/rPointer_reg[2]/Q
                         net (fo=5, routed)           1.160     6.994    FIFO_TX_INSTANCE/rPointer_reg[2]
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.118 r  FIFO_TX_INSTANCE/rPointer2_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.118    FIFO_TX_INSTANCE/rPointer2_carry_i_4__0_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.992 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.723     8.715    FIFO_TX_INSTANCE/rPointer2
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.313     9.028 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11/O
                         net (fo=1, routed)           0.000     9.028    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.560 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.560    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.674 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.674    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.788 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.788    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.902    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.016 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.016    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.130    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.009    10.253    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.587 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.592    11.179    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X5Y74          LUT6 (Prop_lut6_I0_O)        0.303    11.482 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.482    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.052 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.414    12.466    FIFO_TX_INSTANCE/wPointer1
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.313    12.779 r  FIFO_TX_INSTANCE/fifo_reg_i_1__0/O
                         net (fo=1, routed)           0.263    13.042    FIFO_TX_INSTANCE/fifo_reg_i_1__0_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I2_O)        0.124    13.166 r  FIFO_TX_INSTANCE/fifo_reg_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.569    13.735    FIFO_TX_INSTANCE/fifo_reg_ENARDEN_cooolgate_en_sig_2
    RAMB18_X0Y28         RAMB18E1                                     r  FIFO_TX_INSTANCE/fifo_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.552    14.974    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  FIFO_TX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism              0.259    15.233    
                         clock uncertainty           -0.035    15.198    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.755    FIFO_TX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 FIFO_RX_INSTANCE/rPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/wPointer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 4.379ns (52.671%)  route 3.935ns (47.329%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.723     5.326    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  FIFO_RX_INSTANCE/rPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  FIFO_RX_INSTANCE/rPointer_reg[2]/Q
                         net (fo=6, routed)           1.137     6.919    FIFO_RX_INSTANCE/rPointer_reg[2]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.043 r  FIFO_RX_INSTANCE/rPointer2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.043    FIFO_RX_INSTANCE/rPointer2_carry_i_4_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.575 r  FIFO_RX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.575    FIFO_RX_INSTANCE/rPointer2_carry_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  FIFO_RX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.689    FIFO_RX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.917 r  FIFO_RX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.630     8.547    FIFO_RX_INSTANCE/rPointer2
    SLICE_X8Y60          LUT4 (Prop_lut4_I2_O)        0.313     8.860 r  FIFO_RX_INSTANCE/rPointer_rep[3]_i_6/O
                         net (fo=1, routed)           0.000     8.860    FIFO_RX_INSTANCE/rPointer_rep[3]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.373 r  FIFO_RX_INSTANCE/rPointer_reg_rep[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.373    FIFO_RX_INSTANCE/rPointer_reg_rep[3]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.490    FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.607    FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.724    FIFO_RX_INSTANCE/wPointer1_carry__0_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.841    FIFO_RX_INSTANCE/wPointer1_carry__0_i_6_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.958    FIFO_RX_INSTANCE/wPointer1_carry__0_i_5_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.075    FIFO_RX_INSTANCE/wPointer1_carry__1_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.294 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.952    11.245    FIFO_RX_INSTANCE/rPointer1_in[28]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.295    11.540 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.540    FIFO_RX_INSTANCE/wPointer1_carry__1_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.110 r  FIFO_RX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.416    12.526    FIFO_RX_INSTANCE/wPointer1
    SLICE_X7Y65          LUT4 (Prop_lut4_I1_O)        0.313    12.839 r  FIFO_RX_INSTANCE/wPointer[0]_i_1/O
                         net (fo=32, routed)          0.801    13.640    FIFO_RX_INSTANCE/wPointer[0]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  FIFO_RX_INSTANCE/wPointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.601    15.024    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  FIFO_RX_INSTANCE/wPointer_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y59          FDRE (Setup_fdre_C_CE)      -0.169    15.078    FIFO_RX_INSTANCE/wPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 FIFO_RX_INSTANCE/rPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/wPointer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 4.379ns (52.671%)  route 3.935ns (47.329%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.723     5.326    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  FIFO_RX_INSTANCE/rPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  FIFO_RX_INSTANCE/rPointer_reg[2]/Q
                         net (fo=6, routed)           1.137     6.919    FIFO_RX_INSTANCE/rPointer_reg[2]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.043 r  FIFO_RX_INSTANCE/rPointer2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.043    FIFO_RX_INSTANCE/rPointer2_carry_i_4_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.575 r  FIFO_RX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.575    FIFO_RX_INSTANCE/rPointer2_carry_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  FIFO_RX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.689    FIFO_RX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.917 r  FIFO_RX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.630     8.547    FIFO_RX_INSTANCE/rPointer2
    SLICE_X8Y60          LUT4 (Prop_lut4_I2_O)        0.313     8.860 r  FIFO_RX_INSTANCE/rPointer_rep[3]_i_6/O
                         net (fo=1, routed)           0.000     8.860    FIFO_RX_INSTANCE/rPointer_rep[3]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.373 r  FIFO_RX_INSTANCE/rPointer_reg_rep[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.373    FIFO_RX_INSTANCE/rPointer_reg_rep[3]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.490    FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.607    FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.724    FIFO_RX_INSTANCE/wPointer1_carry__0_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.841    FIFO_RX_INSTANCE/wPointer1_carry__0_i_6_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.958    FIFO_RX_INSTANCE/wPointer1_carry__0_i_5_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.075    FIFO_RX_INSTANCE/wPointer1_carry__1_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.294 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.952    11.245    FIFO_RX_INSTANCE/rPointer1_in[28]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.295    11.540 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.540    FIFO_RX_INSTANCE/wPointer1_carry__1_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.110 r  FIFO_RX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.416    12.526    FIFO_RX_INSTANCE/wPointer1
    SLICE_X7Y65          LUT4 (Prop_lut4_I1_O)        0.313    12.839 r  FIFO_RX_INSTANCE/wPointer[0]_i_1/O
                         net (fo=32, routed)          0.801    13.640    FIFO_RX_INSTANCE/wPointer[0]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  FIFO_RX_INSTANCE/wPointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.601    15.024    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  FIFO_RX_INSTANCE/wPointer_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y59          FDRE (Setup_fdre_C_CE)      -0.169    15.078    FIFO_RX_INSTANCE/wPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 FIFO_RX_INSTANCE/rPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/wPointer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 4.379ns (52.671%)  route 3.935ns (47.329%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.723     5.326    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  FIFO_RX_INSTANCE/rPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  FIFO_RX_INSTANCE/rPointer_reg[2]/Q
                         net (fo=6, routed)           1.137     6.919    FIFO_RX_INSTANCE/rPointer_reg[2]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.043 r  FIFO_RX_INSTANCE/rPointer2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.043    FIFO_RX_INSTANCE/rPointer2_carry_i_4_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.575 r  FIFO_RX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.575    FIFO_RX_INSTANCE/rPointer2_carry_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  FIFO_RX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.689    FIFO_RX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.917 r  FIFO_RX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.630     8.547    FIFO_RX_INSTANCE/rPointer2
    SLICE_X8Y60          LUT4 (Prop_lut4_I2_O)        0.313     8.860 r  FIFO_RX_INSTANCE/rPointer_rep[3]_i_6/O
                         net (fo=1, routed)           0.000     8.860    FIFO_RX_INSTANCE/rPointer_rep[3]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.373 r  FIFO_RX_INSTANCE/rPointer_reg_rep[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.373    FIFO_RX_INSTANCE/rPointer_reg_rep[3]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.490    FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.607    FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.724    FIFO_RX_INSTANCE/wPointer1_carry__0_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.841    FIFO_RX_INSTANCE/wPointer1_carry__0_i_6_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.958    FIFO_RX_INSTANCE/wPointer1_carry__0_i_5_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.075    FIFO_RX_INSTANCE/wPointer1_carry__1_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.294 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.952    11.245    FIFO_RX_INSTANCE/rPointer1_in[28]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.295    11.540 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.540    FIFO_RX_INSTANCE/wPointer1_carry__1_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.110 r  FIFO_RX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.416    12.526    FIFO_RX_INSTANCE/wPointer1
    SLICE_X7Y65          LUT4 (Prop_lut4_I1_O)        0.313    12.839 r  FIFO_RX_INSTANCE/wPointer[0]_i_1/O
                         net (fo=32, routed)          0.801    13.640    FIFO_RX_INSTANCE/wPointer[0]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  FIFO_RX_INSTANCE/wPointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.601    15.024    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  FIFO_RX_INSTANCE/wPointer_reg[2]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y59          FDRE (Setup_fdre_C_CE)      -0.169    15.078    FIFO_RX_INSTANCE/wPointer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 FIFO_RX_INSTANCE/rPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/wPointer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 4.379ns (52.671%)  route 3.935ns (47.329%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.723     5.326    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  FIFO_RX_INSTANCE/rPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  FIFO_RX_INSTANCE/rPointer_reg[2]/Q
                         net (fo=6, routed)           1.137     6.919    FIFO_RX_INSTANCE/rPointer_reg[2]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.043 r  FIFO_RX_INSTANCE/rPointer2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.043    FIFO_RX_INSTANCE/rPointer2_carry_i_4_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.575 r  FIFO_RX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.575    FIFO_RX_INSTANCE/rPointer2_carry_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  FIFO_RX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.689    FIFO_RX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.917 r  FIFO_RX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.630     8.547    FIFO_RX_INSTANCE/rPointer2
    SLICE_X8Y60          LUT4 (Prop_lut4_I2_O)        0.313     8.860 r  FIFO_RX_INSTANCE/rPointer_rep[3]_i_6/O
                         net (fo=1, routed)           0.000     8.860    FIFO_RX_INSTANCE/rPointer_rep[3]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.373 r  FIFO_RX_INSTANCE/rPointer_reg_rep[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.373    FIFO_RX_INSTANCE/rPointer_reg_rep[3]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.490 r  FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.490    FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.607 r  FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.607    FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.724 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.724    FIFO_RX_INSTANCE/wPointer1_carry__0_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.841    FIFO_RX_INSTANCE/wPointer1_carry__0_i_6_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.958    FIFO_RX_INSTANCE/wPointer1_carry__0_i_5_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.075    FIFO_RX_INSTANCE/wPointer1_carry__1_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.294 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.952    11.245    FIFO_RX_INSTANCE/rPointer1_in[28]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.295    11.540 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.540    FIFO_RX_INSTANCE/wPointer1_carry__1_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.110 r  FIFO_RX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.416    12.526    FIFO_RX_INSTANCE/wPointer1
    SLICE_X7Y65          LUT4 (Prop_lut4_I1_O)        0.313    12.839 r  FIFO_RX_INSTANCE/wPointer[0]_i_1/O
                         net (fo=32, routed)          0.801    13.640    FIFO_RX_INSTANCE/wPointer[0]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  FIFO_RX_INSTANCE/wPointer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.601    15.024    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  FIFO_RX_INSTANCE/wPointer_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y59          FDRE (Setup_fdre_C_CE)      -0.169    15.078    FIFO_RX_INSTANCE/wPointer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/rPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 4.565ns (55.397%)  route 3.676ns (44.603%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.714     5.317    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  FIFO_TX_INSTANCE/rPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  FIFO_TX_INSTANCE/rPointer_reg[2]/Q
                         net (fo=5, routed)           1.160     6.994    FIFO_TX_INSTANCE/rPointer_reg[2]
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.118 r  FIFO_TX_INSTANCE/rPointer2_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.118    FIFO_TX_INSTANCE/rPointer2_carry_i_4__0_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.992 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.723     8.715    FIFO_TX_INSTANCE/rPointer2
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.313     9.028 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11/O
                         net (fo=1, routed)           0.000     9.028    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.560 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.560    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.674 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.674    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.788 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.788    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.902    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.016 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.016    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.130    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.009    10.253    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.587 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.592    11.179    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X5Y74          LUT6 (Prop_lut6_I0_O)        0.303    11.482 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.482    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.052 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.432    12.484    FIFO_TX_INSTANCE/wPointer1
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.313    12.797 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.760    13.557    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X6Y76          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.588    15.011    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[28]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_CE)      -0.169    15.065    FIFO_TX_INSTANCE/wPointer_reg[28]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/rPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 4.565ns (55.397%)  route 3.676ns (44.603%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.714     5.317    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  FIFO_TX_INSTANCE/rPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  FIFO_TX_INSTANCE/rPointer_reg[2]/Q
                         net (fo=5, routed)           1.160     6.994    FIFO_TX_INSTANCE/rPointer_reg[2]
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.118 r  FIFO_TX_INSTANCE/rPointer2_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.118    FIFO_TX_INSTANCE/rPointer2_carry_i_4__0_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.992 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.723     8.715    FIFO_TX_INSTANCE/rPointer2
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.313     9.028 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11/O
                         net (fo=1, routed)           0.000     9.028    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.560 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.560    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.674 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.674    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.788 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.788    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.902    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.016 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.016    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.130    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.009    10.253    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.587 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.592    11.179    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X5Y74          LUT6 (Prop_lut6_I0_O)        0.303    11.482 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.482    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.052 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.432    12.484    FIFO_TX_INSTANCE/wPointer1
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.313    12.797 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.760    13.557    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X6Y76          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.588    15.011    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[29]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_CE)      -0.169    15.065    FIFO_TX_INSTANCE/wPointer_reg[29]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/rPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 4.565ns (55.397%)  route 3.676ns (44.603%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.714     5.317    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  FIFO_TX_INSTANCE/rPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  FIFO_TX_INSTANCE/rPointer_reg[2]/Q
                         net (fo=5, routed)           1.160     6.994    FIFO_TX_INSTANCE/rPointer_reg[2]
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.118 r  FIFO_TX_INSTANCE/rPointer2_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.118    FIFO_TX_INSTANCE/rPointer2_carry_i_4__0_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.992 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.723     8.715    FIFO_TX_INSTANCE/rPointer2
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.313     9.028 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11/O
                         net (fo=1, routed)           0.000     9.028    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.560 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.560    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.674 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.674    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.788 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.788    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.902    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.016 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.016    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.130    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.009    10.253    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.587 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.592    11.179    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X5Y74          LUT6 (Prop_lut6_I0_O)        0.303    11.482 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.482    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.052 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.432    12.484    FIFO_TX_INSTANCE/wPointer1
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.313    12.797 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.760    13.557    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X6Y76          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.588    15.011    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[30]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_CE)      -0.169    15.065    FIFO_TX_INSTANCE/wPointer_reg[30]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/rPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 4.565ns (55.397%)  route 3.676ns (44.603%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.714     5.317    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  FIFO_TX_INSTANCE/rPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  FIFO_TX_INSTANCE/rPointer_reg[2]/Q
                         net (fo=5, routed)           1.160     6.994    FIFO_TX_INSTANCE/rPointer_reg[2]
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.118 r  FIFO_TX_INSTANCE/rPointer2_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.118    FIFO_TX_INSTANCE/rPointer2_carry_i_4__0_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.992 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.723     8.715    FIFO_TX_INSTANCE/rPointer2
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.313     9.028 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11/O
                         net (fo=1, routed)           0.000     9.028    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.560 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.560    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.674 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.674    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.788 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.788    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.902    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.016 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.016    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.130    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.009    10.253    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.587 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.592    11.179    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X5Y74          LUT6 (Prop_lut6_I0_O)        0.303    11.482 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.482    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.052 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.432    12.484    FIFO_TX_INSTANCE/wPointer1
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.313    12.797 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.760    13.557    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X6Y76          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.588    15.011    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[31]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_CE)      -0.169    15.065    FIFO_TX_INSTANCE/wPointer_reg[31]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                                  1.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.545%)  route 0.116ns (41.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.569     1.488    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  MLUART_RX_INSTANCE_01/outDataSig_reg[6]/Q
                         net (fo=2, routed)           0.116     1.768    FIFO_RX_INSTANCE/Q[6]
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.879     2.044    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.699    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.545%)  route 0.116ns (41.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.570     1.489    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  MLUART_RX_INSTANCE_01/outDataSig_reg[3]/Q
                         net (fo=2, routed)           0.116     1.769    FIFO_RX_INSTANCE/Q[3]
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.879     2.044    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.699    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.330%)  route 0.117ns (41.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.569     1.488    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  MLUART_RX_INSTANCE_01/outDataSig_reg[5]/Q
                         net (fo=2, routed)           0.117     1.769    FIFO_RX_INSTANCE/Q[5]
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.879     2.044    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.699    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.373%)  route 0.117ns (41.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.570     1.489    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  MLUART_RX_INSTANCE_01/outDataSig_reg[2]/Q
                         net (fo=2, routed)           0.117     1.770    FIFO_RX_INSTANCE/Q[2]
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.879     2.044    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.699    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.330%)  route 0.117ns (41.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.570     1.489    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  MLUART_RX_INSTANCE_01/outDataSig_reg[1]/Q
                         net (fo=2, routed)           0.117     1.770    FIFO_RX_INSTANCE/Q[1]
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.879     2.044    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.699    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.117%)  route 0.118ns (41.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.569     1.488    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  MLUART_RX_INSTANCE_01/outDataSig_reg[4]/Q
                         net (fo=2, routed)           0.118     1.771    FIFO_RX_INSTANCE/Q[4]
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.879     2.044    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.699    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.500%)  route 0.131ns (44.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.570     1.489    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  MLUART_RX_INSTANCE_01/outDataSig_reg[0]/Q
                         net (fo=1, routed)           0.131     1.785    FIFO_RX_INSTANCE/Q[0]
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.879     2.044    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.699    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 FIFO_RX_INSTANCE/rPointer_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.794%)  route 0.253ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.572     1.491    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  FIFO_RX_INSTANCE/rPointer_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  FIFO_RX_INSTANCE/rPointer_reg_rep[1]/Q
                         net (fo=1, routed)           0.253     1.885    FIFO_RX_INSTANCE/rPointer_reg_rep__0[1]
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.881     2.046    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.729    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FIFO_RX_INSTANCE/rPointer_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.635%)  route 0.255ns (64.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.571     1.490    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  FIFO_RX_INSTANCE/rPointer_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  FIFO_RX_INSTANCE/rPointer_reg_rep[7]/Q
                         net (fo=1, routed)           0.255     1.886    FIFO_RX_INSTANCE/rPointer_reg_rep__0[7]
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.881     2.046    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.729    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 FIFO_RX_INSTANCE/rPointer_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.614%)  route 0.255ns (64.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.572     1.491    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  FIFO_RX_INSTANCE/rPointer_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  FIFO_RX_INSTANCE/rPointer_reg_rep[4]/Q
                         net (fo=1, routed)           0.255     1.887    FIFO_RX_INSTANCE/rPointer_reg_rep__0[4]
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.881     2.046    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.729    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y28    FIFO_TX_INSTANCE/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y26    FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    FIFO_TX_INSTANCE/fifo_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26    FIFO_RX_INSTANCE/fifo_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y81     COPROCESSOR1/CORDIC_DIV_INST/FSM_sequential_sstate_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y81     COPROCESSOR1/CORDIC_DIV_INST/FSM_sequential_sstate_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y83     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y83     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y83     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73     FIFO_TX_INSTANCE/wPointer_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73     FIFO_TX_INSTANCE/wPointer_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73     FIFO_TX_INSTANCE/wPointer_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73     FIFO_TX_INSTANCE/wPointer_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73     FIFO_TX_INSTANCE/sstate_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     FIFO_TX_INSTANCE/wPointer_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     FIFO_TX_INSTANCE/wPointer_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     FIFO_TX_INSTANCE/wPointer_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     FIFO_TX_INSTANCE/wPointer_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y84     COPROCESSOR1/CORDIC_DIV_INST/s_shift_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83     COPROCESSOR1/CORDIC_DIV_INST/s_shift_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83     COPROCESSOR1/CORDIC_DIV_INST/s_shift_reg[7]/C



