Info: constraining clock net 'clk25_0__io' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:       595/83640     0%
Info:         logic LUTs:    409/83640     0%
Info:         carry LUTs:    138/83640     0%
Info:           RAM LUTs:     32/41820     0%
Info:          RAMW LUTs:     16/20910     0%

Info:      Total DFFs:       964/83640     1%

Info: Packing IOs..
Info: esp32_spi_0__gpio0__io feeds TRELLIS_IO pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0, removing $nextpnr_iobuf esp32_spi_0__gpio0__io.
Info: pin 'pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0' constrained to Bel 'X0/Y86/PIOD'.
Info: uart_0__tx__io feeds TRELLIS_IO pin_uart_0__tx.uart_0__tx_0, removing $nextpnr_obuf uart_0__tx__io.
Info: pin 'pin_uart_0__tx.uart_0__tx_0' constrained to Bel 'X0/Y56/PIOC'.
Info: uart_0__rx__io feeds TRELLIS_IO pin_uart_0__rx.uart_0__rx_0, removing $nextpnr_ibuf uart_0__rx__io.
Info: pin 'pin_uart_0__rx.uart_0__rx_0' constrained to Bel 'X0/Y89/PIOB'.
Info: uart_0__rts__io feeds TRELLIS_IO pin_uart_0__rts.uart_0__rts_0, removing $nextpnr_ibuf uart_0__rts__io.
Info: pin 'pin_uart_0__rts.uart_0__rts_0' constrained to Bel 'X0/Y86/PIOB'.
Info: uart_0__dtr__io feeds TRELLIS_IO pin_uart_0__dtr.uart_0__dtr_0, removing $nextpnr_ibuf uart_0__dtr__io.
Info: pin 'pin_uart_0__dtr.uart_0__dtr_0' constrained to Bel 'X0/Y89/PIOD'.
Info: led_7__io feeds TRELLIS_IO pin_led_7.led_7_0, removing $nextpnr_obuf led_7__io.
Info: pin 'pin_led_7.led_7_0' constrained to Bel 'X0/Y41/PIOD'.
Info: led_6__io feeds TRELLIS_IO pin_led_6.led_6_0, removing $nextpnr_obuf led_6__io.
Info: pin 'pin_led_6.led_6_0' constrained to Bel 'X0/Y38/PIOD'.
Info: led_5__io feeds TRELLIS_IO pin_led_5.led_5_0, removing $nextpnr_obuf led_5__io.
Info: pin 'pin_led_5.led_5_0' constrained to Bel 'X0/Y44/PIOD'.
Info: led_4__io feeds TRELLIS_IO pin_led_4.led_4_0, removing $nextpnr_obuf led_4__io.
Info: pin 'pin_led_4.led_4_0' constrained to Bel 'X0/Y38/PIOB'.
Info: led_3__io feeds TRELLIS_IO pin_led_3.led_3_0, removing $nextpnr_obuf led_3__io.
Info: pin 'pin_led_3.led_3_0' constrained to Bel 'X0/Y38/PIOC'.
Info: led_2__io feeds TRELLIS_IO pin_led_2.led_2_0, removing $nextpnr_obuf led_2__io.
Info: pin 'pin_led_2.led_2_0' constrained to Bel 'X0/Y38/PIOA'.
Info: led_1__io feeds TRELLIS_IO pin_led_1.led_1_0, removing $nextpnr_obuf led_1__io.
Info: pin 'pin_led_1.led_1_0' constrained to Bel 'X0/Y35/PIOD'.
Info: led_0__io feeds TRELLIS_IO pin_led_0.led_0_0, removing $nextpnr_obuf led_0__io.
Info: pin 'pin_led_0.led_0_0' constrained to Bel 'X0/Y35/PIOC'.
Info: esp32_spi_0__tx__io feeds TRELLIS_IO pin_esp32_spi_0__tx.esp32_spi_0__tx_0, removing $nextpnr_obuf esp32_spi_0__tx__io.
Info: pin 'pin_esp32_spi_0__tx.esp32_spi_0__tx_0' constrained to Bel 'X0/Y50/PIOD'.
Info: esp32_spi_0__rx__io feeds TRELLIS_IO pin_esp32_spi_0__rx.esp32_spi_0__rx_0, removing $nextpnr_ibuf esp32_spi_0__rx__io.
Info: pin 'pin_esp32_spi_0__rx.esp32_spi_0__rx_0' constrained to Bel 'X0/Y56/PIOA'.
Info: esp32_spi_0__gpio5_cs__io feeds TRELLIS_IO pin_esp32_spi_0__gpio5_cs.esp32_spi_0__gpio5_cs_0, removing $nextpnr_ibuf esp32_spi_0__gpio5_cs__io.
Info: pin 'pin_esp32_spi_0__gpio5_cs.esp32_spi_0__gpio5_cs_0' constrained to Bel 'X0/Y83/PIOC'.
Info: esp32_spi_0__gpio4_copi__io feeds TRELLIS_IO pin_esp32_spi_0__gpio4_copi.esp32_spi_0__gpio4_copi_0, removing $nextpnr_ibuf esp32_spi_0__gpio4_copi__io.
Info: pin 'pin_esp32_spi_0__gpio4_copi.esp32_spi_0__gpio4_copi_0' constrained to Bel 'X0/Y53/PIOC'.
Info: esp32_spi_0__gpio16_sclk__io feeds TRELLIS_IO pin_esp32_spi_0__gpio16_sclk.esp32_spi_0__gpio16_sclk_0, removing $nextpnr_ibuf esp32_spi_0__gpio16_sclk__io.
Info: pin 'pin_esp32_spi_0__gpio16_sclk.esp32_spi_0__gpio16_sclk_0' constrained to Bel 'X0/Y89/PIOC'.
Info: esp32_spi_0__gpio12_cipo__io feeds TRELLIS_IO pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo_0, removing $nextpnr_obuf esp32_spi_0__gpio12_cipo__io.
Info: pin 'pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo_0' constrained to Bel 'X0/Y53/PIOD'.
Info: esp32_spi_0__en__io feeds TRELLIS_IO pin_esp32_spi_0__en.esp32_spi_0__en_0, removing $nextpnr_obuf esp32_spi_0__en__io.
Info: pin 'pin_esp32_spi_0__en.esp32_spi_0__en_0' constrained to Bel 'X0/Y47/PIOB'.
Info: clk25_0__io feeds TRELLIS_IO pin_clk25_0.clk25_0_0, removing $nextpnr_ibuf clk25_0__io.
Info: pin 'pin_clk25_0.clk25_0_0' constrained to Bel 'X0/Y47/PIOA'.
Info: pin 'button_up_0__io$tr_io' constrained to Bel 'X126/Y89/PIOB'.
Info: pin 'button_right_0__io$tr_io' constrained to Bel 'X126/Y17/PIOD'.
Info: button_pwr_0__io feeds TRELLIS_IO pin_button_pwr_0.button_pwr_0_0, removing $nextpnr_ibuf button_pwr_0__io.
Info: pin 'pin_button_pwr_0.button_pwr_0_0' constrained to Bel 'X6/Y0/PIOB'.
Info: pin 'button_left_0__io$tr_io' constrained to Bel 'X6/Y95/PIOA'.
Info: button_fire_1__io feeds TRELLIS_IO pin_button_fire_1.button_fire_1_0, removing $nextpnr_ibuf button_fire_1__io.
Info: pin 'pin_button_fire_1.button_fire_1_0' constrained to Bel 'X4/Y95/PIOB'.
Info: button_fire_0__io feeds TRELLIS_IO pin_button_fire_0.button_fire_0_0, removing $nextpnr_ibuf button_fire_0__io.
Info: pin 'pin_button_fire_0.button_fire_0_0' constrained to Bel 'X4/Y95/PIOA'.
Info: pin 'button_down_0__io$tr_io' constrained to Bel 'X6/Y95/PIOB'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net cd_sync_clk25_0__i to global network
Info: Checksum: 0xbf88b625

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x32be14ab

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:   600/41820     1%
Info: 	          TRELLIS_IO:    28/  365     7%
Info: 	                DCCA:     1/   56     1%
Info: 	              DP16KD:     1/  208     0%
Info: 	          MULT18X18D:     0/  156     0%
Info: 	              ALU54B:     0/   78     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  224     0%
Info: 	            SIOLOGIC:     0/  141     0%
Info: 	                 GSR:     1/    1   100%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   14     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Placed 29 cells based on constraints.
Info: Creating initial analytic placement for 477 cells, random placement wirelen = 70059.
Info:     at initial placer iter 0, wirelen = 570
Info:     at initial placer iter 1, wirelen = 518
Info:     at initial placer iter 2, wirelen = 504
Info:     at initial placer iter 3, wirelen = 508
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 554, spread = 4680, legal = 4823; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 622, spread = 3237, legal = 3337; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 706, spread = 3018, legal = 3205; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 808, spread = 2834, legal = 3034; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 953, spread = 2990, legal = 3182; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 951, spread = 3008, legal = 3482; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 1094, spread = 2918, legal = 3477; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 1221, spread = 2699, legal = 2946; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 1278, spread = 2731, legal = 3002; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 1265, spread = 3203, legal = 3555; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 1498, spread = 3100, legal = 3815; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 1537, spread = 2923, legal = 4006; time = 0.03s
Info:     at iteration #13, type ALL: wirelen solved = 1572, spread = 2726, legal = 3401; time = 0.02s
Info: HeAP Placer Time: 0.55s
Info:   of which solving equations: 0.32s
Info:   of which spreading cells: 0.05s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 259, wirelen = 2946
Info:   at iteration #5: temp = 0.000000, timing cost = 197, wirelen = 2514
Info:   at iteration #10: temp = 0.000000, timing cost = 254, wirelen = 2361
Info:   at iteration #14: temp = 0.000000, timing cost = 248, wirelen = 2328 
Info: SA placement time 0.86s

Info: Max frequency for clock '$glbnet$cd_sync_clk25_0__i': 78.54 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                            -> <async>                           : 1.68 ns
Info: Max delay <async>                            -> posedge $glbnet$cd_sync_clk25_0__i: 8.64 ns
Info: Max delay posedge $glbnet$cd_sync_clk25_0__i -> <async>                           : 8.56 ns

Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [ 27267,  29997) |********************+
Info: [ 29997,  32727) |********************************************+
Info: [ 32727,  35457) |*******************************+
Info: [ 35457,  38187) |************************************************************ 
Info: [ 38187,  40917) |***************************************+
Info: [ 40917,  43647) | 
Info: [ 43647,  46377) | 
Info: [ 46377,  49107) | 
Info: [ 49107,  51837) | 
Info: [ 51837,  54567) | 
Info: [ 54567,  57297) | 
Info: [ 57297,  60027) | 
Info: [ 60027,  62757) | 
Info: [ 62757,  65487) | 
Info: [ 65487,  68217) | 
Info: [ 68217,  70947) | 
Info: [ 70947,  73677) | 
Info: [ 73677,  76407) |+
Info: [ 76407,  79137) |****+
Info: [ 79137,  81867) |*************+
Info: Checksum: 0xbffe8d5f
Info: Routing globals...
Info:     routing clock net $glbnet$cd_sync_clk25_0__i using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2448 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      233        766 |  233   766 |      1715|       0.19       0.19|
Info:       2000 |      468       1531 |  235   765 |       967|       0.13       0.32|
Info:       3000 |      597       2402 |  129   871 |       105|       0.16       0.48|
Info:       3108 |      599       2509 |    2   107 |         0|       0.02       0.50|
Info: Routing complete.
Info: Router1 time 0.50s
Info: Checksum: 0x1b347df7

Info: Critical path report for clock '$glbnet$cd_sync_clk25_0__i' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source dut.U$$1.ila.fifo.unbuffered.w_level$next_CCU2C_S0_3$CCU2_SLICE.Q0
Info:  1.3  1.9    Net dut.U$$1.ila.fifo.unbuffered_w_level[0] budget 0.000000 ns (3,76) -> (2,75)
Info:                Sink dut.U$$1.ila.fifo_w_level_CCU2C_S0_3$CCU2_SLICE.B0
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81
Info:  0.4  2.3  Source dut.U$$1.ila.fifo_w_level_CCU2C_S0_3$CCU2_SLICE.FCO
Info:  0.0  2.3    Net dut.U$$1.ila.fifo_w_level_CCU2C_S0_3_COUT[2] budget 0.000000 ns (2,75) -> (2,75)
Info:                Sink dut.U$$1.ila.fifo_w_level_CCU2C_S0_2$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.1  2.4  Source dut.U$$1.ila.fifo_w_level_CCU2C_S0_2$CCU2_SLICE.FCO
Info:  0.0  2.4    Net dut.U$$1.ila.fifo_w_level_CCU2C_S0_3_COUT[4] budget 0.000000 ns (2,75) -> (2,75)
Info:                Sink dut.U$$1.ila.fifo_w_level_CCU2C_S0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.4  2.8  Source dut.U$$1.ila.fifo_w_level_CCU2C_S0_1$CCU2_SLICE.F0
Info:  1.1  3.9    Net dut.U$$1.ila.fifo_w_level[4] budget 0.000000 ns (2,75) -> (2,74)
Info:                Sink dut.U$$1.ila.fifo.w_level_CCU2C_B0_2$CCU2_SLICE.B1
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81
Info:  0.4  4.4  Source dut.U$$1.ila.fifo.w_level_CCU2C_B0_2$CCU2_SLICE.FCO
Info:  0.0  4.4    Net dut.U$$1.ila.fifo.w_level_CCU2C_B0_3_COUT[4] budget 0.000000 ns (2,74) -> (2,74)
Info:                Sink dut.U$$1.ila.fifo.w_level_CCU2C_B0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  tests2_feb2022/test3_fast_fifo_ila_gui.py:233
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.4  4.8  Source dut.U$$1.ila.fifo.w_level_CCU2C_B0_1$CCU2_SLICE.F0
Info:  1.1  5.9    Net dut.U$$1.ila.fifo.w_level_CCU2C_B0_S0[5] budget 0.000000 ns (2,74) -> (2,73)
Info:                Sink dut.U$$1.ila.fifo_w_level_CCU2C_B0_S0_CCU2C_S0_1$CCU2_SLICE.B1
Info:                Defined in:
Info:                  tests2_feb2022/test3_fast_fifo_ila_gui.py:233
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:32.22-32.23
Info:  0.4  6.4  Source dut.U$$1.ila.fifo_w_level_CCU2C_B0_S0_CCU2C_S0_1$CCU2_SLICE.FCO
Info:  0.0  6.4    Net dut.U$$1.ila.fifo_w_level_CCU2C_B0_COUT[6] budget 0.000000 ns (2,73) -> (3,73)
Info:                Sink dut.U$$1.ila.fifo_w_level_CCU2C_B0_S0_CCU2C_S0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  tests2_feb2022/test3_fast_fifo_ila_gui.py:233
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  6.5  Source dut.U$$1.ila.fifo_w_level_CCU2C_B0_S0_CCU2C_S0$CCU2_SLICE.FCO
Info:  0.0  6.5    Net $nextpnr_CCU2C_19$CIN budget 0.000000 ns (3,73) -> (3,73)
Info:                Sink $nextpnr_CCU2C_19$CCU2_SLICE.FCI
Info:  0.4  6.9  Source $nextpnr_CCU2C_19$CCU2_SLICE.F0
Info:  0.9  7.8    Net dut.U$$1.ila.fifo_w_level_CCU2C_B0_COUT[8] budget 14.220000 ns (3,73) -> (3,74)
Info:                Sink dut.U$$1.ila.fifo_w_level_LUT4_A_Z_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  8.0  Source dut.U$$1.ila.fifo_w_level_LUT4_A_Z_LUT4_Z_SLICE.F1
Info:  1.5  9.5    Net dut.U$$1.ila.complete_TRELLIS_FF_Q_CE_PFUMX_Z_C0[1] budget 6.032000 ns (3,74) -> (5,69)
Info:                Sink dut.U$$1.ila.complete$next_LUT4_D_SLICE.D1
Info:                Defined in:
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  9.8  Source dut.U$$1.ila.complete$next_LUT4_D_SLICE.F1
Info:  1.0 10.7    Net dut.U$$1.ila.complete$next_LUT4_D_Z budget 6.031000 ns (5,69) -> (5,65)
Info:                Sink dut.U$$1.ila.fifo_w_data_TRELLIS_FF_Q_9_SLICE.CE
Info:  0.0 10.7  Setup dut.U$$1.ila.fifo_w_data_TRELLIS_FF_Q_9_SLICE.CE
Info: 3.8 ns logic, 6.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source pin_clk25_0.clk25_0_0.O
Info:  0.2  0.2    Net cd_sync_clk25_0__i budget 41.667000 ns (0,47) -> (3,46)
Info:                Sink $gbuf$cd_sync_clk25_0__i.CLKI
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143
Info:  0.0  0.2  Source $gbuf$cd_sync_clk25_0__i.CLKO
Info:  0.0  0.2    Net $glbnet$cd_sync_clk25_0__i budget 41.666000 ns (3,46) -> (4,94)
Info:                Sink cd_sync.U$$2.CLK
Info: 0.0 ns logic, 0.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$cd_sync_clk25_0__i':
Info: curr total
Info:  0.0  0.0  Source pin_button_pwr_0.button_pwr_0_0.O
Info:  3.7  3.7    Net pin_button_pwr_0.button_pwr_0__i_n budget 19.882000 ns (6,0) -> (3,47)
Info:                Sink pin_button_pwr_0_button_pwr_0__i_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464
Info:  0.2  3.9  Source pin_button_pwr_0_button_pwr_0__i_LUT4_Z_SLICE.F1
Info:  0.1  4.1    Net pin_button_pwr_0_button_pwr_0__i budget 19.882000 ns (3,47) -> (3,47)
Info:                Sink pin_button_pwr_0_button_pwr_0__i_LUT4_Z_SLICE.DI1
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143
Info:  0.0  4.1  Setup pin_button_pwr_0_button_pwr_0__i_LUT4_Z_SLICE.DI1
Info: 0.2 ns logic, 3.8 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$cd_sync_clk25_0__i' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source dut.U$$0.interface.command_TRELLIS_FF_Q_3_SLICE.Q0
Info:  0.9  1.4    Net dut.U$$0._address[3] budget 3.075000 ns (9,67) -> (8,67)
Info:                Sink dut.U$$0.r_rdy_LUT4_D_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.A0
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:474
Info:  0.4  1.8  Source dut.U$$0.r_rdy_LUT4_D_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  1.8    Net dut.U$$0.r_rdy_LUT4_D_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (8,67) -> (8,67)
Info:                Sink dut.U$$0.r_rdy_LUT4_D_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64
Info:  0.2  2.1  Source dut.U$$0.r_rdy_LUT4_D_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  2.1    Net dut.U$$0.r_rdy_LUT4_D_1_C_L6MUX21_Z_D1 budget 0.000000 ns (8,67) -> (8,67)
Info:                Sink dut.U$$0.r_rdy_LUT4_D_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72
Info:  0.2  2.3  Source dut.U$$0.r_rdy_LUT4_D_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.3  3.6    Net dut.U$$0.r_rdy_LUT4_D_1_C[1] budget 3.074000 ns (8,67) -> (8,73)
Info:                Sink dut.U$$0.r_level$next_CCU2C_S0_B0_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.8  Source dut.U$$0.r_level$next_CCU2C_S0_B0_LUT4_Z_SLICE.F1
Info:  0.7  4.5    Net dut.U$$0._is_write_LUT4_C_Z[4] budget 27.229000 ns (8,73) -> (7,73)
Info:                Sink dut.U$$0.r_rdy_TRELLIS_FF_Q_CE_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.0  4.5  Setup dut.U$$0.r_rdy_TRELLIS_FF_Q_CE_PFUMX_Z_SLICE.M0
Info: 1.6 ns logic, 2.9 ns routing

Info: Max frequency for clock '$glbnet$cd_sync_clk25_0__i': 93.21 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                            -> <async>                           : 0.25 ns
Info: Max delay <async>                            -> posedge $glbnet$cd_sync_clk25_0__i: 4.08 ns
Info: Max delay posedge $glbnet$cd_sync_clk25_0__i -> <async>                           : 4.51 ns

Info: Slack histogram:
Info:  legend: * represents 5 endpoint(s)
Info:          + represents [1,5) endpoint(s)
Info: [ 29272,  31963) |*************+
Info: [ 31963,  34654) |****************************+
Info: [ 34654,  37345) |**********************************+
Info: [ 37345,  40036) |************************************************************ 
Info: [ 40036,  42727) | 
Info: [ 42727,  45418) | 
Info: [ 45418,  48109) | 
Info: [ 48109,  50800) | 
Info: [ 50800,  53491) | 
Info: [ 53491,  56182) | 
Info: [ 56182,  58873) | 
Info: [ 58873,  61564) | 
Info: [ 61564,  64255) | 
Info: [ 64255,  66946) | 
Info: [ 66946,  69637) | 
Info: [ 69637,  72328) | 
Info: [ 72328,  75019) | 
Info: [ 75019,  77710) | 
Info: [ 77710,  80401) |***+
Info: [ 80401,  83092) |*********+

Info: Program finished normally.
