

================================================================
== Vitis HLS Report for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'
================================================================
* Date:           Fri Dec 16 14:07:17 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|        ?|  0.110 us|         ?|   11|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_176_1  |        9|        ?|        10|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln176_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln176"   --->   Operation 14 'read' 'add_ln176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln81_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln81_2"   --->   Operation 15 'read' 'sext_ln81_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln81_2_cast = sext i62 %sext_ln81_2_read"   --->   Operation 16 'sext' 'sext_ln81_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_25, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [dlin.c:176]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "%icmp_ln176 = icmp_eq  i5 %i_1, i5 %add_ln176_read" [dlin.c:176]   --->   Operation 21 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln176_1 = add i5 %i_1, i5 1" [dlin.c:176]   --->   Operation 22 'add' 'add_ln176_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc, void %for.end.exitStub" [dlin.c:176]   --->   Operation 23 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln176 = store i5 %add_ln176_1, i5 %i" [dlin.c:176]   --->   Operation 24 'store' 'store_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i64 %sext_ln81_2_cast" [dlin.c:81]   --->   Operation 25 'getelementptr' 'clu_addr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [7/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 28 'readreq' 'clu_addr_load_3_req' <Predicate = (!icmp_ln176)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 29 [6/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 29 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 30 [5/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 30 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 31 [4/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 31 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 32 [3/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 32 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 33 [2/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 33 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 34 [1/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 34 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 35 [1/1] (7.30ns)   --->   "%clu_addr_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr" [dlin.c:81]   --->   Operation 35 'read' 'clu_addr_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%reg_data = trunc i32 %clu_addr_addr_read" [dlin.c:81]   --->   Operation 36 'trunc' 'reg_data' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.87>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [dlin.c:79]   --->   Operation 37 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.19ns)   --->   "%xor_ln179 = xor i5 %i_1, i5 16" [dlin.c:179]   --->   Operation 38 'xor' 'xor_ln179' <Predicate = true> <Delay = 0.19> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i5 %xor_ln179" [dlin.c:179]   --->   Operation 39 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%lin_frame_addr = getelementptr i8 %lin_frame, i64 0, i64 %zext_ln179" [dlin.c:179]   --->   Operation 40 'getelementptr' 'lin_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.67ns)   --->   "%store_ln179 = store i8 %reg_data, i5 %lin_frame_addr" [dlin.c:179]   --->   Operation 41 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.cond" [dlin.c:176]   --->   Operation 42 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', dlin.c:176) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln176_1', dlin.c:176) [18]  (0.789 ns)
	'store' operation ('store_ln176', dlin.c:176) of variable 'add_ln176_1', dlin.c:176 on local variable 'i' [29]  (0.427 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('clu_addr_addr', dlin.c:81) [14]  (0 ns)
	bus request operation ('clu_addr_load_3_req', dlin.c:81) on port 'clu_addr' (dlin.c:81) [22]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_3_req', dlin.c:81) on port 'clu_addr' (dlin.c:81) [22]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_3_req', dlin.c:81) on port 'clu_addr' (dlin.c:81) [22]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_3_req', dlin.c:81) on port 'clu_addr' (dlin.c:81) [22]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_3_req', dlin.c:81) on port 'clu_addr' (dlin.c:81) [22]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_3_req', dlin.c:81) on port 'clu_addr' (dlin.c:81) [22]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_3_req', dlin.c:81) on port 'clu_addr' (dlin.c:81) [22]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('clu_addr_addr_read', dlin.c:81) on port 'clu_addr' (dlin.c:81) [23]  (7.3 ns)

 <State 10>: 0.876ns
The critical path consists of the following:
	'xor' operation ('xor_ln179', dlin.c:179) [25]  (0.199 ns)
	'getelementptr' operation ('lin_frame_addr', dlin.c:179) [27]  (0 ns)
	'store' operation ('store_ln179', dlin.c:179) of variable 'reg_data', dlin.c:81 on array 'lin_frame' [28]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
