<stg><name>calcOF</name>


<trans_list>

<trans id="2279" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="2" to="3">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="3" to="4">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="4" to="5">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="5" to="6">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="6" to="7">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="7" to="8">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="8" to="9">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="9" to="10">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="10" to="11">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="11" to="12">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="12" to="13">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="13" to="14">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="14" to="15">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="15" to="16">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="16" to="17">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="20" op_0_bw="16">
<![CDATA[
:18  %tmp_cast = zext i16 %x_read to i20

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="15" op_0_bw="16">
<![CDATA[
:19  %tmp = trunc i16 %x_read to i15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
:20  %p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i15.i4(i15 %tmp, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="20" op_0_bw="19">
<![CDATA[
:21  %p_shl_cast = zext i19 %p_shl to i20

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:22  %tmp_s = sub i20 %p_shl_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_s, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="2" op_0_bw="2">
<![CDATA[
:28  %glPLTminus1SliceIdx_1 = load i2* @glPLTminus1SliceIdx_s, align 1

]]></Node>
<StgValue><ssdm name="glPLTminus1SliceIdx_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="2">
<![CDATA[
:29  %tmp_22_cast = zext i2 %glPLTminus1SliceIdx_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:30  %tmp_22 = mul i11 300, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="20">
<![CDATA[
:31  %tmp_36 = trunc i20 %tmp_s to i4

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %newIndex2_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_s, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex2_cast"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_23 = add i11 %tmp_22, %newIndex2_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="2" op_0_bw="2">
<![CDATA[
:69  %glPLTminus2SliceIdx_1 = load i2* @glPLTminus2SliceIdx_s, align 1

]]></Node>
<StgValue><ssdm name="glPLTminus2SliceIdx_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="2">
<![CDATA[
:70  %tmp_23_cast = zext i2 %glPLTminus2SliceIdx_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:71  %tmp_26 = mul i11 300, %tmp_23_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:72  %tmp_27 = add i11 %tmp_26, %newIndex2_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="11">
<![CDATA[
:73  %tmp_64_cast = sext i11 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %glPLSlices_V_0_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %glPLSlices_V_1_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %glPLSlices_V_10_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %glPLSlices_V_11_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %glPLSlices_V_12_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %glPLSlices_V_13_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %glPLSlices_V_14_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %glPLSlices_V_15_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %glPLSlices_V_2_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %glPLSlices_V_3_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %glPLSlices_V_4_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %glPLSlices_V_5_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %glPLSlices_V_6_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %glPLSlices_V_7_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %glPLSlices_V_8_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %glPLSlices_V_9_addr_1 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="36" op_0_bw="10">
<![CDATA[
:90  %glPLSlices_V_0_load_1 = load i36* %glPLSlices_V_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="36" op_0_bw="10">
<![CDATA[
:91  %glPLSlices_V_1_load_1 = load i36* %glPLSlices_V_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="36" op_0_bw="10">
<![CDATA[
:92  %glPLSlices_V_2_load_1 = load i36* %glPLSlices_V_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="36" op_0_bw="10">
<![CDATA[
:93  %glPLSlices_V_3_load_1 = load i36* %glPLSlices_V_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="36" op_0_bw="10">
<![CDATA[
:94  %glPLSlices_V_4_load_1 = load i36* %glPLSlices_V_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="36" op_0_bw="10">
<![CDATA[
:95  %glPLSlices_V_5_load_1 = load i36* %glPLSlices_V_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="36" op_0_bw="10">
<![CDATA[
:96  %glPLSlices_V_6_load_1 = load i36* %glPLSlices_V_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="36" op_0_bw="10">
<![CDATA[
:97  %glPLSlices_V_7_load_1 = load i36* %glPLSlices_V_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="36" op_0_bw="10">
<![CDATA[
:98  %glPLSlices_V_8_load_1 = load i36* %glPLSlices_V_8_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="36" op_0_bw="10">
<![CDATA[
:99  %glPLSlices_V_9_load_1 = load i36* %glPLSlices_V_9_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="36" op_0_bw="10">
<![CDATA[
:100  %glPLSlices_V_10_load_1 = load i36* %glPLSlices_V_10_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="36" op_0_bw="10">
<![CDATA[
:101  %glPLSlices_V_11_load_1 = load i36* %glPLSlices_V_11_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="36" op_0_bw="10">
<![CDATA[
:102  %glPLSlices_V_12_load_1 = load i36* %glPLSlices_V_12_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="36" op_0_bw="10">
<![CDATA[
:103  %glPLSlices_V_13_load_1 = load i36* %glPLSlices_V_13_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="36" op_0_bw="10">
<![CDATA[
:104  %glPLSlices_V_14_load_1 = load i36* %glPLSlices_V_14_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="36" op_0_bw="10">
<![CDATA[
:105  %glPLSlices_V_15_load_1 = load i36* %glPLSlices_V_15_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:154  %tmp_36_1 = add i20 %tmp_s, 1

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:155  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_1, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:156  %newIndex4_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_1, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex4_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:157  %tmp_28 = add i11 %tmp_22, %newIndex4_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="11">
<![CDATA[
:158  %tmp_75_cast = sext i11 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %glPLSlices_V_0_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %glPLSlices_V_1_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %glPLSlices_V_10_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %glPLSlices_V_11_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %glPLSlices_V_12_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %glPLSlices_V_13_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %glPLSlices_V_14_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %glPLSlices_V_15_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %glPLSlices_V_2_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %glPLSlices_V_3_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %glPLSlices_V_4_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %glPLSlices_V_5_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %glPLSlices_V_6_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %glPLSlices_V_7_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %glPLSlices_V_8_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %glPLSlices_V_9_addr_2 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="36" op_0_bw="10">
<![CDATA[
:193  %glPLSlices_V_1_load_2 = load i36* %glPLSlices_V_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="36" op_0_bw="10">
<![CDATA[
:194  %glPLSlices_V_2_load_2 = load i36* %glPLSlices_V_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="36" op_0_bw="10">
<![CDATA[
:195  %glPLSlices_V_3_load_2 = load i36* %glPLSlices_V_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="36" op_0_bw="10">
<![CDATA[
:196  %glPLSlices_V_4_load_2 = load i36* %glPLSlices_V_4_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="36" op_0_bw="10">
<![CDATA[
:197  %glPLSlices_V_5_load_2 = load i36* %glPLSlices_V_5_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="36" op_0_bw="10">
<![CDATA[
:198  %glPLSlices_V_6_load_2 = load i36* %glPLSlices_V_6_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="36" op_0_bw="10">
<![CDATA[
:199  %glPLSlices_V_7_load_2 = load i36* %glPLSlices_V_7_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="36" op_0_bw="10">
<![CDATA[
:200  %glPLSlices_V_8_load_2 = load i36* %glPLSlices_V_8_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="36" op_0_bw="10">
<![CDATA[
:201  %glPLSlices_V_9_load_2 = load i36* %glPLSlices_V_9_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="36" op_0_bw="10">
<![CDATA[
:202  %glPLSlices_V_10_load_2 = load i36* %glPLSlices_V_10_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="36" op_0_bw="10">
<![CDATA[
:203  %glPLSlices_V_11_load_2 = load i36* %glPLSlices_V_11_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="36" op_0_bw="10">
<![CDATA[
:204  %glPLSlices_V_12_load_2 = load i36* %glPLSlices_V_12_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="36" op_0_bw="10">
<![CDATA[
:205  %glPLSlices_V_13_load_2 = load i36* %glPLSlices_V_13_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_2"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="36" op_0_bw="10">
<![CDATA[
:206  %glPLSlices_V_14_load_2 = load i36* %glPLSlices_V_14_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="36" op_0_bw="10">
<![CDATA[
:207  %glPLSlices_V_15_load_2 = load i36* %glPLSlices_V_15_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="36" op_0_bw="10">
<![CDATA[
:208  %glPLSlices_V_0_load_2 = load i36* %glPLSlices_V_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %y_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y) nounwind

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="16">
<![CDATA[
:23  %tmp_35 = trunc i16 %y_read to i15

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
:24  %tmp_20 = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_35, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="17">
<![CDATA[
:25  %tmp_32_cast = zext i17 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="36" op_0_bw="10">
<![CDATA[
:90  %glPLSlices_V_0_load_1 = load i36* %glPLSlices_V_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="36" op_0_bw="10">
<![CDATA[
:91  %glPLSlices_V_1_load_1 = load i36* %glPLSlices_V_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="36" op_0_bw="10">
<![CDATA[
:92  %glPLSlices_V_2_load_1 = load i36* %glPLSlices_V_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="36" op_0_bw="10">
<![CDATA[
:93  %glPLSlices_V_3_load_1 = load i36* %glPLSlices_V_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="36" op_0_bw="10">
<![CDATA[
:94  %glPLSlices_V_4_load_1 = load i36* %glPLSlices_V_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="36" op_0_bw="10">
<![CDATA[
:95  %glPLSlices_V_5_load_1 = load i36* %glPLSlices_V_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="36" op_0_bw="10">
<![CDATA[
:96  %glPLSlices_V_6_load_1 = load i36* %glPLSlices_V_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="36" op_0_bw="10">
<![CDATA[
:97  %glPLSlices_V_7_load_1 = load i36* %glPLSlices_V_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="36" op_0_bw="10">
<![CDATA[
:98  %glPLSlices_V_8_load_1 = load i36* %glPLSlices_V_8_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="36" op_0_bw="10">
<![CDATA[
:99  %glPLSlices_V_9_load_1 = load i36* %glPLSlices_V_9_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="36" op_0_bw="10">
<![CDATA[
:100  %glPLSlices_V_10_load_1 = load i36* %glPLSlices_V_10_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="36" op_0_bw="10">
<![CDATA[
:101  %glPLSlices_V_11_load_1 = load i36* %glPLSlices_V_11_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="36" op_0_bw="10">
<![CDATA[
:102  %glPLSlices_V_12_load_1 = load i36* %glPLSlices_V_12_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="36" op_0_bw="10">
<![CDATA[
:103  %glPLSlices_V_13_load_1 = load i36* %glPLSlices_V_13_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="36" op_0_bw="10">
<![CDATA[
:104  %glPLSlices_V_14_load_1 = load i36* %glPLSlices_V_14_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="36" op_0_bw="10">
<![CDATA[
:105  %glPLSlices_V_15_load_1 = load i36* %glPLSlices_V_15_addr_1, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:106  %tmp_24 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_0_load_1, i36 %glPLSlices_V_1_load_1, i36 %glPLSlices_V_2_load_1, i36 %glPLSlices_V_3_load_1, i36 %glPLSlices_V_4_load_1, i36 %glPLSlices_V_5_load_1, i36 %glPLSlices_V_6_load_1, i36 %glPLSlices_V_7_load_1, i36 %glPLSlices_V_8_load_1, i36 %glPLSlices_V_9_load_1, i36 %glPLSlices_V_10_load_1, i36 %glPLSlices_V_11_load_1, i36 %glPLSlices_V_12_load_1, i36 %glPLSlices_V_13_load_1, i36 %glPLSlices_V_14_load_1, i36 %glPLSlices_V_15_load_1, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:108  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_24, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:109  %index_assign_4_0_0_s = or i17 %tmp_20, 1

]]></Node>
<StgValue><ssdm name="index_assign_4_0_0_s"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="17">
<![CDATA[
:110  %index_assign_4_0_0_s_9 = zext i17 %index_assign_4_0_0_s to i32

]]></Node>
<StgValue><ssdm name="index_assign_4_0_0_s_9"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:112  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_24, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:113  %index_assign_4_0_0_1 = or i17 %tmp_20, 2

]]></Node>
<StgValue><ssdm name="index_assign_4_0_0_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="17">
<![CDATA[
:114  %index_assign_4_0_0_1_1 = zext i17 %index_assign_4_0_0_1 to i32

]]></Node>
<StgValue><ssdm name="index_assign_4_0_0_1_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:116  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_24, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:117  %index_assign_4_0_0_2 = or i17 %tmp_20, 3

]]></Node>
<StgValue><ssdm name="index_assign_4_0_0_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="17">
<![CDATA[
:118  %index_assign_4_0_0_2_1 = zext i17 %index_assign_4_0_0_2 to i32

]]></Node>
<StgValue><ssdm name="index_assign_4_0_0_2_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:121  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_24, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:122  %p_Result_10_0_0_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_65, i1 %tmp_55, i1 %tmp_50, i1 %tmp_43)

]]></Node>
<StgValue><ssdm name="p_Result_10_0_0_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:124  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:126  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:128  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:130  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:132  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:134  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:136  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:138  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:140  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:142  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:144  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:146  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:148  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:150  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:152  store i4 %p_Result_10_0_0_3, i4* @targetBlocks_V_0_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:160  %tmp_34 = add i11 %tmp_26, %newIndex4_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="11">
<![CDATA[
:161  %tmp_89_cast = sext i11 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %glPLSlices_V_0_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %glPLSlices_V_1_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_3"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %glPLSlices_V_10_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %glPLSlices_V_11_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_3"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %glPLSlices_V_12_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %glPLSlices_V_13_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_3"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %glPLSlices_V_14_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_3"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %glPLSlices_V_15_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %glPLSlices_V_2_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_3"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %glPLSlices_V_3_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_3"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %glPLSlices_V_4_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %glPLSlices_V_5_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_3"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %glPLSlices_V_6_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_3"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %glPLSlices_V_7_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %glPLSlices_V_8_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_3"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %glPLSlices_V_9_addr_3 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_3"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="36" op_0_bw="10">
<![CDATA[
:193  %glPLSlices_V_1_load_2 = load i36* %glPLSlices_V_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="36" op_0_bw="10">
<![CDATA[
:194  %glPLSlices_V_2_load_2 = load i36* %glPLSlices_V_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_2"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="36" op_0_bw="10">
<![CDATA[
:195  %glPLSlices_V_3_load_2 = load i36* %glPLSlices_V_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="36" op_0_bw="10">
<![CDATA[
:196  %glPLSlices_V_4_load_2 = load i36* %glPLSlices_V_4_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_2"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="36" op_0_bw="10">
<![CDATA[
:197  %glPLSlices_V_5_load_2 = load i36* %glPLSlices_V_5_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_2"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="36" op_0_bw="10">
<![CDATA[
:198  %glPLSlices_V_6_load_2 = load i36* %glPLSlices_V_6_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_2"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="36" op_0_bw="10">
<![CDATA[
:199  %glPLSlices_V_7_load_2 = load i36* %glPLSlices_V_7_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="36" op_0_bw="10">
<![CDATA[
:200  %glPLSlices_V_8_load_2 = load i36* %glPLSlices_V_8_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_2"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="36" op_0_bw="10">
<![CDATA[
:201  %glPLSlices_V_9_load_2 = load i36* %glPLSlices_V_9_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_2"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="36" op_0_bw="10">
<![CDATA[
:202  %glPLSlices_V_10_load_2 = load i36* %glPLSlices_V_10_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="36" op_0_bw="10">
<![CDATA[
:203  %glPLSlices_V_11_load_2 = load i36* %glPLSlices_V_11_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_2"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="36" op_0_bw="10">
<![CDATA[
:204  %glPLSlices_V_12_load_2 = load i36* %glPLSlices_V_12_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_2"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="36" op_0_bw="10">
<![CDATA[
:205  %glPLSlices_V_13_load_2 = load i36* %glPLSlices_V_13_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="36" op_0_bw="10">
<![CDATA[
:206  %glPLSlices_V_14_load_2 = load i36* %glPLSlices_V_14_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_2"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="36" op_0_bw="10">
<![CDATA[
:207  %glPLSlices_V_15_load_2 = load i36* %glPLSlices_V_15_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="36" op_0_bw="10">
<![CDATA[
:208  %glPLSlices_V_0_load_2 = load i36* %glPLSlices_V_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:209  %tmp_29 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_1_load_2, i36 %glPLSlices_V_2_load_2, i36 %glPLSlices_V_3_load_2, i36 %glPLSlices_V_4_load_2, i36 %glPLSlices_V_5_load_2, i36 %glPLSlices_V_6_load_2, i36 %glPLSlices_V_7_load_2, i36 %glPLSlices_V_8_load_2, i36 %glPLSlices_V_9_load_2, i36 %glPLSlices_V_10_load_2, i36 %glPLSlices_V_11_load_2, i36 %glPLSlices_V_12_load_2, i36 %glPLSlices_V_13_load_2, i36 %glPLSlices_V_14_load_2, i36 %glPLSlices_V_15_load_2, i36 %glPLSlices_V_0_load_2, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="36" op_0_bw="10">
<![CDATA[
:211  %glPLSlices_V_1_load_3 = load i36* %glPLSlices_V_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_3"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="36" op_0_bw="10">
<![CDATA[
:212  %glPLSlices_V_2_load_3 = load i36* %glPLSlices_V_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_3"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="36" op_0_bw="10">
<![CDATA[
:213  %glPLSlices_V_3_load_3 = load i36* %glPLSlices_V_3_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_3"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="36" op_0_bw="10">
<![CDATA[
:214  %glPLSlices_V_4_load_3 = load i36* %glPLSlices_V_4_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_3"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="36" op_0_bw="10">
<![CDATA[
:215  %glPLSlices_V_5_load_3 = load i36* %glPLSlices_V_5_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_3"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="36" op_0_bw="10">
<![CDATA[
:216  %glPLSlices_V_6_load_3 = load i36* %glPLSlices_V_6_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_3"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="36" op_0_bw="10">
<![CDATA[
:217  %glPLSlices_V_7_load_3 = load i36* %glPLSlices_V_7_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_3"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="36" op_0_bw="10">
<![CDATA[
:218  %glPLSlices_V_8_load_3 = load i36* %glPLSlices_V_8_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_3"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="36" op_0_bw="10">
<![CDATA[
:219  %glPLSlices_V_9_load_3 = load i36* %glPLSlices_V_9_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_3"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="36" op_0_bw="10">
<![CDATA[
:220  %glPLSlices_V_10_load_3 = load i36* %glPLSlices_V_10_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_3"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="36" op_0_bw="10">
<![CDATA[
:221  %glPLSlices_V_11_load_3 = load i36* %glPLSlices_V_11_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_3"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="36" op_0_bw="10">
<![CDATA[
:222  %glPLSlices_V_12_load_3 = load i36* %glPLSlices_V_12_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_3"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="36" op_0_bw="10">
<![CDATA[
:223  %glPLSlices_V_13_load_3 = load i36* %glPLSlices_V_13_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_3"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="36" op_0_bw="10">
<![CDATA[
:224  %glPLSlices_V_14_load_3 = load i36* %glPLSlices_V_14_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_3"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="36" op_0_bw="10">
<![CDATA[
:225  %glPLSlices_V_15_load_3 = load i36* %glPLSlices_V_15_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_3"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="36" op_0_bw="10">
<![CDATA[
:226  %glPLSlices_V_0_load_3 = load i36* %glPLSlices_V_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_3"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:228  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_29, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:230  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_29, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:232  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_29, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:234  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_29, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:235  %tmp_31 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_94, i1 %tmp_89, i1 %tmp_79, i1 %tmp_69)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:238  store i4 %tmp_31, i4* @refBlock_V_1_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:240  store i4 %tmp_31, i4* @refBlock_V_1_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:242  store i4 %tmp_31, i4* @refBlock_V_1_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:244  store i4 %tmp_31, i4* @refBlock_V_1_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:246  store i4 %tmp_31, i4* @refBlock_V_1_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:248  store i4 %tmp_31, i4* @refBlock_V_1_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:250  store i4 %tmp_31, i4* @refBlock_V_1_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:252  store i4 %tmp_31, i4* @refBlock_V_1_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:254  store i4 %tmp_31, i4* @refBlock_V_1_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:256  store i4 %tmp_31, i4* @refBlock_V_1_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:258  store i4 %tmp_31, i4* @refBlock_V_1_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:260  store i4 %tmp_31, i4* @refBlock_V_1_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:262  store i4 %tmp_31, i4* @refBlock_V_1_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:264  store i4 %tmp_31, i4* @refBlock_V_1_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:266  store i4 %tmp_31, i4* @refBlock_V_1_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:269  %tmp_36_2 = add i20 %tmp_s, 2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:270  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_2, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:271  %newIndex6_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_2, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex6_cast"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:272  %tmp_100 = add i11 %tmp_22, %newIndex6_cast

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="11">
<![CDATA[
:273  %tmp_100_cast = sext i11 %tmp_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274  %glPLSlices_V_0_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_4"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %glPLSlices_V_1_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_4"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280  %glPLSlices_V_10_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_4"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:282  %glPLSlices_V_11_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_4"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284  %glPLSlices_V_12_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_4"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286  %glPLSlices_V_13_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_4"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:288  %glPLSlices_V_14_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_4"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %glPLSlices_V_15_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_4"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292  %glPLSlices_V_2_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_4"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:294  %glPLSlices_V_3_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_4"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296  %glPLSlices_V_4_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298  %glPLSlices_V_5_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_4"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:300  %glPLSlices_V_6_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_4"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %glPLSlices_V_7_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304  %glPLSlices_V_8_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_4"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:306  %glPLSlices_V_9_addr_4 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_4"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="36" op_0_bw="10">
<![CDATA[
:308  %glPLSlices_V_2_load_4 = load i36* %glPLSlices_V_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_4"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="36" op_0_bw="10">
<![CDATA[
:309  %glPLSlices_V_3_load_4 = load i36* %glPLSlices_V_3_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_4"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="36" op_0_bw="10">
<![CDATA[
:310  %glPLSlices_V_4_load_4 = load i36* %glPLSlices_V_4_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_4"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="36" op_0_bw="10">
<![CDATA[
:311  %glPLSlices_V_5_load_4 = load i36* %glPLSlices_V_5_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_4"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="36" op_0_bw="10">
<![CDATA[
:312  %glPLSlices_V_6_load_4 = load i36* %glPLSlices_V_6_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_4"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="36" op_0_bw="10">
<![CDATA[
:313  %glPLSlices_V_7_load_4 = load i36* %glPLSlices_V_7_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_4"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="36" op_0_bw="10">
<![CDATA[
:314  %glPLSlices_V_8_load_4 = load i36* %glPLSlices_V_8_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_4"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="36" op_0_bw="10">
<![CDATA[
:315  %glPLSlices_V_9_load_4 = load i36* %glPLSlices_V_9_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_4"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="36" op_0_bw="10">
<![CDATA[
:316  %glPLSlices_V_10_load_4 = load i36* %glPLSlices_V_10_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_4"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="36" op_0_bw="10">
<![CDATA[
:317  %glPLSlices_V_11_load_4 = load i36* %glPLSlices_V_11_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_4"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="36" op_0_bw="10">
<![CDATA[
:318  %glPLSlices_V_12_load_4 = load i36* %glPLSlices_V_12_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_4"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="36" op_0_bw="10">
<![CDATA[
:319  %glPLSlices_V_13_load_4 = load i36* %glPLSlices_V_13_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_4"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="36" op_0_bw="10">
<![CDATA[
:320  %glPLSlices_V_14_load_4 = load i36* %glPLSlices_V_14_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_4"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="36" op_0_bw="10">
<![CDATA[
:321  %glPLSlices_V_15_load_4 = load i36* %glPLSlices_V_15_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_4"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="36" op_0_bw="10">
<![CDATA[
:322  %glPLSlices_V_0_load_4 = load i36* %glPLSlices_V_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_4"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="36" op_0_bw="10">
<![CDATA[
:323  %glPLSlices_V_1_load_4 = load i36* %glPLSlices_V_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="260" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="36" op_0_bw="10">
<![CDATA[
:211  %glPLSlices_V_1_load_3 = load i36* %glPLSlices_V_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_3"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="36" op_0_bw="10">
<![CDATA[
:212  %glPLSlices_V_2_load_3 = load i36* %glPLSlices_V_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_3"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="36" op_0_bw="10">
<![CDATA[
:213  %glPLSlices_V_3_load_3 = load i36* %glPLSlices_V_3_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_3"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="36" op_0_bw="10">
<![CDATA[
:214  %glPLSlices_V_4_load_3 = load i36* %glPLSlices_V_4_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_3"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="36" op_0_bw="10">
<![CDATA[
:215  %glPLSlices_V_5_load_3 = load i36* %glPLSlices_V_5_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_3"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="36" op_0_bw="10">
<![CDATA[
:216  %glPLSlices_V_6_load_3 = load i36* %glPLSlices_V_6_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_3"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="36" op_0_bw="10">
<![CDATA[
:217  %glPLSlices_V_7_load_3 = load i36* %glPLSlices_V_7_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_3"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="36" op_0_bw="10">
<![CDATA[
:218  %glPLSlices_V_8_load_3 = load i36* %glPLSlices_V_8_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_3"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="36" op_0_bw="10">
<![CDATA[
:219  %glPLSlices_V_9_load_3 = load i36* %glPLSlices_V_9_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_3"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="36" op_0_bw="10">
<![CDATA[
:220  %glPLSlices_V_10_load_3 = load i36* %glPLSlices_V_10_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_3"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="36" op_0_bw="10">
<![CDATA[
:221  %glPLSlices_V_11_load_3 = load i36* %glPLSlices_V_11_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_3"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="36" op_0_bw="10">
<![CDATA[
:222  %glPLSlices_V_12_load_3 = load i36* %glPLSlices_V_12_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_3"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="36" op_0_bw="10">
<![CDATA[
:223  %glPLSlices_V_13_load_3 = load i36* %glPLSlices_V_13_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_3"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="36" op_0_bw="10">
<![CDATA[
:224  %glPLSlices_V_14_load_3 = load i36* %glPLSlices_V_14_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_3"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="36" op_0_bw="10">
<![CDATA[
:225  %glPLSlices_V_15_load_3 = load i36* %glPLSlices_V_15_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_3"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="36" op_0_bw="10">
<![CDATA[
:226  %glPLSlices_V_0_load_3 = load i36* %glPLSlices_V_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_3"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:227  %tmp_30 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_1_load_3, i36 %glPLSlices_V_2_load_3, i36 %glPLSlices_V_3_load_3, i36 %glPLSlices_V_4_load_3, i36 %glPLSlices_V_5_load_3, i36 %glPLSlices_V_6_load_3, i36 %glPLSlices_V_7_load_3, i36 %glPLSlices_V_8_load_3, i36 %glPLSlices_V_9_load_3, i36 %glPLSlices_V_10_load_3, i36 %glPLSlices_V_11_load_3, i36 %glPLSlices_V_12_load_3, i36 %glPLSlices_V_13_load_3, i36 %glPLSlices_V_14_load_3, i36 %glPLSlices_V_15_load_3, i36 %glPLSlices_V_0_load_3, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:229  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_30, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:231  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_30, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:233  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_30, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:236  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_30, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:237  %tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_103, i1 %tmp_90, i1 %tmp_80, i1 %tmp_75)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:239  store i4 %tmp_32, i4* @targetBlocks_V_1_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:241  store i4 %tmp_32, i4* @targetBlocks_V_1_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:243  store i4 %tmp_32, i4* @targetBlocks_V_1_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:245  store i4 %tmp_32, i4* @targetBlocks_V_1_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:247  store i4 %tmp_32, i4* @targetBlocks_V_1_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:249  store i4 %tmp_32, i4* @targetBlocks_V_1_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:251  store i4 %tmp_32, i4* @targetBlocks_V_1_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:253  store i4 %tmp_32, i4* @targetBlocks_V_1_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:255  store i4 %tmp_32, i4* @targetBlocks_V_1_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:257  store i4 %tmp_32, i4* @targetBlocks_V_1_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:259  store i4 %tmp_32, i4* @targetBlocks_V_1_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:261  store i4 %tmp_32, i4* @targetBlocks_V_1_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:263  store i4 %tmp_32, i4* @targetBlocks_V_1_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:265  store i4 %tmp_32, i4* @targetBlocks_V_1_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:267  store i4 %tmp_32, i4* @targetBlocks_V_1_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:275  %tmp_104 = add i11 %tmp_26, %newIndex6_cast

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="11">
<![CDATA[
:276  %tmp_107_cast = sext i11 %tmp_104 to i64

]]></Node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277  %glPLSlices_V_0_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_5"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279  %glPLSlices_V_1_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_5"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281  %glPLSlices_V_10_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_5"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283  %glPLSlices_V_11_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_5"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285  %glPLSlices_V_12_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_5"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287  %glPLSlices_V_13_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_5"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289  %glPLSlices_V_14_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291  %glPLSlices_V_15_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_5"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293  %glPLSlices_V_2_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_5"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295  %glPLSlices_V_3_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_5"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297  %glPLSlices_V_4_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_5"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299  %glPLSlices_V_5_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_5"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301  %glPLSlices_V_6_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_5"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303  %glPLSlices_V_7_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_5"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305  %glPLSlices_V_8_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_5"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307  %glPLSlices_V_9_addr_5 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_5"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="36" op_0_bw="10">
<![CDATA[
:308  %glPLSlices_V_2_load_4 = load i36* %glPLSlices_V_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_4"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="36" op_0_bw="10">
<![CDATA[
:309  %glPLSlices_V_3_load_4 = load i36* %glPLSlices_V_3_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_4"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="36" op_0_bw="10">
<![CDATA[
:310  %glPLSlices_V_4_load_4 = load i36* %glPLSlices_V_4_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_4"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="36" op_0_bw="10">
<![CDATA[
:311  %glPLSlices_V_5_load_4 = load i36* %glPLSlices_V_5_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_4"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="36" op_0_bw="10">
<![CDATA[
:312  %glPLSlices_V_6_load_4 = load i36* %glPLSlices_V_6_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_4"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="36" op_0_bw="10">
<![CDATA[
:313  %glPLSlices_V_7_load_4 = load i36* %glPLSlices_V_7_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_4"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="36" op_0_bw="10">
<![CDATA[
:314  %glPLSlices_V_8_load_4 = load i36* %glPLSlices_V_8_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_4"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="36" op_0_bw="10">
<![CDATA[
:315  %glPLSlices_V_9_load_4 = load i36* %glPLSlices_V_9_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_4"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="36" op_0_bw="10">
<![CDATA[
:316  %glPLSlices_V_10_load_4 = load i36* %glPLSlices_V_10_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_4"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="36" op_0_bw="10">
<![CDATA[
:317  %glPLSlices_V_11_load_4 = load i36* %glPLSlices_V_11_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_4"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="36" op_0_bw="10">
<![CDATA[
:318  %glPLSlices_V_12_load_4 = load i36* %glPLSlices_V_12_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_4"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="36" op_0_bw="10">
<![CDATA[
:319  %glPLSlices_V_13_load_4 = load i36* %glPLSlices_V_13_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_4"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="36" op_0_bw="10">
<![CDATA[
:320  %glPLSlices_V_14_load_4 = load i36* %glPLSlices_V_14_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_4"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="36" op_0_bw="10">
<![CDATA[
:321  %glPLSlices_V_15_load_4 = load i36* %glPLSlices_V_15_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_4"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="36" op_0_bw="10">
<![CDATA[
:322  %glPLSlices_V_0_load_4 = load i36* %glPLSlices_V_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_4"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="36" op_0_bw="10">
<![CDATA[
:323  %glPLSlices_V_1_load_4 = load i36* %glPLSlices_V_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_4"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:324  %tmp_37 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_2_load_4, i36 %glPLSlices_V_3_load_4, i36 %glPLSlices_V_4_load_4, i36 %glPLSlices_V_5_load_4, i36 %glPLSlices_V_6_load_4, i36 %glPLSlices_V_7_load_4, i36 %glPLSlices_V_8_load_4, i36 %glPLSlices_V_9_load_4, i36 %glPLSlices_V_10_load_4, i36 %glPLSlices_V_11_load_4, i36 %glPLSlices_V_12_load_4, i36 %glPLSlices_V_13_load_4, i36 %glPLSlices_V_14_load_4, i36 %glPLSlices_V_15_load_4, i36 %glPLSlices_V_0_load_4, i36 %glPLSlices_V_1_load_4, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="36" op_0_bw="10">
<![CDATA[
:326  %glPLSlices_V_2_load_5 = load i36* %glPLSlices_V_2_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_5"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="36" op_0_bw="10">
<![CDATA[
:327  %glPLSlices_V_3_load_5 = load i36* %glPLSlices_V_3_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_5"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="36" op_0_bw="10">
<![CDATA[
:328  %glPLSlices_V_4_load_5 = load i36* %glPLSlices_V_4_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_5"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="36" op_0_bw="10">
<![CDATA[
:329  %glPLSlices_V_5_load_5 = load i36* %glPLSlices_V_5_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_5"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="36" op_0_bw="10">
<![CDATA[
:330  %glPLSlices_V_6_load_5 = load i36* %glPLSlices_V_6_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_5"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="36" op_0_bw="10">
<![CDATA[
:331  %glPLSlices_V_7_load_5 = load i36* %glPLSlices_V_7_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_5"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="36" op_0_bw="10">
<![CDATA[
:332  %glPLSlices_V_8_load_5 = load i36* %glPLSlices_V_8_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_5"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="36" op_0_bw="10">
<![CDATA[
:333  %glPLSlices_V_9_load_5 = load i36* %glPLSlices_V_9_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_5"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="36" op_0_bw="10">
<![CDATA[
:334  %glPLSlices_V_10_load_5 = load i36* %glPLSlices_V_10_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_5"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="36" op_0_bw="10">
<![CDATA[
:335  %glPLSlices_V_11_load_5 = load i36* %glPLSlices_V_11_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_5"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="36" op_0_bw="10">
<![CDATA[
:336  %glPLSlices_V_12_load_5 = load i36* %glPLSlices_V_12_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_5"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="36" op_0_bw="10">
<![CDATA[
:337  %glPLSlices_V_13_load_5 = load i36* %glPLSlices_V_13_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_5"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="36" op_0_bw="10">
<![CDATA[
:338  %glPLSlices_V_14_load_5 = load i36* %glPLSlices_V_14_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_5"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="36" op_0_bw="10">
<![CDATA[
:339  %glPLSlices_V_15_load_5 = load i36* %glPLSlices_V_15_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_5"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="36" op_0_bw="10">
<![CDATA[
:340  %glPLSlices_V_0_load_5 = load i36* %glPLSlices_V_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_5"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="36" op_0_bw="10">
<![CDATA[
:341  %glPLSlices_V_1_load_5 = load i36* %glPLSlices_V_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_5"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:343  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_37, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:345  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_37, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:347  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_37, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:349  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_37, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:350  %tmp_39 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_119, i1 %tmp_114, i1 %tmp_109, i1 %tmp_107)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:353  store i4 %tmp_39, i4* @refBlock_V_2_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:355  store i4 %tmp_39, i4* @refBlock_V_2_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:357  store i4 %tmp_39, i4* @refBlock_V_2_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:359  store i4 %tmp_39, i4* @refBlock_V_2_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:361  store i4 %tmp_39, i4* @refBlock_V_2_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:363  store i4 %tmp_39, i4* @refBlock_V_2_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:365  store i4 %tmp_39, i4* @refBlock_V_2_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:367  store i4 %tmp_39, i4* @refBlock_V_2_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:369  store i4 %tmp_39, i4* @refBlock_V_2_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:371  store i4 %tmp_39, i4* @refBlock_V_2_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:373  store i4 %tmp_39, i4* @refBlock_V_2_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:375  store i4 %tmp_39, i4* @refBlock_V_2_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:377  store i4 %tmp_39, i4* @refBlock_V_2_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:379  store i4 %tmp_39, i4* @refBlock_V_2_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:381  store i4 %tmp_39, i4* @refBlock_V_2_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:384  %tmp_36_3 = add i20 %tmp_s, 3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:385  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_3, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:386  %newIndex8_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_3, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex8_cast"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:387  %tmp_112 = add i11 %tmp_22, %newIndex8_cast

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="11">
<![CDATA[
:388  %tmp_112_cast = sext i11 %tmp_112 to i64

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:389  %glPLSlices_V_0_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_6"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:393  %glPLSlices_V_1_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_6"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:395  %glPLSlices_V_10_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_6"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:397  %glPLSlices_V_11_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_6"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:399  %glPLSlices_V_12_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_6"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:401  %glPLSlices_V_13_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_6"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:403  %glPLSlices_V_14_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_6"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:405  %glPLSlices_V_15_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_6"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:407  %glPLSlices_V_2_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_6"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:409  %glPLSlices_V_3_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_6"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:411  %glPLSlices_V_4_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_6"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:413  %glPLSlices_V_5_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_6"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:415  %glPLSlices_V_6_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_6"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:417  %glPLSlices_V_7_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_6"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:419  %glPLSlices_V_8_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_6"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:421  %glPLSlices_V_9_addr_6 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_6"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="36" op_0_bw="10">
<![CDATA[
:423  %glPLSlices_V_3_load_6 = load i36* %glPLSlices_V_3_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_6"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="36" op_0_bw="10">
<![CDATA[
:424  %glPLSlices_V_4_load_6 = load i36* %glPLSlices_V_4_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_6"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="36" op_0_bw="10">
<![CDATA[
:425  %glPLSlices_V_5_load_6 = load i36* %glPLSlices_V_5_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_6"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="36" op_0_bw="10">
<![CDATA[
:426  %glPLSlices_V_6_load_6 = load i36* %glPLSlices_V_6_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_6"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="36" op_0_bw="10">
<![CDATA[
:427  %glPLSlices_V_7_load_6 = load i36* %glPLSlices_V_7_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_6"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="36" op_0_bw="10">
<![CDATA[
:428  %glPLSlices_V_8_load_6 = load i36* %glPLSlices_V_8_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_6"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="36" op_0_bw="10">
<![CDATA[
:429  %glPLSlices_V_9_load_6 = load i36* %glPLSlices_V_9_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_6"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="36" op_0_bw="10">
<![CDATA[
:430  %glPLSlices_V_10_load_6 = load i36* %glPLSlices_V_10_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_6"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="36" op_0_bw="10">
<![CDATA[
:431  %glPLSlices_V_11_load_6 = load i36* %glPLSlices_V_11_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_6"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="36" op_0_bw="10">
<![CDATA[
:432  %glPLSlices_V_12_load_6 = load i36* %glPLSlices_V_12_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_6"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="36" op_0_bw="10">
<![CDATA[
:433  %glPLSlices_V_13_load_6 = load i36* %glPLSlices_V_13_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_6"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="36" op_0_bw="10">
<![CDATA[
:434  %glPLSlices_V_14_load_6 = load i36* %glPLSlices_V_14_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_6"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="36" op_0_bw="10">
<![CDATA[
:435  %glPLSlices_V_15_load_6 = load i36* %glPLSlices_V_15_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_6"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="36" op_0_bw="10">
<![CDATA[
:436  %glPLSlices_V_0_load_6 = load i36* %glPLSlices_V_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_6"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="36" op_0_bw="10">
<![CDATA[
:437  %glPLSlices_V_1_load_6 = load i36* %glPLSlices_V_1_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_6"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="36" op_0_bw="10">
<![CDATA[
:438  %glPLSlices_V_2_load_6 = load i36* %glPLSlices_V_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="405" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="36" op_0_bw="10">
<![CDATA[
:326  %glPLSlices_V_2_load_5 = load i36* %glPLSlices_V_2_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_5"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="36" op_0_bw="10">
<![CDATA[
:327  %glPLSlices_V_3_load_5 = load i36* %glPLSlices_V_3_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_5"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="36" op_0_bw="10">
<![CDATA[
:328  %glPLSlices_V_4_load_5 = load i36* %glPLSlices_V_4_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_5"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="36" op_0_bw="10">
<![CDATA[
:329  %glPLSlices_V_5_load_5 = load i36* %glPLSlices_V_5_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_5"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="36" op_0_bw="10">
<![CDATA[
:330  %glPLSlices_V_6_load_5 = load i36* %glPLSlices_V_6_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_5"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="36" op_0_bw="10">
<![CDATA[
:331  %glPLSlices_V_7_load_5 = load i36* %glPLSlices_V_7_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_5"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="36" op_0_bw="10">
<![CDATA[
:332  %glPLSlices_V_8_load_5 = load i36* %glPLSlices_V_8_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_5"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="36" op_0_bw="10">
<![CDATA[
:333  %glPLSlices_V_9_load_5 = load i36* %glPLSlices_V_9_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_5"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="36" op_0_bw="10">
<![CDATA[
:334  %glPLSlices_V_10_load_5 = load i36* %glPLSlices_V_10_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_5"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="36" op_0_bw="10">
<![CDATA[
:335  %glPLSlices_V_11_load_5 = load i36* %glPLSlices_V_11_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_5"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="36" op_0_bw="10">
<![CDATA[
:336  %glPLSlices_V_12_load_5 = load i36* %glPLSlices_V_12_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_5"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="36" op_0_bw="10">
<![CDATA[
:337  %glPLSlices_V_13_load_5 = load i36* %glPLSlices_V_13_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_5"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="36" op_0_bw="10">
<![CDATA[
:338  %glPLSlices_V_14_load_5 = load i36* %glPLSlices_V_14_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_5"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="36" op_0_bw="10">
<![CDATA[
:339  %glPLSlices_V_15_load_5 = load i36* %glPLSlices_V_15_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_5"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="36" op_0_bw="10">
<![CDATA[
:340  %glPLSlices_V_0_load_5 = load i36* %glPLSlices_V_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_5"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="36" op_0_bw="10">
<![CDATA[
:341  %glPLSlices_V_1_load_5 = load i36* %glPLSlices_V_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_5"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:342  %tmp_38 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_2_load_5, i36 %glPLSlices_V_3_load_5, i36 %glPLSlices_V_4_load_5, i36 %glPLSlices_V_5_load_5, i36 %glPLSlices_V_6_load_5, i36 %glPLSlices_V_7_load_5, i36 %glPLSlices_V_8_load_5, i36 %glPLSlices_V_9_load_5, i36 %glPLSlices_V_10_load_5, i36 %glPLSlices_V_11_load_5, i36 %glPLSlices_V_12_load_5, i36 %glPLSlices_V_13_load_5, i36 %glPLSlices_V_14_load_5, i36 %glPLSlices_V_15_load_5, i36 %glPLSlices_V_0_load_5, i36 %glPLSlices_V_1_load_5, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:344  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_38, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:346  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_38, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:348  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_38, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:351  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_38, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:352  %tmp_40 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_123, i1 %tmp_118, i1 %tmp_113, i1 %tmp_108)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:354  store i4 %tmp_40, i4* @targetBlocks_V_2_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:356  store i4 %tmp_40, i4* @targetBlocks_V_2_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:358  store i4 %tmp_40, i4* @targetBlocks_V_2_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:360  store i4 %tmp_40, i4* @targetBlocks_V_2_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:362  store i4 %tmp_40, i4* @targetBlocks_V_2_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:364  store i4 %tmp_40, i4* @targetBlocks_V_2_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:366  store i4 %tmp_40, i4* @targetBlocks_V_2_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:368  store i4 %tmp_40, i4* @targetBlocks_V_2_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:370  store i4 %tmp_40, i4* @targetBlocks_V_2_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:372  store i4 %tmp_40, i4* @targetBlocks_V_2_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:374  store i4 %tmp_40, i4* @targetBlocks_V_2_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:376  store i4 %tmp_40, i4* @targetBlocks_V_2_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:378  store i4 %tmp_40, i4* @targetBlocks_V_2_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:380  store i4 %tmp_40, i4* @targetBlocks_V_2_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:382  store i4 %tmp_40, i4* @targetBlocks_V_2_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:390  %tmp_117 = add i11 %tmp_26, %newIndex8_cast

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="11">
<![CDATA[
:391  %tmp_117_cast = sext i11 %tmp_117 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:392  %glPLSlices_V_0_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_7"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:394  %glPLSlices_V_1_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_7"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:396  %glPLSlices_V_10_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_7"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:398  %glPLSlices_V_11_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_7"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:400  %glPLSlices_V_12_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_7"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:402  %glPLSlices_V_13_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_7"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:404  %glPLSlices_V_14_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_7"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:406  %glPLSlices_V_15_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_7"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:408  %glPLSlices_V_2_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_7"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:410  %glPLSlices_V_3_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_7"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:412  %glPLSlices_V_4_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_7"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:414  %glPLSlices_V_5_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_7"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:416  %glPLSlices_V_6_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_7"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:418  %glPLSlices_V_7_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_7"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:420  %glPLSlices_V_8_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_7"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:422  %glPLSlices_V_9_addr_7 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_7"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="36" op_0_bw="10">
<![CDATA[
:423  %glPLSlices_V_3_load_6 = load i36* %glPLSlices_V_3_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_6"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="36" op_0_bw="10">
<![CDATA[
:424  %glPLSlices_V_4_load_6 = load i36* %glPLSlices_V_4_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_6"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="36" op_0_bw="10">
<![CDATA[
:425  %glPLSlices_V_5_load_6 = load i36* %glPLSlices_V_5_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_6"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="36" op_0_bw="10">
<![CDATA[
:426  %glPLSlices_V_6_load_6 = load i36* %glPLSlices_V_6_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_6"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="36" op_0_bw="10">
<![CDATA[
:427  %glPLSlices_V_7_load_6 = load i36* %glPLSlices_V_7_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_6"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="36" op_0_bw="10">
<![CDATA[
:428  %glPLSlices_V_8_load_6 = load i36* %glPLSlices_V_8_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_6"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="36" op_0_bw="10">
<![CDATA[
:429  %glPLSlices_V_9_load_6 = load i36* %glPLSlices_V_9_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_6"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="36" op_0_bw="10">
<![CDATA[
:430  %glPLSlices_V_10_load_6 = load i36* %glPLSlices_V_10_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_6"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="36" op_0_bw="10">
<![CDATA[
:431  %glPLSlices_V_11_load_6 = load i36* %glPLSlices_V_11_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_6"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="36" op_0_bw="10">
<![CDATA[
:432  %glPLSlices_V_12_load_6 = load i36* %glPLSlices_V_12_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_6"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="36" op_0_bw="10">
<![CDATA[
:433  %glPLSlices_V_13_load_6 = load i36* %glPLSlices_V_13_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_6"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="36" op_0_bw="10">
<![CDATA[
:434  %glPLSlices_V_14_load_6 = load i36* %glPLSlices_V_14_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_6"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="36" op_0_bw="10">
<![CDATA[
:435  %glPLSlices_V_15_load_6 = load i36* %glPLSlices_V_15_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_6"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="36" op_0_bw="10">
<![CDATA[
:436  %glPLSlices_V_0_load_6 = load i36* %glPLSlices_V_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_6"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="36" op_0_bw="10">
<![CDATA[
:437  %glPLSlices_V_1_load_6 = load i36* %glPLSlices_V_1_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_6"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="36" op_0_bw="10">
<![CDATA[
:438  %glPLSlices_V_2_load_6 = load i36* %glPLSlices_V_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_6"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:439  %tmp_45 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_3_load_6, i36 %glPLSlices_V_4_load_6, i36 %glPLSlices_V_5_load_6, i36 %glPLSlices_V_6_load_6, i36 %glPLSlices_V_7_load_6, i36 %glPLSlices_V_8_load_6, i36 %glPLSlices_V_9_load_6, i36 %glPLSlices_V_10_load_6, i36 %glPLSlices_V_11_load_6, i36 %glPLSlices_V_12_load_6, i36 %glPLSlices_V_13_load_6, i36 %glPLSlices_V_14_load_6, i36 %glPLSlices_V_15_load_6, i36 %glPLSlices_V_0_load_6, i36 %glPLSlices_V_1_load_6, i36 %glPLSlices_V_2_load_6, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="36" op_0_bw="10">
<![CDATA[
:441  %glPLSlices_V_3_load_7 = load i36* %glPLSlices_V_3_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_7"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="36" op_0_bw="10">
<![CDATA[
:442  %glPLSlices_V_4_load_7 = load i36* %glPLSlices_V_4_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_7"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="36" op_0_bw="10">
<![CDATA[
:443  %glPLSlices_V_5_load_7 = load i36* %glPLSlices_V_5_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_7"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="36" op_0_bw="10">
<![CDATA[
:444  %glPLSlices_V_6_load_7 = load i36* %glPLSlices_V_6_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_7"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="36" op_0_bw="10">
<![CDATA[
:445  %glPLSlices_V_7_load_7 = load i36* %glPLSlices_V_7_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_7"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="36" op_0_bw="10">
<![CDATA[
:446  %glPLSlices_V_8_load_7 = load i36* %glPLSlices_V_8_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_7"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="36" op_0_bw="10">
<![CDATA[
:447  %glPLSlices_V_9_load_7 = load i36* %glPLSlices_V_9_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_7"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="36" op_0_bw="10">
<![CDATA[
:448  %glPLSlices_V_10_load_7 = load i36* %glPLSlices_V_10_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_7"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="36" op_0_bw="10">
<![CDATA[
:449  %glPLSlices_V_11_load_7 = load i36* %glPLSlices_V_11_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_7"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="36" op_0_bw="10">
<![CDATA[
:450  %glPLSlices_V_12_load_7 = load i36* %glPLSlices_V_12_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_7"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="36" op_0_bw="10">
<![CDATA[
:451  %glPLSlices_V_13_load_7 = load i36* %glPLSlices_V_13_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_7"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="36" op_0_bw="10">
<![CDATA[
:452  %glPLSlices_V_14_load_7 = load i36* %glPLSlices_V_14_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_7"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="36" op_0_bw="10">
<![CDATA[
:453  %glPLSlices_V_15_load_7 = load i36* %glPLSlices_V_15_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_7"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="36" op_0_bw="10">
<![CDATA[
:454  %glPLSlices_V_0_load_7 = load i36* %glPLSlices_V_0_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_7"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="36" op_0_bw="10">
<![CDATA[
:455  %glPLSlices_V_1_load_7 = load i36* %glPLSlices_V_1_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_7"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="36" op_0_bw="10">
<![CDATA[
:456  %glPLSlices_V_2_load_7 = load i36* %glPLSlices_V_2_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_7"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:458  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_45, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:460  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_45, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:462  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_45, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:464  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_45, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:465  %tmp_46 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_157, i1 %tmp_134, i1 %tmp_129, i1 %tmp_124)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:468  store i4 %tmp_46, i4* @refBlock_V_3_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:470  store i4 %tmp_46, i4* @refBlock_V_3_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:472  store i4 %tmp_46, i4* @refBlock_V_3_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:474  store i4 %tmp_46, i4* @refBlock_V_3_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:476  store i4 %tmp_46, i4* @refBlock_V_3_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:478  store i4 %tmp_46, i4* @refBlock_V_3_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:480  store i4 %tmp_46, i4* @refBlock_V_3_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:482  store i4 %tmp_46, i4* @refBlock_V_3_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:484  store i4 %tmp_46, i4* @refBlock_V_3_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:486  store i4 %tmp_46, i4* @refBlock_V_3_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:488  store i4 %tmp_46, i4* @refBlock_V_3_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:490  store i4 %tmp_46, i4* @refBlock_V_3_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:492  store i4 %tmp_46, i4* @refBlock_V_3_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:494  store i4 %tmp_46, i4* @refBlock_V_3_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:496  store i4 %tmp_46, i4* @refBlock_V_3_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:499  %tmp_36_4 = add i20 %tmp_s, 4

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:500  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_4, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:501  %newIndex1_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_4, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex1_cast"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:502  %tmp_122 = add i11 %tmp_22, %newIndex1_cast

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="11">
<![CDATA[
:503  %tmp_122_cast = sext i11 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:504  %glPLSlices_V_0_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_8"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:508  %glPLSlices_V_1_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_8"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:510  %glPLSlices_V_10_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_8"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:512  %glPLSlices_V_11_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_8"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:514  %glPLSlices_V_12_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_8"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:516  %glPLSlices_V_13_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_8"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:518  %glPLSlices_V_14_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_8"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:520  %glPLSlices_V_15_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_8"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:522  %glPLSlices_V_2_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_8"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:524  %glPLSlices_V_3_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_8"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:526  %glPLSlices_V_4_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_8"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:528  %glPLSlices_V_5_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_8"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:530  %glPLSlices_V_6_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_8"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:532  %glPLSlices_V_7_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_8"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:534  %glPLSlices_V_8_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_8"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:536  %glPLSlices_V_9_addr_8 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_8"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="36" op_0_bw="10">
<![CDATA[
:538  %glPLSlices_V_4_load_8 = load i36* %glPLSlices_V_4_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_8"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="36" op_0_bw="10">
<![CDATA[
:539  %glPLSlices_V_5_load_8 = load i36* %glPLSlices_V_5_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_8"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="36" op_0_bw="10">
<![CDATA[
:540  %glPLSlices_V_6_load_8 = load i36* %glPLSlices_V_6_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_8"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="36" op_0_bw="10">
<![CDATA[
:541  %glPLSlices_V_7_load_8 = load i36* %glPLSlices_V_7_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_8"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="36" op_0_bw="10">
<![CDATA[
:542  %glPLSlices_V_8_load_8 = load i36* %glPLSlices_V_8_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_8"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="36" op_0_bw="10">
<![CDATA[
:543  %glPLSlices_V_9_load_8 = load i36* %glPLSlices_V_9_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_8"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="36" op_0_bw="10">
<![CDATA[
:544  %glPLSlices_V_10_load_8 = load i36* %glPLSlices_V_10_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_8"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="36" op_0_bw="10">
<![CDATA[
:545  %glPLSlices_V_11_load_8 = load i36* %glPLSlices_V_11_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_8"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="36" op_0_bw="10">
<![CDATA[
:546  %glPLSlices_V_12_load_8 = load i36* %glPLSlices_V_12_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_8"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="36" op_0_bw="10">
<![CDATA[
:547  %glPLSlices_V_13_load_8 = load i36* %glPLSlices_V_13_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_8"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="36" op_0_bw="10">
<![CDATA[
:548  %glPLSlices_V_14_load_8 = load i36* %glPLSlices_V_14_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_8"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="36" op_0_bw="10">
<![CDATA[
:549  %glPLSlices_V_15_load_8 = load i36* %glPLSlices_V_15_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_8"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="36" op_0_bw="10">
<![CDATA[
:550  %glPLSlices_V_0_load_8 = load i36* %glPLSlices_V_0_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_8"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="36" op_0_bw="10">
<![CDATA[
:551  %glPLSlices_V_1_load_8 = load i36* %glPLSlices_V_1_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_8"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="36" op_0_bw="10">
<![CDATA[
:552  %glPLSlices_V_2_load_8 = load i36* %glPLSlices_V_2_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_8"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="36" op_0_bw="10">
<![CDATA[
:553  %glPLSlices_V_3_load_8 = load i36* %glPLSlices_V_3_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="550" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="36" op_0_bw="10">
<![CDATA[
:441  %glPLSlices_V_3_load_7 = load i36* %glPLSlices_V_3_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_7"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="36" op_0_bw="10">
<![CDATA[
:442  %glPLSlices_V_4_load_7 = load i36* %glPLSlices_V_4_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_7"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="36" op_0_bw="10">
<![CDATA[
:443  %glPLSlices_V_5_load_7 = load i36* %glPLSlices_V_5_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_7"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="36" op_0_bw="10">
<![CDATA[
:444  %glPLSlices_V_6_load_7 = load i36* %glPLSlices_V_6_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_7"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="36" op_0_bw="10">
<![CDATA[
:445  %glPLSlices_V_7_load_7 = load i36* %glPLSlices_V_7_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_7"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="36" op_0_bw="10">
<![CDATA[
:446  %glPLSlices_V_8_load_7 = load i36* %glPLSlices_V_8_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_7"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="36" op_0_bw="10">
<![CDATA[
:447  %glPLSlices_V_9_load_7 = load i36* %glPLSlices_V_9_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_7"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="36" op_0_bw="10">
<![CDATA[
:448  %glPLSlices_V_10_load_7 = load i36* %glPLSlices_V_10_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_7"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="36" op_0_bw="10">
<![CDATA[
:449  %glPLSlices_V_11_load_7 = load i36* %glPLSlices_V_11_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_7"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="36" op_0_bw="10">
<![CDATA[
:450  %glPLSlices_V_12_load_7 = load i36* %glPLSlices_V_12_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_7"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="36" op_0_bw="10">
<![CDATA[
:451  %glPLSlices_V_13_load_7 = load i36* %glPLSlices_V_13_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_7"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="36" op_0_bw="10">
<![CDATA[
:452  %glPLSlices_V_14_load_7 = load i36* %glPLSlices_V_14_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_7"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="36" op_0_bw="10">
<![CDATA[
:453  %glPLSlices_V_15_load_7 = load i36* %glPLSlices_V_15_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_7"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="36" op_0_bw="10">
<![CDATA[
:454  %glPLSlices_V_0_load_7 = load i36* %glPLSlices_V_0_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_7"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="36" op_0_bw="10">
<![CDATA[
:455  %glPLSlices_V_1_load_7 = load i36* %glPLSlices_V_1_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_7"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="36" op_0_bw="10">
<![CDATA[
:456  %glPLSlices_V_2_load_7 = load i36* %glPLSlices_V_2_addr_7, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_7"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:457  %tmp_49 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_3_load_7, i36 %glPLSlices_V_4_load_7, i36 %glPLSlices_V_5_load_7, i36 %glPLSlices_V_6_load_7, i36 %glPLSlices_V_7_load_7, i36 %glPLSlices_V_8_load_7, i36 %glPLSlices_V_9_load_7, i36 %glPLSlices_V_10_load_7, i36 %glPLSlices_V_11_load_7, i36 %glPLSlices_V_12_load_7, i36 %glPLSlices_V_13_load_7, i36 %glPLSlices_V_14_load_7, i36 %glPLSlices_V_15_load_7, i36 %glPLSlices_V_0_load_7, i36 %glPLSlices_V_1_load_7, i36 %glPLSlices_V_2_load_7, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:459  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_49, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:461  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_49, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:463  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_49, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:466  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_49, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:467  %tmp_47 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_158, i1 %tmp_156, i1 %tmp_133, i1 %tmp_128)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:469  store i4 %tmp_47, i4* @targetBlocks_V_3_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:471  store i4 %tmp_47, i4* @targetBlocks_V_3_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:473  store i4 %tmp_47, i4* @targetBlocks_V_3_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:475  store i4 %tmp_47, i4* @targetBlocks_V_3_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:477  store i4 %tmp_47, i4* @targetBlocks_V_3_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:479  store i4 %tmp_47, i4* @targetBlocks_V_3_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:481  store i4 %tmp_47, i4* @targetBlocks_V_3_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:483  store i4 %tmp_47, i4* @targetBlocks_V_3_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:485  store i4 %tmp_47, i4* @targetBlocks_V_3_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:487  store i4 %tmp_47, i4* @targetBlocks_V_3_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:489  store i4 %tmp_47, i4* @targetBlocks_V_3_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:491  store i4 %tmp_47, i4* @targetBlocks_V_3_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:493  store i4 %tmp_47, i4* @targetBlocks_V_3_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:495  store i4 %tmp_47, i4* @targetBlocks_V_3_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:497  store i4 %tmp_47, i4* @targetBlocks_V_3_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:505  %tmp_127 = add i11 %tmp_26, %newIndex1_cast

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="11">
<![CDATA[
:506  %tmp_127_cast = sext i11 %tmp_127 to i64

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:507  %glPLSlices_V_0_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_9"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:509  %glPLSlices_V_1_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_9"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:511  %glPLSlices_V_10_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_9"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:513  %glPLSlices_V_11_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_9"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:515  %glPLSlices_V_12_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_9"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:517  %glPLSlices_V_13_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_9"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:519  %glPLSlices_V_14_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_9"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:521  %glPLSlices_V_15_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_9"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:523  %glPLSlices_V_2_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_9"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:525  %glPLSlices_V_3_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_9"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:527  %glPLSlices_V_4_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_9"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:529  %glPLSlices_V_5_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_9"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:531  %glPLSlices_V_6_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_9"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:533  %glPLSlices_V_7_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_9"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:535  %glPLSlices_V_8_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_9"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:537  %glPLSlices_V_9_addr_9 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_9"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="36" op_0_bw="10">
<![CDATA[
:538  %glPLSlices_V_4_load_8 = load i36* %glPLSlices_V_4_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_8"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="36" op_0_bw="10">
<![CDATA[
:539  %glPLSlices_V_5_load_8 = load i36* %glPLSlices_V_5_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_8"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="36" op_0_bw="10">
<![CDATA[
:540  %glPLSlices_V_6_load_8 = load i36* %glPLSlices_V_6_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_8"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="36" op_0_bw="10">
<![CDATA[
:541  %glPLSlices_V_7_load_8 = load i36* %glPLSlices_V_7_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_8"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="36" op_0_bw="10">
<![CDATA[
:542  %glPLSlices_V_8_load_8 = load i36* %glPLSlices_V_8_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_8"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="36" op_0_bw="10">
<![CDATA[
:543  %glPLSlices_V_9_load_8 = load i36* %glPLSlices_V_9_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_8"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="36" op_0_bw="10">
<![CDATA[
:544  %glPLSlices_V_10_load_8 = load i36* %glPLSlices_V_10_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_8"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="36" op_0_bw="10">
<![CDATA[
:545  %glPLSlices_V_11_load_8 = load i36* %glPLSlices_V_11_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_8"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="36" op_0_bw="10">
<![CDATA[
:546  %glPLSlices_V_12_load_8 = load i36* %glPLSlices_V_12_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_8"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="36" op_0_bw="10">
<![CDATA[
:547  %glPLSlices_V_13_load_8 = load i36* %glPLSlices_V_13_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_8"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="36" op_0_bw="10">
<![CDATA[
:548  %glPLSlices_V_14_load_8 = load i36* %glPLSlices_V_14_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_8"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="36" op_0_bw="10">
<![CDATA[
:549  %glPLSlices_V_15_load_8 = load i36* %glPLSlices_V_15_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_8"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="36" op_0_bw="10">
<![CDATA[
:550  %glPLSlices_V_0_load_8 = load i36* %glPLSlices_V_0_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_8"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="36" op_0_bw="10">
<![CDATA[
:551  %glPLSlices_V_1_load_8 = load i36* %glPLSlices_V_1_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_8"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="36" op_0_bw="10">
<![CDATA[
:552  %glPLSlices_V_2_load_8 = load i36* %glPLSlices_V_2_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_8"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="36" op_0_bw="10">
<![CDATA[
:553  %glPLSlices_V_3_load_8 = load i36* %glPLSlices_V_3_addr_8, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_8"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:554  %tmp_59 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_4_load_8, i36 %glPLSlices_V_5_load_8, i36 %glPLSlices_V_6_load_8, i36 %glPLSlices_V_7_load_8, i36 %glPLSlices_V_8_load_8, i36 %glPLSlices_V_9_load_8, i36 %glPLSlices_V_10_load_8, i36 %glPLSlices_V_11_load_8, i36 %glPLSlices_V_12_load_8, i36 %glPLSlices_V_13_load_8, i36 %glPLSlices_V_14_load_8, i36 %glPLSlices_V_15_load_8, i36 %glPLSlices_V_0_load_8, i36 %glPLSlices_V_1_load_8, i36 %glPLSlices_V_2_load_8, i36 %glPLSlices_V_3_load_8, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="36" op_0_bw="10">
<![CDATA[
:556  %glPLSlices_V_4_load_9 = load i36* %glPLSlices_V_4_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_9"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="36" op_0_bw="10">
<![CDATA[
:557  %glPLSlices_V_5_load_9 = load i36* %glPLSlices_V_5_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_9"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="36" op_0_bw="10">
<![CDATA[
:558  %glPLSlices_V_6_load_9 = load i36* %glPLSlices_V_6_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_9"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="36" op_0_bw="10">
<![CDATA[
:559  %glPLSlices_V_7_load_9 = load i36* %glPLSlices_V_7_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_9"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="36" op_0_bw="10">
<![CDATA[
:560  %glPLSlices_V_8_load_9 = load i36* %glPLSlices_V_8_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_9"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="36" op_0_bw="10">
<![CDATA[
:561  %glPLSlices_V_9_load_9 = load i36* %glPLSlices_V_9_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_9"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="36" op_0_bw="10">
<![CDATA[
:562  %glPLSlices_V_10_load_9 = load i36* %glPLSlices_V_10_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_9"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="36" op_0_bw="10">
<![CDATA[
:563  %glPLSlices_V_11_load_9 = load i36* %glPLSlices_V_11_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_9"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="36" op_0_bw="10">
<![CDATA[
:564  %glPLSlices_V_12_load_9 = load i36* %glPLSlices_V_12_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_9"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="36" op_0_bw="10">
<![CDATA[
:565  %glPLSlices_V_13_load_9 = load i36* %glPLSlices_V_13_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_9"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="36" op_0_bw="10">
<![CDATA[
:566  %glPLSlices_V_14_load_9 = load i36* %glPLSlices_V_14_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_9"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="36" op_0_bw="10">
<![CDATA[
:567  %glPLSlices_V_15_load_9 = load i36* %glPLSlices_V_15_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_9"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="36" op_0_bw="10">
<![CDATA[
:568  %glPLSlices_V_0_load_9 = load i36* %glPLSlices_V_0_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_9"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="36" op_0_bw="10">
<![CDATA[
:569  %glPLSlices_V_1_load_9 = load i36* %glPLSlices_V_1_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_9"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="36" op_0_bw="10">
<![CDATA[
:570  %glPLSlices_V_2_load_9 = load i36* %glPLSlices_V_2_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_9"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="36" op_0_bw="10">
<![CDATA[
:571  %glPLSlices_V_3_load_9 = load i36* %glPLSlices_V_3_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_9"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:573  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_59, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:575  %tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_59, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:577  %tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_59, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:579  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_59, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:580  %tmp_51 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_165, i1 %tmp_163, i1 %tmp_161, i1 %tmp_159)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:583  store i4 %tmp_51, i4* @refBlock_V_4_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:585  store i4 %tmp_51, i4* @refBlock_V_4_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:587  store i4 %tmp_51, i4* @refBlock_V_4_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:589  store i4 %tmp_51, i4* @refBlock_V_4_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:591  store i4 %tmp_51, i4* @refBlock_V_4_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:593  store i4 %tmp_51, i4* @refBlock_V_4_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:595  store i4 %tmp_51, i4* @refBlock_V_4_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:597  store i4 %tmp_51, i4* @refBlock_V_4_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:599  store i4 %tmp_51, i4* @refBlock_V_4_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:601  store i4 %tmp_51, i4* @refBlock_V_4_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:603  store i4 %tmp_51, i4* @refBlock_V_4_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:605  store i4 %tmp_51, i4* @refBlock_V_4_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:607  store i4 %tmp_51, i4* @refBlock_V_4_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:609  store i4 %tmp_51, i4* @refBlock_V_4_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:611  store i4 %tmp_51, i4* @refBlock_V_4_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:614  %tmp_36_5 = add i20 %tmp_s, 5

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:615  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_5, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:616  %newIndex_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_5, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex_cast"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:617  %tmp_132 = add i11 %tmp_22, %newIndex_cast

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="11">
<![CDATA[
:618  %tmp_132_cast = sext i11 %tmp_132 to i64

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:619  %glPLSlices_V_0_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_10"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:623  %glPLSlices_V_1_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_10"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:625  %glPLSlices_V_10_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_10"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:627  %glPLSlices_V_11_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_10"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:629  %glPLSlices_V_12_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_10"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:631  %glPLSlices_V_13_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_10"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:633  %glPLSlices_V_14_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_10"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:635  %glPLSlices_V_15_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_10"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:637  %glPLSlices_V_2_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_10"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:639  %glPLSlices_V_3_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_10"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:641  %glPLSlices_V_4_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_10"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:643  %glPLSlices_V_5_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_10"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:645  %glPLSlices_V_6_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_10"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:647  %glPLSlices_V_7_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_10"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:649  %glPLSlices_V_8_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_10"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:651  %glPLSlices_V_9_addr_10 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_10"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="36" op_0_bw="10">
<![CDATA[
:653  %glPLSlices_V_5_load_10 = load i36* %glPLSlices_V_5_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_10"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="36" op_0_bw="10">
<![CDATA[
:654  %glPLSlices_V_6_load_10 = load i36* %glPLSlices_V_6_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_10"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="36" op_0_bw="10">
<![CDATA[
:655  %glPLSlices_V_7_load_10 = load i36* %glPLSlices_V_7_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_10"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="36" op_0_bw="10">
<![CDATA[
:656  %glPLSlices_V_8_load_10 = load i36* %glPLSlices_V_8_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_10"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="36" op_0_bw="10">
<![CDATA[
:657  %glPLSlices_V_9_load_10 = load i36* %glPLSlices_V_9_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_10"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="36" op_0_bw="10">
<![CDATA[
:658  %glPLSlices_V_10_load_10 = load i36* %glPLSlices_V_10_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_10"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="36" op_0_bw="10">
<![CDATA[
:659  %glPLSlices_V_11_load_10 = load i36* %glPLSlices_V_11_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_10"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="36" op_0_bw="10">
<![CDATA[
:660  %glPLSlices_V_12_load_10 = load i36* %glPLSlices_V_12_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_10"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="36" op_0_bw="10">
<![CDATA[
:661  %glPLSlices_V_13_load_10 = load i36* %glPLSlices_V_13_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_10"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="36" op_0_bw="10">
<![CDATA[
:662  %glPLSlices_V_14_load_10 = load i36* %glPLSlices_V_14_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_10"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="36" op_0_bw="10">
<![CDATA[
:663  %glPLSlices_V_15_load_10 = load i36* %glPLSlices_V_15_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_10"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="36" op_0_bw="10">
<![CDATA[
:664  %glPLSlices_V_0_load_10 = load i36* %glPLSlices_V_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_10"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="36" op_0_bw="10">
<![CDATA[
:665  %glPLSlices_V_1_load_10 = load i36* %glPLSlices_V_1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_10"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="36" op_0_bw="10">
<![CDATA[
:666  %glPLSlices_V_2_load_10 = load i36* %glPLSlices_V_2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_10"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="36" op_0_bw="10">
<![CDATA[
:667  %glPLSlices_V_3_load_10 = load i36* %glPLSlices_V_3_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_10"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="36" op_0_bw="10">
<![CDATA[
:668  %glPLSlices_V_4_load_10 = load i36* %glPLSlices_V_4_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="695" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="36" op_0_bw="10">
<![CDATA[
:556  %glPLSlices_V_4_load_9 = load i36* %glPLSlices_V_4_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_9"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="36" op_0_bw="10">
<![CDATA[
:557  %glPLSlices_V_5_load_9 = load i36* %glPLSlices_V_5_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_9"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="36" op_0_bw="10">
<![CDATA[
:558  %glPLSlices_V_6_load_9 = load i36* %glPLSlices_V_6_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_9"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="36" op_0_bw="10">
<![CDATA[
:559  %glPLSlices_V_7_load_9 = load i36* %glPLSlices_V_7_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_9"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="36" op_0_bw="10">
<![CDATA[
:560  %glPLSlices_V_8_load_9 = load i36* %glPLSlices_V_8_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_9"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="36" op_0_bw="10">
<![CDATA[
:561  %glPLSlices_V_9_load_9 = load i36* %glPLSlices_V_9_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_9"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="36" op_0_bw="10">
<![CDATA[
:562  %glPLSlices_V_10_load_9 = load i36* %glPLSlices_V_10_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_9"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="36" op_0_bw="10">
<![CDATA[
:563  %glPLSlices_V_11_load_9 = load i36* %glPLSlices_V_11_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_9"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="36" op_0_bw="10">
<![CDATA[
:564  %glPLSlices_V_12_load_9 = load i36* %glPLSlices_V_12_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_9"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="36" op_0_bw="10">
<![CDATA[
:565  %glPLSlices_V_13_load_9 = load i36* %glPLSlices_V_13_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_9"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="36" op_0_bw="10">
<![CDATA[
:566  %glPLSlices_V_14_load_9 = load i36* %glPLSlices_V_14_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_9"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="36" op_0_bw="10">
<![CDATA[
:567  %glPLSlices_V_15_load_9 = load i36* %glPLSlices_V_15_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_9"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="36" op_0_bw="10">
<![CDATA[
:568  %glPLSlices_V_0_load_9 = load i36* %glPLSlices_V_0_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_9"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="36" op_0_bw="10">
<![CDATA[
:569  %glPLSlices_V_1_load_9 = load i36* %glPLSlices_V_1_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_9"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="36" op_0_bw="10">
<![CDATA[
:570  %glPLSlices_V_2_load_9 = load i36* %glPLSlices_V_2_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_9"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="36" op_0_bw="10">
<![CDATA[
:571  %glPLSlices_V_3_load_9 = load i36* %glPLSlices_V_3_addr_9, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_9"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:572  %tmp_60 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_4_load_9, i36 %glPLSlices_V_5_load_9, i36 %glPLSlices_V_6_load_9, i36 %glPLSlices_V_7_load_9, i36 %glPLSlices_V_8_load_9, i36 %glPLSlices_V_9_load_9, i36 %glPLSlices_V_10_load_9, i36 %glPLSlices_V_11_load_9, i36 %glPLSlices_V_12_load_9, i36 %glPLSlices_V_13_load_9, i36 %glPLSlices_V_14_load_9, i36 %glPLSlices_V_15_load_9, i36 %glPLSlices_V_0_load_9, i36 %glPLSlices_V_1_load_9, i36 %glPLSlices_V_2_load_9, i36 %glPLSlices_V_3_load_9, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:574  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_60, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:576  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_60, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:578  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_60, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:581  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_60, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:582  %tmp_52 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_166, i1 %tmp_164, i1 %tmp_162, i1 %tmp_160)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:584  store i4 %tmp_52, i4* @targetBlocks_V_4_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:586  store i4 %tmp_52, i4* @targetBlocks_V_4_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:588  store i4 %tmp_52, i4* @targetBlocks_V_4_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:590  store i4 %tmp_52, i4* @targetBlocks_V_4_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:592  store i4 %tmp_52, i4* @targetBlocks_V_4_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:594  store i4 %tmp_52, i4* @targetBlocks_V_4_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:596  store i4 %tmp_52, i4* @targetBlocks_V_4_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:598  store i4 %tmp_52, i4* @targetBlocks_V_4_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:600  store i4 %tmp_52, i4* @targetBlocks_V_4_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:602  store i4 %tmp_52, i4* @targetBlocks_V_4_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:604  store i4 %tmp_52, i4* @targetBlocks_V_4_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:606  store i4 %tmp_52, i4* @targetBlocks_V_4_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:608  store i4 %tmp_52, i4* @targetBlocks_V_4_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:610  store i4 %tmp_52, i4* @targetBlocks_V_4_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:612  store i4 %tmp_52, i4* @targetBlocks_V_4_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:620  %tmp_137 = add i11 %tmp_26, %newIndex_cast

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="733" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="11">
<![CDATA[
:621  %tmp_137_cast = sext i11 %tmp_137 to i64

]]></Node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="734" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:622  %glPLSlices_V_0_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_11"/></StgValue>
</operation>

<operation id="735" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:624  %glPLSlices_V_1_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_11"/></StgValue>
</operation>

<operation id="736" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:626  %glPLSlices_V_10_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_11"/></StgValue>
</operation>

<operation id="737" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:628  %glPLSlices_V_11_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_11"/></StgValue>
</operation>

<operation id="738" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:630  %glPLSlices_V_12_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_11"/></StgValue>
</operation>

<operation id="739" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:632  %glPLSlices_V_13_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_11"/></StgValue>
</operation>

<operation id="740" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:634  %glPLSlices_V_14_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_11"/></StgValue>
</operation>

<operation id="741" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:636  %glPLSlices_V_15_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_11"/></StgValue>
</operation>

<operation id="742" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:638  %glPLSlices_V_2_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_11"/></StgValue>
</operation>

<operation id="743" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:640  %glPLSlices_V_3_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_11"/></StgValue>
</operation>

<operation id="744" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:642  %glPLSlices_V_4_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_11"/></StgValue>
</operation>

<operation id="745" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:644  %glPLSlices_V_5_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_11"/></StgValue>
</operation>

<operation id="746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:646  %glPLSlices_V_6_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_11"/></StgValue>
</operation>

<operation id="747" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:648  %glPLSlices_V_7_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_11"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:650  %glPLSlices_V_8_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_11"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:652  %glPLSlices_V_9_addr_11 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_11"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="36" op_0_bw="10">
<![CDATA[
:653  %glPLSlices_V_5_load_10 = load i36* %glPLSlices_V_5_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_10"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="36" op_0_bw="10">
<![CDATA[
:654  %glPLSlices_V_6_load_10 = load i36* %glPLSlices_V_6_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_10"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="36" op_0_bw="10">
<![CDATA[
:655  %glPLSlices_V_7_load_10 = load i36* %glPLSlices_V_7_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_10"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="36" op_0_bw="10">
<![CDATA[
:656  %glPLSlices_V_8_load_10 = load i36* %glPLSlices_V_8_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_10"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="36" op_0_bw="10">
<![CDATA[
:657  %glPLSlices_V_9_load_10 = load i36* %glPLSlices_V_9_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_10"/></StgValue>
</operation>

<operation id="755" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="36" op_0_bw="10">
<![CDATA[
:658  %glPLSlices_V_10_load_10 = load i36* %glPLSlices_V_10_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_10"/></StgValue>
</operation>

<operation id="756" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="36" op_0_bw="10">
<![CDATA[
:659  %glPLSlices_V_11_load_10 = load i36* %glPLSlices_V_11_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_10"/></StgValue>
</operation>

<operation id="757" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="36" op_0_bw="10">
<![CDATA[
:660  %glPLSlices_V_12_load_10 = load i36* %glPLSlices_V_12_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_10"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="36" op_0_bw="10">
<![CDATA[
:661  %glPLSlices_V_13_load_10 = load i36* %glPLSlices_V_13_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_10"/></StgValue>
</operation>

<operation id="759" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="36" op_0_bw="10">
<![CDATA[
:662  %glPLSlices_V_14_load_10 = load i36* %glPLSlices_V_14_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_10"/></StgValue>
</operation>

<operation id="760" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="36" op_0_bw="10">
<![CDATA[
:663  %glPLSlices_V_15_load_10 = load i36* %glPLSlices_V_15_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_10"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="36" op_0_bw="10">
<![CDATA[
:664  %glPLSlices_V_0_load_10 = load i36* %glPLSlices_V_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_10"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="36" op_0_bw="10">
<![CDATA[
:665  %glPLSlices_V_1_load_10 = load i36* %glPLSlices_V_1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_10"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="36" op_0_bw="10">
<![CDATA[
:666  %glPLSlices_V_2_load_10 = load i36* %glPLSlices_V_2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_10"/></StgValue>
</operation>

<operation id="764" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="36" op_0_bw="10">
<![CDATA[
:667  %glPLSlices_V_3_load_10 = load i36* %glPLSlices_V_3_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_10"/></StgValue>
</operation>

<operation id="765" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="36" op_0_bw="10">
<![CDATA[
:668  %glPLSlices_V_4_load_10 = load i36* %glPLSlices_V_4_addr_10, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_10"/></StgValue>
</operation>

<operation id="766" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:669  %tmp_70 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_5_load_10, i36 %glPLSlices_V_6_load_10, i36 %glPLSlices_V_7_load_10, i36 %glPLSlices_V_8_load_10, i36 %glPLSlices_V_9_load_10, i36 %glPLSlices_V_10_load_10, i36 %glPLSlices_V_11_load_10, i36 %glPLSlices_V_12_load_10, i36 %glPLSlices_V_13_load_10, i36 %glPLSlices_V_14_load_10, i36 %glPLSlices_V_15_load_10, i36 %glPLSlices_V_0_load_10, i36 %glPLSlices_V_1_load_10, i36 %glPLSlices_V_2_load_10, i36 %glPLSlices_V_3_load_10, i36 %glPLSlices_V_4_load_10, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="767" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="36" op_0_bw="10">
<![CDATA[
:671  %glPLSlices_V_5_load_11 = load i36* %glPLSlices_V_5_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_11"/></StgValue>
</operation>

<operation id="768" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="36" op_0_bw="10">
<![CDATA[
:672  %glPLSlices_V_6_load_11 = load i36* %glPLSlices_V_6_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_11"/></StgValue>
</operation>

<operation id="769" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="36" op_0_bw="10">
<![CDATA[
:673  %glPLSlices_V_7_load_11 = load i36* %glPLSlices_V_7_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_11"/></StgValue>
</operation>

<operation id="770" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="36" op_0_bw="10">
<![CDATA[
:674  %glPLSlices_V_8_load_11 = load i36* %glPLSlices_V_8_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_11"/></StgValue>
</operation>

<operation id="771" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="36" op_0_bw="10">
<![CDATA[
:675  %glPLSlices_V_9_load_11 = load i36* %glPLSlices_V_9_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_11"/></StgValue>
</operation>

<operation id="772" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="36" op_0_bw="10">
<![CDATA[
:676  %glPLSlices_V_10_load_11 = load i36* %glPLSlices_V_10_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_11"/></StgValue>
</operation>

<operation id="773" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="36" op_0_bw="10">
<![CDATA[
:677  %glPLSlices_V_11_load_11 = load i36* %glPLSlices_V_11_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_11"/></StgValue>
</operation>

<operation id="774" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="36" op_0_bw="10">
<![CDATA[
:678  %glPLSlices_V_12_load_11 = load i36* %glPLSlices_V_12_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_11"/></StgValue>
</operation>

<operation id="775" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="36" op_0_bw="10">
<![CDATA[
:679  %glPLSlices_V_13_load_11 = load i36* %glPLSlices_V_13_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_11"/></StgValue>
</operation>

<operation id="776" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="36" op_0_bw="10">
<![CDATA[
:680  %glPLSlices_V_14_load_11 = load i36* %glPLSlices_V_14_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_11"/></StgValue>
</operation>

<operation id="777" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="36" op_0_bw="10">
<![CDATA[
:681  %glPLSlices_V_15_load_11 = load i36* %glPLSlices_V_15_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_11"/></StgValue>
</operation>

<operation id="778" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="36" op_0_bw="10">
<![CDATA[
:682  %glPLSlices_V_0_load_11 = load i36* %glPLSlices_V_0_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_11"/></StgValue>
</operation>

<operation id="779" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="36" op_0_bw="10">
<![CDATA[
:683  %glPLSlices_V_1_load_11 = load i36* %glPLSlices_V_1_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_11"/></StgValue>
</operation>

<operation id="780" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="36" op_0_bw="10">
<![CDATA[
:684  %glPLSlices_V_2_load_11 = load i36* %glPLSlices_V_2_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_11"/></StgValue>
</operation>

<operation id="781" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="36" op_0_bw="10">
<![CDATA[
:685  %glPLSlices_V_3_load_11 = load i36* %glPLSlices_V_3_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_11"/></StgValue>
</operation>

<operation id="782" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="36" op_0_bw="10">
<![CDATA[
:686  %glPLSlices_V_4_load_11 = load i36* %glPLSlices_V_4_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_11"/></StgValue>
</operation>

<operation id="783" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:688  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_70, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="784" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:690  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_70, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="785" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:692  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_70, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="786" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:694  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_70, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="787" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:695  %tmp_56 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_173, i1 %tmp_171, i1 %tmp_169, i1 %tmp_167)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="788" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:698  store i4 %tmp_56, i4* @refBlock_V_5_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:700  store i4 %tmp_56, i4* @refBlock_V_5_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:702  store i4 %tmp_56, i4* @refBlock_V_5_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:704  store i4 %tmp_56, i4* @refBlock_V_5_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:706  store i4 %tmp_56, i4* @refBlock_V_5_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:708  store i4 %tmp_56, i4* @refBlock_V_5_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:710  store i4 %tmp_56, i4* @refBlock_V_5_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:712  store i4 %tmp_56, i4* @refBlock_V_5_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:714  store i4 %tmp_56, i4* @refBlock_V_5_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:716  store i4 %tmp_56, i4* @refBlock_V_5_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:718  store i4 %tmp_56, i4* @refBlock_V_5_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:720  store i4 %tmp_56, i4* @refBlock_V_5_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:722  store i4 %tmp_56, i4* @refBlock_V_5_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:724  store i4 %tmp_56, i4* @refBlock_V_5_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:726  store i4 %tmp_56, i4* @refBlock_V_5_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="7" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:729  %tmp_36_6 = add i20 %tmp_s, 6

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="804" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:730  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_6, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:731  %newIndex3_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_6, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex3_cast"/></StgValue>
</operation>

<operation id="806" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:732  %tmp_138 = add i11 %tmp_22, %newIndex3_cast

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="807" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="11">
<![CDATA[
:733  %tmp_138_cast = sext i11 %tmp_138 to i64

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="808" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:734  %glPLSlices_V_0_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_12"/></StgValue>
</operation>

<operation id="809" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:738  %glPLSlices_V_1_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_12"/></StgValue>
</operation>

<operation id="810" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:740  %glPLSlices_V_10_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_12"/></StgValue>
</operation>

<operation id="811" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:742  %glPLSlices_V_11_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_12"/></StgValue>
</operation>

<operation id="812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:744  %glPLSlices_V_12_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_12"/></StgValue>
</operation>

<operation id="813" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:746  %glPLSlices_V_13_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_12"/></StgValue>
</operation>

<operation id="814" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:748  %glPLSlices_V_14_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_12"/></StgValue>
</operation>

<operation id="815" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:750  %glPLSlices_V_15_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_12"/></StgValue>
</operation>

<operation id="816" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:752  %glPLSlices_V_2_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_12"/></StgValue>
</operation>

<operation id="817" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:754  %glPLSlices_V_3_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_12"/></StgValue>
</operation>

<operation id="818" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:756  %glPLSlices_V_4_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_12"/></StgValue>
</operation>

<operation id="819" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:758  %glPLSlices_V_5_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_12"/></StgValue>
</operation>

<operation id="820" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:760  %glPLSlices_V_6_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_12"/></StgValue>
</operation>

<operation id="821" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:762  %glPLSlices_V_7_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_12"/></StgValue>
</operation>

<operation id="822" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:764  %glPLSlices_V_8_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_12"/></StgValue>
</operation>

<operation id="823" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:766  %glPLSlices_V_9_addr_12 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_12"/></StgValue>
</operation>

<operation id="824" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="36" op_0_bw="10">
<![CDATA[
:768  %glPLSlices_V_6_load_12 = load i36* %glPLSlices_V_6_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_12"/></StgValue>
</operation>

<operation id="825" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="36" op_0_bw="10">
<![CDATA[
:769  %glPLSlices_V_7_load_12 = load i36* %glPLSlices_V_7_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_12"/></StgValue>
</operation>

<operation id="826" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="36" op_0_bw="10">
<![CDATA[
:770  %glPLSlices_V_8_load_12 = load i36* %glPLSlices_V_8_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_12"/></StgValue>
</operation>

<operation id="827" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="36" op_0_bw="10">
<![CDATA[
:771  %glPLSlices_V_9_load_12 = load i36* %glPLSlices_V_9_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_12"/></StgValue>
</operation>

<operation id="828" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="36" op_0_bw="10">
<![CDATA[
:772  %glPLSlices_V_10_load_12 = load i36* %glPLSlices_V_10_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_12"/></StgValue>
</operation>

<operation id="829" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="36" op_0_bw="10">
<![CDATA[
:773  %glPLSlices_V_11_load_12 = load i36* %glPLSlices_V_11_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_12"/></StgValue>
</operation>

<operation id="830" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="36" op_0_bw="10">
<![CDATA[
:774  %glPLSlices_V_12_load_12 = load i36* %glPLSlices_V_12_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_12"/></StgValue>
</operation>

<operation id="831" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="36" op_0_bw="10">
<![CDATA[
:775  %glPLSlices_V_13_load_12 = load i36* %glPLSlices_V_13_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_12"/></StgValue>
</operation>

<operation id="832" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="36" op_0_bw="10">
<![CDATA[
:776  %glPLSlices_V_14_load_12 = load i36* %glPLSlices_V_14_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_12"/></StgValue>
</operation>

<operation id="833" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="36" op_0_bw="10">
<![CDATA[
:777  %glPLSlices_V_15_load_12 = load i36* %glPLSlices_V_15_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_12"/></StgValue>
</operation>

<operation id="834" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="36" op_0_bw="10">
<![CDATA[
:778  %glPLSlices_V_0_load_12 = load i36* %glPLSlices_V_0_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_12"/></StgValue>
</operation>

<operation id="835" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="36" op_0_bw="10">
<![CDATA[
:779  %glPLSlices_V_1_load_12 = load i36* %glPLSlices_V_1_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_12"/></StgValue>
</operation>

<operation id="836" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="36" op_0_bw="10">
<![CDATA[
:780  %glPLSlices_V_2_load_12 = load i36* %glPLSlices_V_2_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_12"/></StgValue>
</operation>

<operation id="837" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="36" op_0_bw="10">
<![CDATA[
:781  %glPLSlices_V_3_load_12 = load i36* %glPLSlices_V_3_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_12"/></StgValue>
</operation>

<operation id="838" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="36" op_0_bw="10">
<![CDATA[
:782  %glPLSlices_V_4_load_12 = load i36* %glPLSlices_V_4_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_12"/></StgValue>
</operation>

<operation id="839" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="36" op_0_bw="10">
<![CDATA[
:783  %glPLSlices_V_5_load_12 = load i36* %glPLSlices_V_5_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="840" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="36" op_0_bw="10">
<![CDATA[
:671  %glPLSlices_V_5_load_11 = load i36* %glPLSlices_V_5_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_11"/></StgValue>
</operation>

<operation id="841" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="36" op_0_bw="10">
<![CDATA[
:672  %glPLSlices_V_6_load_11 = load i36* %glPLSlices_V_6_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_11"/></StgValue>
</operation>

<operation id="842" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="36" op_0_bw="10">
<![CDATA[
:673  %glPLSlices_V_7_load_11 = load i36* %glPLSlices_V_7_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_11"/></StgValue>
</operation>

<operation id="843" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="36" op_0_bw="10">
<![CDATA[
:674  %glPLSlices_V_8_load_11 = load i36* %glPLSlices_V_8_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_11"/></StgValue>
</operation>

<operation id="844" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="36" op_0_bw="10">
<![CDATA[
:675  %glPLSlices_V_9_load_11 = load i36* %glPLSlices_V_9_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_11"/></StgValue>
</operation>

<operation id="845" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="36" op_0_bw="10">
<![CDATA[
:676  %glPLSlices_V_10_load_11 = load i36* %glPLSlices_V_10_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_11"/></StgValue>
</operation>

<operation id="846" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="36" op_0_bw="10">
<![CDATA[
:677  %glPLSlices_V_11_load_11 = load i36* %glPLSlices_V_11_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_11"/></StgValue>
</operation>

<operation id="847" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="36" op_0_bw="10">
<![CDATA[
:678  %glPLSlices_V_12_load_11 = load i36* %glPLSlices_V_12_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_11"/></StgValue>
</operation>

<operation id="848" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="36" op_0_bw="10">
<![CDATA[
:679  %glPLSlices_V_13_load_11 = load i36* %glPLSlices_V_13_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_11"/></StgValue>
</operation>

<operation id="849" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="36" op_0_bw="10">
<![CDATA[
:680  %glPLSlices_V_14_load_11 = load i36* %glPLSlices_V_14_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_11"/></StgValue>
</operation>

<operation id="850" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="36" op_0_bw="10">
<![CDATA[
:681  %glPLSlices_V_15_load_11 = load i36* %glPLSlices_V_15_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_11"/></StgValue>
</operation>

<operation id="851" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="36" op_0_bw="10">
<![CDATA[
:682  %glPLSlices_V_0_load_11 = load i36* %glPLSlices_V_0_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_11"/></StgValue>
</operation>

<operation id="852" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="36" op_0_bw="10">
<![CDATA[
:683  %glPLSlices_V_1_load_11 = load i36* %glPLSlices_V_1_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_11"/></StgValue>
</operation>

<operation id="853" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="36" op_0_bw="10">
<![CDATA[
:684  %glPLSlices_V_2_load_11 = load i36* %glPLSlices_V_2_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_11"/></StgValue>
</operation>

<operation id="854" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="36" op_0_bw="10">
<![CDATA[
:685  %glPLSlices_V_3_load_11 = load i36* %glPLSlices_V_3_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_11"/></StgValue>
</operation>

<operation id="855" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="36" op_0_bw="10">
<![CDATA[
:686  %glPLSlices_V_4_load_11 = load i36* %glPLSlices_V_4_addr_11, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_11"/></StgValue>
</operation>

<operation id="856" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:687  %tmp_74 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_5_load_11, i36 %glPLSlices_V_6_load_11, i36 %glPLSlices_V_7_load_11, i36 %glPLSlices_V_8_load_11, i36 %glPLSlices_V_9_load_11, i36 %glPLSlices_V_10_load_11, i36 %glPLSlices_V_11_load_11, i36 %glPLSlices_V_12_load_11, i36 %glPLSlices_V_13_load_11, i36 %glPLSlices_V_14_load_11, i36 %glPLSlices_V_15_load_11, i36 %glPLSlices_V_0_load_11, i36 %glPLSlices_V_1_load_11, i36 %glPLSlices_V_2_load_11, i36 %glPLSlices_V_3_load_11, i36 %glPLSlices_V_4_load_11, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="857" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:689  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_74, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:691  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_74, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:693  %tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_74, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:696  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_74, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:697  %tmp_57 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_174, i1 %tmp_172, i1 %tmp_170, i1 %tmp_168)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:699  store i4 %tmp_57, i4* @targetBlocks_V_5_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:701  store i4 %tmp_57, i4* @targetBlocks_V_5_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:703  store i4 %tmp_57, i4* @targetBlocks_V_5_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:705  store i4 %tmp_57, i4* @targetBlocks_V_5_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:707  store i4 %tmp_57, i4* @targetBlocks_V_5_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:709  store i4 %tmp_57, i4* @targetBlocks_V_5_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:711  store i4 %tmp_57, i4* @targetBlocks_V_5_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:713  store i4 %tmp_57, i4* @targetBlocks_V_5_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:715  store i4 %tmp_57, i4* @targetBlocks_V_5_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:717  store i4 %tmp_57, i4* @targetBlocks_V_5_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:719  store i4 %tmp_57, i4* @targetBlocks_V_5_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:721  store i4 %tmp_57, i4* @targetBlocks_V_5_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:723  store i4 %tmp_57, i4* @targetBlocks_V_5_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:725  store i4 %tmp_57, i4* @targetBlocks_V_5_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:727  store i4 %tmp_57, i4* @targetBlocks_V_5_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:735  %tmp_139 = add i11 %tmp_26, %newIndex3_cast

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="11">
<![CDATA[
:736  %tmp_139_cast = sext i11 %tmp_139 to i64

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:737  %glPLSlices_V_0_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_13"/></StgValue>
</operation>

<operation id="880" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:739  %glPLSlices_V_1_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_13"/></StgValue>
</operation>

<operation id="881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:741  %glPLSlices_V_10_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_13"/></StgValue>
</operation>

<operation id="882" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:743  %glPLSlices_V_11_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_13"/></StgValue>
</operation>

<operation id="883" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:745  %glPLSlices_V_12_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_13"/></StgValue>
</operation>

<operation id="884" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:747  %glPLSlices_V_13_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_13"/></StgValue>
</operation>

<operation id="885" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:749  %glPLSlices_V_14_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_13"/></StgValue>
</operation>

<operation id="886" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:751  %glPLSlices_V_15_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_13"/></StgValue>
</operation>

<operation id="887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:753  %glPLSlices_V_2_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_13"/></StgValue>
</operation>

<operation id="888" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:755  %glPLSlices_V_3_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_13"/></StgValue>
</operation>

<operation id="889" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:757  %glPLSlices_V_4_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_13"/></StgValue>
</operation>

<operation id="890" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:759  %glPLSlices_V_5_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_13"/></StgValue>
</operation>

<operation id="891" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:761  %glPLSlices_V_6_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_13"/></StgValue>
</operation>

<operation id="892" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:763  %glPLSlices_V_7_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_13"/></StgValue>
</operation>

<operation id="893" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:765  %glPLSlices_V_8_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_13"/></StgValue>
</operation>

<operation id="894" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:767  %glPLSlices_V_9_addr_13 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_13"/></StgValue>
</operation>

<operation id="895" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="36" op_0_bw="10">
<![CDATA[
:768  %glPLSlices_V_6_load_12 = load i36* %glPLSlices_V_6_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_12"/></StgValue>
</operation>

<operation id="896" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="36" op_0_bw="10">
<![CDATA[
:769  %glPLSlices_V_7_load_12 = load i36* %glPLSlices_V_7_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_12"/></StgValue>
</operation>

<operation id="897" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="36" op_0_bw="10">
<![CDATA[
:770  %glPLSlices_V_8_load_12 = load i36* %glPLSlices_V_8_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_12"/></StgValue>
</operation>

<operation id="898" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="36" op_0_bw="10">
<![CDATA[
:771  %glPLSlices_V_9_load_12 = load i36* %glPLSlices_V_9_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_12"/></StgValue>
</operation>

<operation id="899" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="36" op_0_bw="10">
<![CDATA[
:772  %glPLSlices_V_10_load_12 = load i36* %glPLSlices_V_10_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_12"/></StgValue>
</operation>

<operation id="900" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="36" op_0_bw="10">
<![CDATA[
:773  %glPLSlices_V_11_load_12 = load i36* %glPLSlices_V_11_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_12"/></StgValue>
</operation>

<operation id="901" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="36" op_0_bw="10">
<![CDATA[
:774  %glPLSlices_V_12_load_12 = load i36* %glPLSlices_V_12_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_12"/></StgValue>
</operation>

<operation id="902" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="36" op_0_bw="10">
<![CDATA[
:775  %glPLSlices_V_13_load_12 = load i36* %glPLSlices_V_13_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_12"/></StgValue>
</operation>

<operation id="903" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="36" op_0_bw="10">
<![CDATA[
:776  %glPLSlices_V_14_load_12 = load i36* %glPLSlices_V_14_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_12"/></StgValue>
</operation>

<operation id="904" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="36" op_0_bw="10">
<![CDATA[
:777  %glPLSlices_V_15_load_12 = load i36* %glPLSlices_V_15_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_12"/></StgValue>
</operation>

<operation id="905" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="36" op_0_bw="10">
<![CDATA[
:778  %glPLSlices_V_0_load_12 = load i36* %glPLSlices_V_0_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_12"/></StgValue>
</operation>

<operation id="906" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="36" op_0_bw="10">
<![CDATA[
:779  %glPLSlices_V_1_load_12 = load i36* %glPLSlices_V_1_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_12"/></StgValue>
</operation>

<operation id="907" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="36" op_0_bw="10">
<![CDATA[
:780  %glPLSlices_V_2_load_12 = load i36* %glPLSlices_V_2_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_12"/></StgValue>
</operation>

<operation id="908" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="36" op_0_bw="10">
<![CDATA[
:781  %glPLSlices_V_3_load_12 = load i36* %glPLSlices_V_3_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_12"/></StgValue>
</operation>

<operation id="909" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="36" op_0_bw="10">
<![CDATA[
:782  %glPLSlices_V_4_load_12 = load i36* %glPLSlices_V_4_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_12"/></StgValue>
</operation>

<operation id="910" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="36" op_0_bw="10">
<![CDATA[
:783  %glPLSlices_V_5_load_12 = load i36* %glPLSlices_V_5_addr_12, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_12"/></StgValue>
</operation>

<operation id="911" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:784  %tmp_84 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_6_load_12, i36 %glPLSlices_V_7_load_12, i36 %glPLSlices_V_8_load_12, i36 %glPLSlices_V_9_load_12, i36 %glPLSlices_V_10_load_12, i36 %glPLSlices_V_11_load_12, i36 %glPLSlices_V_12_load_12, i36 %glPLSlices_V_13_load_12, i36 %glPLSlices_V_14_load_12, i36 %glPLSlices_V_15_load_12, i36 %glPLSlices_V_0_load_12, i36 %glPLSlices_V_1_load_12, i36 %glPLSlices_V_2_load_12, i36 %glPLSlices_V_3_load_12, i36 %glPLSlices_V_4_load_12, i36 %glPLSlices_V_5_load_12, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="912" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="36" op_0_bw="10">
<![CDATA[
:786  %glPLSlices_V_6_load_13 = load i36* %glPLSlices_V_6_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_13"/></StgValue>
</operation>

<operation id="913" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="36" op_0_bw="10">
<![CDATA[
:787  %glPLSlices_V_7_load_13 = load i36* %glPLSlices_V_7_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_13"/></StgValue>
</operation>

<operation id="914" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="36" op_0_bw="10">
<![CDATA[
:788  %glPLSlices_V_8_load_13 = load i36* %glPLSlices_V_8_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_13"/></StgValue>
</operation>

<operation id="915" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="36" op_0_bw="10">
<![CDATA[
:789  %glPLSlices_V_9_load_13 = load i36* %glPLSlices_V_9_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_13"/></StgValue>
</operation>

<operation id="916" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="36" op_0_bw="10">
<![CDATA[
:790  %glPLSlices_V_10_load_13 = load i36* %glPLSlices_V_10_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_13"/></StgValue>
</operation>

<operation id="917" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="36" op_0_bw="10">
<![CDATA[
:791  %glPLSlices_V_11_load_13 = load i36* %glPLSlices_V_11_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_13"/></StgValue>
</operation>

<operation id="918" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="36" op_0_bw="10">
<![CDATA[
:792  %glPLSlices_V_12_load_13 = load i36* %glPLSlices_V_12_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_13"/></StgValue>
</operation>

<operation id="919" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="36" op_0_bw="10">
<![CDATA[
:793  %glPLSlices_V_13_load_13 = load i36* %glPLSlices_V_13_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_13"/></StgValue>
</operation>

<operation id="920" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="36" op_0_bw="10">
<![CDATA[
:794  %glPLSlices_V_14_load_13 = load i36* %glPLSlices_V_14_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_13"/></StgValue>
</operation>

<operation id="921" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="36" op_0_bw="10">
<![CDATA[
:795  %glPLSlices_V_15_load_13 = load i36* %glPLSlices_V_15_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_13"/></StgValue>
</operation>

<operation id="922" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="36" op_0_bw="10">
<![CDATA[
:796  %glPLSlices_V_0_load_13 = load i36* %glPLSlices_V_0_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_13"/></StgValue>
</operation>

<operation id="923" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="36" op_0_bw="10">
<![CDATA[
:797  %glPLSlices_V_1_load_13 = load i36* %glPLSlices_V_1_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_13"/></StgValue>
</operation>

<operation id="924" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="36" op_0_bw="10">
<![CDATA[
:798  %glPLSlices_V_2_load_13 = load i36* %glPLSlices_V_2_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_13"/></StgValue>
</operation>

<operation id="925" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="36" op_0_bw="10">
<![CDATA[
:799  %glPLSlices_V_3_load_13 = load i36* %glPLSlices_V_3_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_13"/></StgValue>
</operation>

<operation id="926" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="36" op_0_bw="10">
<![CDATA[
:800  %glPLSlices_V_4_load_13 = load i36* %glPLSlices_V_4_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_13"/></StgValue>
</operation>

<operation id="927" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="36" op_0_bw="10">
<![CDATA[
:801  %glPLSlices_V_5_load_13 = load i36* %glPLSlices_V_5_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_13"/></StgValue>
</operation>

<operation id="928" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:803  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_84, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="929" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:805  %tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_84, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="930" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:807  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_84, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="931" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:809  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_84, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="932" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:810  %tmp_61 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_181, i1 %tmp_179, i1 %tmp_177, i1 %tmp_175)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="933" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:813  store i4 %tmp_61, i4* @refBlock_V_6_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:815  store i4 %tmp_61, i4* @refBlock_V_6_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:817  store i4 %tmp_61, i4* @refBlock_V_6_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:819  store i4 %tmp_61, i4* @refBlock_V_6_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:821  store i4 %tmp_61, i4* @refBlock_V_6_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:823  store i4 %tmp_61, i4* @refBlock_V_6_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:825  store i4 %tmp_61, i4* @refBlock_V_6_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:827  store i4 %tmp_61, i4* @refBlock_V_6_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:829  store i4 %tmp_61, i4* @refBlock_V_6_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:831  store i4 %tmp_61, i4* @refBlock_V_6_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:833  store i4 %tmp_61, i4* @refBlock_V_6_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:835  store i4 %tmp_61, i4* @refBlock_V_6_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:837  store i4 %tmp_61, i4* @refBlock_V_6_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:839  store i4 %tmp_61, i4* @refBlock_V_6_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:841  store i4 %tmp_61, i4* @refBlock_V_6_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="8" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:844  %tmp_36_7 = add i20 %tmp_s, 7

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="949" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:845  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_7, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:846  %newIndex5_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_7, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex5_cast"/></StgValue>
</operation>

<operation id="951" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:847  %tmp_140 = add i11 %tmp_22, %newIndex5_cast

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="11">
<![CDATA[
:848  %tmp_140_cast = sext i11 %tmp_140 to i64

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:849  %glPLSlices_V_0_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_14"/></StgValue>
</operation>

<operation id="954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:853  %glPLSlices_V_1_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_14"/></StgValue>
</operation>

<operation id="955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:855  %glPLSlices_V_10_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_14"/></StgValue>
</operation>

<operation id="956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:857  %glPLSlices_V_11_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_14"/></StgValue>
</operation>

<operation id="957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:859  %glPLSlices_V_12_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_14"/></StgValue>
</operation>

<operation id="958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:861  %glPLSlices_V_13_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_14"/></StgValue>
</operation>

<operation id="959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:863  %glPLSlices_V_14_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_14"/></StgValue>
</operation>

<operation id="960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:865  %glPLSlices_V_15_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_14"/></StgValue>
</operation>

<operation id="961" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:867  %glPLSlices_V_2_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_14"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:869  %glPLSlices_V_3_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_14"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:871  %glPLSlices_V_4_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_14"/></StgValue>
</operation>

<operation id="964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:873  %glPLSlices_V_5_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_14"/></StgValue>
</operation>

<operation id="965" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:875  %glPLSlices_V_6_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_14"/></StgValue>
</operation>

<operation id="966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:877  %glPLSlices_V_7_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_14"/></StgValue>
</operation>

<operation id="967" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:879  %glPLSlices_V_8_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_14"/></StgValue>
</operation>

<operation id="968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:881  %glPLSlices_V_9_addr_14 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_14"/></StgValue>
</operation>

<operation id="969" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="36" op_0_bw="10">
<![CDATA[
:883  %glPLSlices_V_7_load_14 = load i36* %glPLSlices_V_7_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_14"/></StgValue>
</operation>

<operation id="970" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="36" op_0_bw="10">
<![CDATA[
:884  %glPLSlices_V_8_load_14 = load i36* %glPLSlices_V_8_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_14"/></StgValue>
</operation>

<operation id="971" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="36" op_0_bw="10">
<![CDATA[
:885  %glPLSlices_V_9_load_14 = load i36* %glPLSlices_V_9_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_14"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="36" op_0_bw="10">
<![CDATA[
:886  %glPLSlices_V_10_load_14 = load i36* %glPLSlices_V_10_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_14"/></StgValue>
</operation>

<operation id="973" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="36" op_0_bw="10">
<![CDATA[
:887  %glPLSlices_V_11_load_14 = load i36* %glPLSlices_V_11_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_14"/></StgValue>
</operation>

<operation id="974" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="36" op_0_bw="10">
<![CDATA[
:888  %glPLSlices_V_12_load_14 = load i36* %glPLSlices_V_12_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_14"/></StgValue>
</operation>

<operation id="975" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="36" op_0_bw="10">
<![CDATA[
:889  %glPLSlices_V_13_load_14 = load i36* %glPLSlices_V_13_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_14"/></StgValue>
</operation>

<operation id="976" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="36" op_0_bw="10">
<![CDATA[
:890  %glPLSlices_V_14_load_14 = load i36* %glPLSlices_V_14_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_14"/></StgValue>
</operation>

<operation id="977" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="36" op_0_bw="10">
<![CDATA[
:891  %glPLSlices_V_15_load_14 = load i36* %glPLSlices_V_15_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_14"/></StgValue>
</operation>

<operation id="978" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="36" op_0_bw="10">
<![CDATA[
:892  %glPLSlices_V_0_load_14 = load i36* %glPLSlices_V_0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_14"/></StgValue>
</operation>

<operation id="979" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="36" op_0_bw="10">
<![CDATA[
:893  %glPLSlices_V_1_load_14 = load i36* %glPLSlices_V_1_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_14"/></StgValue>
</operation>

<operation id="980" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="36" op_0_bw="10">
<![CDATA[
:894  %glPLSlices_V_2_load_14 = load i36* %glPLSlices_V_2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_14"/></StgValue>
</operation>

<operation id="981" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="36" op_0_bw="10">
<![CDATA[
:895  %glPLSlices_V_3_load_14 = load i36* %glPLSlices_V_3_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_14"/></StgValue>
</operation>

<operation id="982" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="36" op_0_bw="10">
<![CDATA[
:896  %glPLSlices_V_4_load_14 = load i36* %glPLSlices_V_4_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_14"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="36" op_0_bw="10">
<![CDATA[
:897  %glPLSlices_V_5_load_14 = load i36* %glPLSlices_V_5_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_14"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="36" op_0_bw="10">
<![CDATA[
:898  %glPLSlices_V_6_load_14 = load i36* %glPLSlices_V_6_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="985" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="36" op_0_bw="10">
<![CDATA[
:786  %glPLSlices_V_6_load_13 = load i36* %glPLSlices_V_6_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_13"/></StgValue>
</operation>

<operation id="986" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="36" op_0_bw="10">
<![CDATA[
:787  %glPLSlices_V_7_load_13 = load i36* %glPLSlices_V_7_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_13"/></StgValue>
</operation>

<operation id="987" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="36" op_0_bw="10">
<![CDATA[
:788  %glPLSlices_V_8_load_13 = load i36* %glPLSlices_V_8_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_13"/></StgValue>
</operation>

<operation id="988" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="36" op_0_bw="10">
<![CDATA[
:789  %glPLSlices_V_9_load_13 = load i36* %glPLSlices_V_9_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_13"/></StgValue>
</operation>

<operation id="989" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="36" op_0_bw="10">
<![CDATA[
:790  %glPLSlices_V_10_load_13 = load i36* %glPLSlices_V_10_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_13"/></StgValue>
</operation>

<operation id="990" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="36" op_0_bw="10">
<![CDATA[
:791  %glPLSlices_V_11_load_13 = load i36* %glPLSlices_V_11_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_13"/></StgValue>
</operation>

<operation id="991" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="36" op_0_bw="10">
<![CDATA[
:792  %glPLSlices_V_12_load_13 = load i36* %glPLSlices_V_12_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_13"/></StgValue>
</operation>

<operation id="992" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="36" op_0_bw="10">
<![CDATA[
:793  %glPLSlices_V_13_load_13 = load i36* %glPLSlices_V_13_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_13"/></StgValue>
</operation>

<operation id="993" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="36" op_0_bw="10">
<![CDATA[
:794  %glPLSlices_V_14_load_13 = load i36* %glPLSlices_V_14_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_13"/></StgValue>
</operation>

<operation id="994" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="36" op_0_bw="10">
<![CDATA[
:795  %glPLSlices_V_15_load_13 = load i36* %glPLSlices_V_15_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_13"/></StgValue>
</operation>

<operation id="995" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="36" op_0_bw="10">
<![CDATA[
:796  %glPLSlices_V_0_load_13 = load i36* %glPLSlices_V_0_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_13"/></StgValue>
</operation>

<operation id="996" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="36" op_0_bw="10">
<![CDATA[
:797  %glPLSlices_V_1_load_13 = load i36* %glPLSlices_V_1_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_13"/></StgValue>
</operation>

<operation id="997" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="36" op_0_bw="10">
<![CDATA[
:798  %glPLSlices_V_2_load_13 = load i36* %glPLSlices_V_2_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_13"/></StgValue>
</operation>

<operation id="998" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="36" op_0_bw="10">
<![CDATA[
:799  %glPLSlices_V_3_load_13 = load i36* %glPLSlices_V_3_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_13"/></StgValue>
</operation>

<operation id="999" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="36" op_0_bw="10">
<![CDATA[
:800  %glPLSlices_V_4_load_13 = load i36* %glPLSlices_V_4_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_13"/></StgValue>
</operation>

<operation id="1000" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="36" op_0_bw="10">
<![CDATA[
:801  %glPLSlices_V_5_load_13 = load i36* %glPLSlices_V_5_addr_13, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_13"/></StgValue>
</operation>

<operation id="1001" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:802  %tmp_85 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_6_load_13, i36 %glPLSlices_V_7_load_13, i36 %glPLSlices_V_8_load_13, i36 %glPLSlices_V_9_load_13, i36 %glPLSlices_V_10_load_13, i36 %glPLSlices_V_11_load_13, i36 %glPLSlices_V_12_load_13, i36 %glPLSlices_V_13_load_13, i36 %glPLSlices_V_14_load_13, i36 %glPLSlices_V_15_load_13, i36 %glPLSlices_V_0_load_13, i36 %glPLSlices_V_1_load_13, i36 %glPLSlices_V_2_load_13, i36 %glPLSlices_V_3_load_13, i36 %glPLSlices_V_4_load_13, i36 %glPLSlices_V_5_load_13, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1002" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:804  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_85, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1003" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:806  %tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_85, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1004" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:808  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_85, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1005" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:811  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_85, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1006" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:812  %tmp_62 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_182, i1 %tmp_180, i1 %tmp_178, i1 %tmp_176)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1007" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:814  store i4 %tmp_62, i4* @targetBlocks_V_6_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1008" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:816  store i4 %tmp_62, i4* @targetBlocks_V_6_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:818  store i4 %tmp_62, i4* @targetBlocks_V_6_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:820  store i4 %tmp_62, i4* @targetBlocks_V_6_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:822  store i4 %tmp_62, i4* @targetBlocks_V_6_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:824  store i4 %tmp_62, i4* @targetBlocks_V_6_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:826  store i4 %tmp_62, i4* @targetBlocks_V_6_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:828  store i4 %tmp_62, i4* @targetBlocks_V_6_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:830  store i4 %tmp_62, i4* @targetBlocks_V_6_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:832  store i4 %tmp_62, i4* @targetBlocks_V_6_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:834  store i4 %tmp_62, i4* @targetBlocks_V_6_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:836  store i4 %tmp_62, i4* @targetBlocks_V_6_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:838  store i4 %tmp_62, i4* @targetBlocks_V_6_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:840  store i4 %tmp_62, i4* @targetBlocks_V_6_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:842  store i4 %tmp_62, i4* @targetBlocks_V_6_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:850  %tmp_141 = add i11 %tmp_26, %newIndex5_cast

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1023" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="11">
<![CDATA[
:851  %tmp_141_cast = sext i11 %tmp_141 to i64

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="1024" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:852  %glPLSlices_V_0_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_15"/></StgValue>
</operation>

<operation id="1025" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:854  %glPLSlices_V_1_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_15"/></StgValue>
</operation>

<operation id="1026" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:856  %glPLSlices_V_10_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_15"/></StgValue>
</operation>

<operation id="1027" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:858  %glPLSlices_V_11_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_15"/></StgValue>
</operation>

<operation id="1028" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:860  %glPLSlices_V_12_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_15"/></StgValue>
</operation>

<operation id="1029" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:862  %glPLSlices_V_13_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_15"/></StgValue>
</operation>

<operation id="1030" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:864  %glPLSlices_V_14_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_15"/></StgValue>
</operation>

<operation id="1031" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:866  %glPLSlices_V_15_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_15"/></StgValue>
</operation>

<operation id="1032" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:868  %glPLSlices_V_2_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_15"/></StgValue>
</operation>

<operation id="1033" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:870  %glPLSlices_V_3_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_15"/></StgValue>
</operation>

<operation id="1034" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:872  %glPLSlices_V_4_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_15"/></StgValue>
</operation>

<operation id="1035" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:874  %glPLSlices_V_5_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_15"/></StgValue>
</operation>

<operation id="1036" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:876  %glPLSlices_V_6_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_15"/></StgValue>
</operation>

<operation id="1037" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:878  %glPLSlices_V_7_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_15"/></StgValue>
</operation>

<operation id="1038" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:880  %glPLSlices_V_8_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_15"/></StgValue>
</operation>

<operation id="1039" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:882  %glPLSlices_V_9_addr_15 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_15"/></StgValue>
</operation>

<operation id="1040" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="36" op_0_bw="10">
<![CDATA[
:883  %glPLSlices_V_7_load_14 = load i36* %glPLSlices_V_7_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_14"/></StgValue>
</operation>

<operation id="1041" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="36" op_0_bw="10">
<![CDATA[
:884  %glPLSlices_V_8_load_14 = load i36* %glPLSlices_V_8_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_14"/></StgValue>
</operation>

<operation id="1042" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="36" op_0_bw="10">
<![CDATA[
:885  %glPLSlices_V_9_load_14 = load i36* %glPLSlices_V_9_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_14"/></StgValue>
</operation>

<operation id="1043" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="36" op_0_bw="10">
<![CDATA[
:886  %glPLSlices_V_10_load_14 = load i36* %glPLSlices_V_10_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_14"/></StgValue>
</operation>

<operation id="1044" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="36" op_0_bw="10">
<![CDATA[
:887  %glPLSlices_V_11_load_14 = load i36* %glPLSlices_V_11_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_14"/></StgValue>
</operation>

<operation id="1045" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="36" op_0_bw="10">
<![CDATA[
:888  %glPLSlices_V_12_load_14 = load i36* %glPLSlices_V_12_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_14"/></StgValue>
</operation>

<operation id="1046" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="36" op_0_bw="10">
<![CDATA[
:889  %glPLSlices_V_13_load_14 = load i36* %glPLSlices_V_13_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_14"/></StgValue>
</operation>

<operation id="1047" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="36" op_0_bw="10">
<![CDATA[
:890  %glPLSlices_V_14_load_14 = load i36* %glPLSlices_V_14_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_14"/></StgValue>
</operation>

<operation id="1048" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="36" op_0_bw="10">
<![CDATA[
:891  %glPLSlices_V_15_load_14 = load i36* %glPLSlices_V_15_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_14"/></StgValue>
</operation>

<operation id="1049" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="36" op_0_bw="10">
<![CDATA[
:892  %glPLSlices_V_0_load_14 = load i36* %glPLSlices_V_0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_14"/></StgValue>
</operation>

<operation id="1050" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="36" op_0_bw="10">
<![CDATA[
:893  %glPLSlices_V_1_load_14 = load i36* %glPLSlices_V_1_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_14"/></StgValue>
</operation>

<operation id="1051" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="36" op_0_bw="10">
<![CDATA[
:894  %glPLSlices_V_2_load_14 = load i36* %glPLSlices_V_2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_14"/></StgValue>
</operation>

<operation id="1052" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="36" op_0_bw="10">
<![CDATA[
:895  %glPLSlices_V_3_load_14 = load i36* %glPLSlices_V_3_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_14"/></StgValue>
</operation>

<operation id="1053" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="36" op_0_bw="10">
<![CDATA[
:896  %glPLSlices_V_4_load_14 = load i36* %glPLSlices_V_4_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_14"/></StgValue>
</operation>

<operation id="1054" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="36" op_0_bw="10">
<![CDATA[
:897  %glPLSlices_V_5_load_14 = load i36* %glPLSlices_V_5_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_14"/></StgValue>
</operation>

<operation id="1055" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="36" op_0_bw="10">
<![CDATA[
:898  %glPLSlices_V_6_load_14 = load i36* %glPLSlices_V_6_addr_14, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_14"/></StgValue>
</operation>

<operation id="1056" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:899  %tmp_95 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_7_load_14, i36 %glPLSlices_V_8_load_14, i36 %glPLSlices_V_9_load_14, i36 %glPLSlices_V_10_load_14, i36 %glPLSlices_V_11_load_14, i36 %glPLSlices_V_12_load_14, i36 %glPLSlices_V_13_load_14, i36 %glPLSlices_V_14_load_14, i36 %glPLSlices_V_15_load_14, i36 %glPLSlices_V_0_load_14, i36 %glPLSlices_V_1_load_14, i36 %glPLSlices_V_2_load_14, i36 %glPLSlices_V_3_load_14, i36 %glPLSlices_V_4_load_14, i36 %glPLSlices_V_5_load_14, i36 %glPLSlices_V_6_load_14, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1057" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="36" op_0_bw="10">
<![CDATA[
:901  %glPLSlices_V_7_load_15 = load i36* %glPLSlices_V_7_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_15"/></StgValue>
</operation>

<operation id="1058" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="36" op_0_bw="10">
<![CDATA[
:902  %glPLSlices_V_8_load_15 = load i36* %glPLSlices_V_8_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_15"/></StgValue>
</operation>

<operation id="1059" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="36" op_0_bw="10">
<![CDATA[
:903  %glPLSlices_V_9_load_15 = load i36* %glPLSlices_V_9_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_15"/></StgValue>
</operation>

<operation id="1060" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="36" op_0_bw="10">
<![CDATA[
:904  %glPLSlices_V_10_load_15 = load i36* %glPLSlices_V_10_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_15"/></StgValue>
</operation>

<operation id="1061" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="36" op_0_bw="10">
<![CDATA[
:905  %glPLSlices_V_11_load_15 = load i36* %glPLSlices_V_11_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_15"/></StgValue>
</operation>

<operation id="1062" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="36" op_0_bw="10">
<![CDATA[
:906  %glPLSlices_V_12_load_15 = load i36* %glPLSlices_V_12_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_15"/></StgValue>
</operation>

<operation id="1063" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="36" op_0_bw="10">
<![CDATA[
:907  %glPLSlices_V_13_load_15 = load i36* %glPLSlices_V_13_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_15"/></StgValue>
</operation>

<operation id="1064" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="36" op_0_bw="10">
<![CDATA[
:908  %glPLSlices_V_14_load_15 = load i36* %glPLSlices_V_14_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_15"/></StgValue>
</operation>

<operation id="1065" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="36" op_0_bw="10">
<![CDATA[
:909  %glPLSlices_V_15_load_15 = load i36* %glPLSlices_V_15_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_15"/></StgValue>
</operation>

<operation id="1066" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="36" op_0_bw="10">
<![CDATA[
:910  %glPLSlices_V_0_load_15 = load i36* %glPLSlices_V_0_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_15"/></StgValue>
</operation>

<operation id="1067" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="36" op_0_bw="10">
<![CDATA[
:911  %glPLSlices_V_1_load_15 = load i36* %glPLSlices_V_1_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_15"/></StgValue>
</operation>

<operation id="1068" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="36" op_0_bw="10">
<![CDATA[
:912  %glPLSlices_V_2_load_15 = load i36* %glPLSlices_V_2_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_15"/></StgValue>
</operation>

<operation id="1069" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="36" op_0_bw="10">
<![CDATA[
:913  %glPLSlices_V_3_load_15 = load i36* %glPLSlices_V_3_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_15"/></StgValue>
</operation>

<operation id="1070" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="36" op_0_bw="10">
<![CDATA[
:914  %glPLSlices_V_4_load_15 = load i36* %glPLSlices_V_4_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_15"/></StgValue>
</operation>

<operation id="1071" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="36" op_0_bw="10">
<![CDATA[
:915  %glPLSlices_V_5_load_15 = load i36* %glPLSlices_V_5_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_15"/></StgValue>
</operation>

<operation id="1072" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="36" op_0_bw="10">
<![CDATA[
:916  %glPLSlices_V_6_load_15 = load i36* %glPLSlices_V_6_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_15"/></StgValue>
</operation>

<operation id="1073" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:918  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_95, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1074" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:920  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_95, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1075" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:922  %tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_95, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1076" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:924  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_95, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1077" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:925  %tmp_66 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_189, i1 %tmp_187, i1 %tmp_185, i1 %tmp_183)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1078" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:928  store i4 %tmp_66, i4* @refBlock_V_7_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:930  store i4 %tmp_66, i4* @refBlock_V_7_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:932  store i4 %tmp_66, i4* @refBlock_V_7_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:934  store i4 %tmp_66, i4* @refBlock_V_7_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:936  store i4 %tmp_66, i4* @refBlock_V_7_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:938  store i4 %tmp_66, i4* @refBlock_V_7_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1084" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:940  store i4 %tmp_66, i4* @refBlock_V_7_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:942  store i4 %tmp_66, i4* @refBlock_V_7_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:944  store i4 %tmp_66, i4* @refBlock_V_7_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:946  store i4 %tmp_66, i4* @refBlock_V_7_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:948  store i4 %tmp_66, i4* @refBlock_V_7_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:950  store i4 %tmp_66, i4* @refBlock_V_7_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1090" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:952  store i4 %tmp_66, i4* @refBlock_V_7_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:954  store i4 %tmp_66, i4* @refBlock_V_7_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:956  store i4 %tmp_66, i4* @refBlock_V_7_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="9" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:959  %tmp_36_8 = add i20 %tmp_s, 8

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="1094" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:960  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_8, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:961  %newIndex7_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_8, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex7_cast"/></StgValue>
</operation>

<operation id="1096" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:962  %tmp_142 = add i11 %tmp_22, %newIndex7_cast

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1097" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="11">
<![CDATA[
:963  %tmp_142_cast = sext i11 %tmp_142 to i64

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="1098" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:964  %glPLSlices_V_0_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_16"/></StgValue>
</operation>

<operation id="1099" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:968  %glPLSlices_V_1_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_16"/></StgValue>
</operation>

<operation id="1100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:970  %glPLSlices_V_10_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_16"/></StgValue>
</operation>

<operation id="1101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:972  %glPLSlices_V_11_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_16"/></StgValue>
</operation>

<operation id="1102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:974  %glPLSlices_V_12_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_16"/></StgValue>
</operation>

<operation id="1103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:976  %glPLSlices_V_13_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_16"/></StgValue>
</operation>

<operation id="1104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:978  %glPLSlices_V_14_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_16"/></StgValue>
</operation>

<operation id="1105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:980  %glPLSlices_V_15_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_16"/></StgValue>
</operation>

<operation id="1106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:982  %glPLSlices_V_2_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_16"/></StgValue>
</operation>

<operation id="1107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:984  %glPLSlices_V_3_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_16"/></StgValue>
</operation>

<operation id="1108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:986  %glPLSlices_V_4_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_16"/></StgValue>
</operation>

<operation id="1109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:988  %glPLSlices_V_5_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_16"/></StgValue>
</operation>

<operation id="1110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:990  %glPLSlices_V_6_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_16"/></StgValue>
</operation>

<operation id="1111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:992  %glPLSlices_V_7_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_16"/></StgValue>
</operation>

<operation id="1112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:994  %glPLSlices_V_8_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_16"/></StgValue>
</operation>

<operation id="1113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:996  %glPLSlices_V_9_addr_16 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_16"/></StgValue>
</operation>

<operation id="1114" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="36" op_0_bw="10">
<![CDATA[
:998  %glPLSlices_V_8_load_16 = load i36* %glPLSlices_V_8_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_16"/></StgValue>
</operation>

<operation id="1115" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="36" op_0_bw="10">
<![CDATA[
:999  %glPLSlices_V_9_load_16 = load i36* %glPLSlices_V_9_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_16"/></StgValue>
</operation>

<operation id="1116" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="36" op_0_bw="10">
<![CDATA[
:1000  %glPLSlices_V_10_load_16 = load i36* %glPLSlices_V_10_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_16"/></StgValue>
</operation>

<operation id="1117" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="36" op_0_bw="10">
<![CDATA[
:1001  %glPLSlices_V_11_load_16 = load i36* %glPLSlices_V_11_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_16"/></StgValue>
</operation>

<operation id="1118" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="36" op_0_bw="10">
<![CDATA[
:1002  %glPLSlices_V_12_load_16 = load i36* %glPLSlices_V_12_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_16"/></StgValue>
</operation>

<operation id="1119" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="36" op_0_bw="10">
<![CDATA[
:1003  %glPLSlices_V_13_load_16 = load i36* %glPLSlices_V_13_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_16"/></StgValue>
</operation>

<operation id="1120" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="36" op_0_bw="10">
<![CDATA[
:1004  %glPLSlices_V_14_load_16 = load i36* %glPLSlices_V_14_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_16"/></StgValue>
</operation>

<operation id="1121" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="36" op_0_bw="10">
<![CDATA[
:1005  %glPLSlices_V_15_load_16 = load i36* %glPLSlices_V_15_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_16"/></StgValue>
</operation>

<operation id="1122" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="36" op_0_bw="10">
<![CDATA[
:1006  %glPLSlices_V_0_load_16 = load i36* %glPLSlices_V_0_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_16"/></StgValue>
</operation>

<operation id="1123" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="36" op_0_bw="10">
<![CDATA[
:1007  %glPLSlices_V_1_load_16 = load i36* %glPLSlices_V_1_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_16"/></StgValue>
</operation>

<operation id="1124" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="36" op_0_bw="10">
<![CDATA[
:1008  %glPLSlices_V_2_load_16 = load i36* %glPLSlices_V_2_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_16"/></StgValue>
</operation>

<operation id="1125" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="36" op_0_bw="10">
<![CDATA[
:1009  %glPLSlices_V_3_load_16 = load i36* %glPLSlices_V_3_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_16"/></StgValue>
</operation>

<operation id="1126" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="36" op_0_bw="10">
<![CDATA[
:1010  %glPLSlices_V_4_load_16 = load i36* %glPLSlices_V_4_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_16"/></StgValue>
</operation>

<operation id="1127" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="36" op_0_bw="10">
<![CDATA[
:1011  %glPLSlices_V_5_load_16 = load i36* %glPLSlices_V_5_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_16"/></StgValue>
</operation>

<operation id="1128" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="36" op_0_bw="10">
<![CDATA[
:1012  %glPLSlices_V_6_load_16 = load i36* %glPLSlices_V_6_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_16"/></StgValue>
</operation>

<operation id="1129" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="36" op_0_bw="10">
<![CDATA[
:1013  %glPLSlices_V_7_load_16 = load i36* %glPLSlices_V_7_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_16"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1130" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="36" op_0_bw="10">
<![CDATA[
:901  %glPLSlices_V_7_load_15 = load i36* %glPLSlices_V_7_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_15"/></StgValue>
</operation>

<operation id="1131" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="36" op_0_bw="10">
<![CDATA[
:902  %glPLSlices_V_8_load_15 = load i36* %glPLSlices_V_8_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_15"/></StgValue>
</operation>

<operation id="1132" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="36" op_0_bw="10">
<![CDATA[
:903  %glPLSlices_V_9_load_15 = load i36* %glPLSlices_V_9_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_15"/></StgValue>
</operation>

<operation id="1133" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="36" op_0_bw="10">
<![CDATA[
:904  %glPLSlices_V_10_load_15 = load i36* %glPLSlices_V_10_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_15"/></StgValue>
</operation>

<operation id="1134" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="36" op_0_bw="10">
<![CDATA[
:905  %glPLSlices_V_11_load_15 = load i36* %glPLSlices_V_11_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_15"/></StgValue>
</operation>

<operation id="1135" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="36" op_0_bw="10">
<![CDATA[
:906  %glPLSlices_V_12_load_15 = load i36* %glPLSlices_V_12_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_15"/></StgValue>
</operation>

<operation id="1136" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="36" op_0_bw="10">
<![CDATA[
:907  %glPLSlices_V_13_load_15 = load i36* %glPLSlices_V_13_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_15"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="36" op_0_bw="10">
<![CDATA[
:908  %glPLSlices_V_14_load_15 = load i36* %glPLSlices_V_14_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_15"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="36" op_0_bw="10">
<![CDATA[
:909  %glPLSlices_V_15_load_15 = load i36* %glPLSlices_V_15_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_15"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="36" op_0_bw="10">
<![CDATA[
:910  %glPLSlices_V_0_load_15 = load i36* %glPLSlices_V_0_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_15"/></StgValue>
</operation>

<operation id="1140" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="36" op_0_bw="10">
<![CDATA[
:911  %glPLSlices_V_1_load_15 = load i36* %glPLSlices_V_1_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_15"/></StgValue>
</operation>

<operation id="1141" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="36" op_0_bw="10">
<![CDATA[
:912  %glPLSlices_V_2_load_15 = load i36* %glPLSlices_V_2_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_15"/></StgValue>
</operation>

<operation id="1142" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="36" op_0_bw="10">
<![CDATA[
:913  %glPLSlices_V_3_load_15 = load i36* %glPLSlices_V_3_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_15"/></StgValue>
</operation>

<operation id="1143" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="36" op_0_bw="10">
<![CDATA[
:914  %glPLSlices_V_4_load_15 = load i36* %glPLSlices_V_4_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_15"/></StgValue>
</operation>

<operation id="1144" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="36" op_0_bw="10">
<![CDATA[
:915  %glPLSlices_V_5_load_15 = load i36* %glPLSlices_V_5_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_15"/></StgValue>
</operation>

<operation id="1145" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="36" op_0_bw="10">
<![CDATA[
:916  %glPLSlices_V_6_load_15 = load i36* %glPLSlices_V_6_addr_15, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_15"/></StgValue>
</operation>

<operation id="1146" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:917  %tmp_99 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_7_load_15, i36 %glPLSlices_V_8_load_15, i36 %glPLSlices_V_9_load_15, i36 %glPLSlices_V_10_load_15, i36 %glPLSlices_V_11_load_15, i36 %glPLSlices_V_12_load_15, i36 %glPLSlices_V_13_load_15, i36 %glPLSlices_V_14_load_15, i36 %glPLSlices_V_15_load_15, i36 %glPLSlices_V_0_load_15, i36 %glPLSlices_V_1_load_15, i36 %glPLSlices_V_2_load_15, i36 %glPLSlices_V_3_load_15, i36 %glPLSlices_V_4_load_15, i36 %glPLSlices_V_5_load_15, i36 %glPLSlices_V_6_load_15, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:919  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_99, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:921  %tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_99, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:923  %tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_99, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:926  %tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_99, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:927  %tmp_67 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_190, i1 %tmp_188, i1 %tmp_186, i1 %tmp_184)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:929  store i4 %tmp_67, i4* @targetBlocks_V_7_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:931  store i4 %tmp_67, i4* @targetBlocks_V_7_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:933  store i4 %tmp_67, i4* @targetBlocks_V_7_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:935  store i4 %tmp_67, i4* @targetBlocks_V_7_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:937  store i4 %tmp_67, i4* @targetBlocks_V_7_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:939  store i4 %tmp_67, i4* @targetBlocks_V_7_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:941  store i4 %tmp_67, i4* @targetBlocks_V_7_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:943  store i4 %tmp_67, i4* @targetBlocks_V_7_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:945  store i4 %tmp_67, i4* @targetBlocks_V_7_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:947  store i4 %tmp_67, i4* @targetBlocks_V_7_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:949  store i4 %tmp_67, i4* @targetBlocks_V_7_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:951  store i4 %tmp_67, i4* @targetBlocks_V_7_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:953  store i4 %tmp_67, i4* @targetBlocks_V_7_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:955  store i4 %tmp_67, i4* @targetBlocks_V_7_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:957  store i4 %tmp_67, i4* @targetBlocks_V_7_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:965  %tmp_143 = add i11 %tmp_26, %newIndex7_cast

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="11">
<![CDATA[
:966  %tmp_143_cast = sext i11 %tmp_143 to i64

]]></Node>
<StgValue><ssdm name="tmp_143_cast"/></StgValue>
</operation>

<operation id="1169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:967  %glPLSlices_V_0_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_17"/></StgValue>
</operation>

<operation id="1170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:969  %glPLSlices_V_1_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_17"/></StgValue>
</operation>

<operation id="1171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:971  %glPLSlices_V_10_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_17"/></StgValue>
</operation>

<operation id="1172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:973  %glPLSlices_V_11_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_17"/></StgValue>
</operation>

<operation id="1173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:975  %glPLSlices_V_12_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_17"/></StgValue>
</operation>

<operation id="1174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:977  %glPLSlices_V_13_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_17"/></StgValue>
</operation>

<operation id="1175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:979  %glPLSlices_V_14_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_17"/></StgValue>
</operation>

<operation id="1176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:981  %glPLSlices_V_15_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_17"/></StgValue>
</operation>

<operation id="1177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:983  %glPLSlices_V_2_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_17"/></StgValue>
</operation>

<operation id="1178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:985  %glPLSlices_V_3_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_17"/></StgValue>
</operation>

<operation id="1179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:987  %glPLSlices_V_4_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_17"/></StgValue>
</operation>

<operation id="1180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:989  %glPLSlices_V_5_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_17"/></StgValue>
</operation>

<operation id="1181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:991  %glPLSlices_V_6_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_17"/></StgValue>
</operation>

<operation id="1182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:993  %glPLSlices_V_7_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_17"/></StgValue>
</operation>

<operation id="1183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:995  %glPLSlices_V_8_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_17"/></StgValue>
</operation>

<operation id="1184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:997  %glPLSlices_V_9_addr_17 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_17"/></StgValue>
</operation>

<operation id="1185" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="36" op_0_bw="10">
<![CDATA[
:998  %glPLSlices_V_8_load_16 = load i36* %glPLSlices_V_8_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_16"/></StgValue>
</operation>

<operation id="1186" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="36" op_0_bw="10">
<![CDATA[
:999  %glPLSlices_V_9_load_16 = load i36* %glPLSlices_V_9_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_16"/></StgValue>
</operation>

<operation id="1187" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="36" op_0_bw="10">
<![CDATA[
:1000  %glPLSlices_V_10_load_16 = load i36* %glPLSlices_V_10_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_16"/></StgValue>
</operation>

<operation id="1188" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="36" op_0_bw="10">
<![CDATA[
:1001  %glPLSlices_V_11_load_16 = load i36* %glPLSlices_V_11_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_16"/></StgValue>
</operation>

<operation id="1189" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="36" op_0_bw="10">
<![CDATA[
:1002  %glPLSlices_V_12_load_16 = load i36* %glPLSlices_V_12_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_16"/></StgValue>
</operation>

<operation id="1190" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="36" op_0_bw="10">
<![CDATA[
:1003  %glPLSlices_V_13_load_16 = load i36* %glPLSlices_V_13_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_16"/></StgValue>
</operation>

<operation id="1191" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="36" op_0_bw="10">
<![CDATA[
:1004  %glPLSlices_V_14_load_16 = load i36* %glPLSlices_V_14_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_16"/></StgValue>
</operation>

<operation id="1192" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="36" op_0_bw="10">
<![CDATA[
:1005  %glPLSlices_V_15_load_16 = load i36* %glPLSlices_V_15_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_16"/></StgValue>
</operation>

<operation id="1193" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="36" op_0_bw="10">
<![CDATA[
:1006  %glPLSlices_V_0_load_16 = load i36* %glPLSlices_V_0_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_16"/></StgValue>
</operation>

<operation id="1194" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="36" op_0_bw="10">
<![CDATA[
:1007  %glPLSlices_V_1_load_16 = load i36* %glPLSlices_V_1_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_16"/></StgValue>
</operation>

<operation id="1195" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="36" op_0_bw="10">
<![CDATA[
:1008  %glPLSlices_V_2_load_16 = load i36* %glPLSlices_V_2_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_16"/></StgValue>
</operation>

<operation id="1196" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="36" op_0_bw="10">
<![CDATA[
:1009  %glPLSlices_V_3_load_16 = load i36* %glPLSlices_V_3_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_16"/></StgValue>
</operation>

<operation id="1197" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="36" op_0_bw="10">
<![CDATA[
:1010  %glPLSlices_V_4_load_16 = load i36* %glPLSlices_V_4_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_16"/></StgValue>
</operation>

<operation id="1198" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="36" op_0_bw="10">
<![CDATA[
:1011  %glPLSlices_V_5_load_16 = load i36* %glPLSlices_V_5_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_16"/></StgValue>
</operation>

<operation id="1199" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="36" op_0_bw="10">
<![CDATA[
:1012  %glPLSlices_V_6_load_16 = load i36* %glPLSlices_V_6_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_16"/></StgValue>
</operation>

<operation id="1200" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="36" op_0_bw="10">
<![CDATA[
:1013  %glPLSlices_V_7_load_16 = load i36* %glPLSlices_V_7_addr_16, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_16"/></StgValue>
</operation>

<operation id="1201" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1014  %tmp_105 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_8_load_16, i36 %glPLSlices_V_9_load_16, i36 %glPLSlices_V_10_load_16, i36 %glPLSlices_V_11_load_16, i36 %glPLSlices_V_12_load_16, i36 %glPLSlices_V_13_load_16, i36 %glPLSlices_V_14_load_16, i36 %glPLSlices_V_15_load_16, i36 %glPLSlices_V_0_load_16, i36 %glPLSlices_V_1_load_16, i36 %glPLSlices_V_2_load_16, i36 %glPLSlices_V_3_load_16, i36 %glPLSlices_V_4_load_16, i36 %glPLSlices_V_5_load_16, i36 %glPLSlices_V_6_load_16, i36 %glPLSlices_V_7_load_16, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1202" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="36" op_0_bw="10">
<![CDATA[
:1016  %glPLSlices_V_8_load_17 = load i36* %glPLSlices_V_8_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_17"/></StgValue>
</operation>

<operation id="1203" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="36" op_0_bw="10">
<![CDATA[
:1017  %glPLSlices_V_9_load_17 = load i36* %glPLSlices_V_9_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_17"/></StgValue>
</operation>

<operation id="1204" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="36" op_0_bw="10">
<![CDATA[
:1018  %glPLSlices_V_10_load_17 = load i36* %glPLSlices_V_10_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_17"/></StgValue>
</operation>

<operation id="1205" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="36" op_0_bw="10">
<![CDATA[
:1019  %glPLSlices_V_11_load_17 = load i36* %glPLSlices_V_11_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_17"/></StgValue>
</operation>

<operation id="1206" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="36" op_0_bw="10">
<![CDATA[
:1020  %glPLSlices_V_12_load_17 = load i36* %glPLSlices_V_12_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_17"/></StgValue>
</operation>

<operation id="1207" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="36" op_0_bw="10">
<![CDATA[
:1021  %glPLSlices_V_13_load_17 = load i36* %glPLSlices_V_13_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_17"/></StgValue>
</operation>

<operation id="1208" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="36" op_0_bw="10">
<![CDATA[
:1022  %glPLSlices_V_14_load_17 = load i36* %glPLSlices_V_14_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_17"/></StgValue>
</operation>

<operation id="1209" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="36" op_0_bw="10">
<![CDATA[
:1023  %glPLSlices_V_15_load_17 = load i36* %glPLSlices_V_15_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_17"/></StgValue>
</operation>

<operation id="1210" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="36" op_0_bw="10">
<![CDATA[
:1024  %glPLSlices_V_0_load_17 = load i36* %glPLSlices_V_0_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_17"/></StgValue>
</operation>

<operation id="1211" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="36" op_0_bw="10">
<![CDATA[
:1025  %glPLSlices_V_1_load_17 = load i36* %glPLSlices_V_1_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_17"/></StgValue>
</operation>

<operation id="1212" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="36" op_0_bw="10">
<![CDATA[
:1026  %glPLSlices_V_2_load_17 = load i36* %glPLSlices_V_2_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_17"/></StgValue>
</operation>

<operation id="1213" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="36" op_0_bw="10">
<![CDATA[
:1027  %glPLSlices_V_3_load_17 = load i36* %glPLSlices_V_3_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_17"/></StgValue>
</operation>

<operation id="1214" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="36" op_0_bw="10">
<![CDATA[
:1028  %glPLSlices_V_4_load_17 = load i36* %glPLSlices_V_4_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_17"/></StgValue>
</operation>

<operation id="1215" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="36" op_0_bw="10">
<![CDATA[
:1029  %glPLSlices_V_5_load_17 = load i36* %glPLSlices_V_5_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_17"/></StgValue>
</operation>

<operation id="1216" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="36" op_0_bw="10">
<![CDATA[
:1030  %glPLSlices_V_6_load_17 = load i36* %glPLSlices_V_6_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_17"/></StgValue>
</operation>

<operation id="1217" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="36" op_0_bw="10">
<![CDATA[
:1031  %glPLSlices_V_7_load_17 = load i36* %glPLSlices_V_7_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_17"/></StgValue>
</operation>

<operation id="1218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1033  %tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_105, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1035  %tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_105, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1037  %tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_105, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1039  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_105, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1040  %tmp_71 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_197, i1 %tmp_195, i1 %tmp_193, i1 %tmp_191)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1043  store i4 %tmp_71, i4* @refBlock_V_8_0, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1045  store i4 %tmp_71, i4* @refBlock_V_8_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1047  store i4 %tmp_71, i4* @refBlock_V_8_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1049  store i4 %tmp_71, i4* @refBlock_V_8_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1051  store i4 %tmp_71, i4* @refBlock_V_8_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1053  store i4 %tmp_71, i4* @refBlock_V_8_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1055  store i4 %tmp_71, i4* @refBlock_V_8_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1057  store i4 %tmp_71, i4* @refBlock_V_8_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1059  store i4 %tmp_71, i4* @refBlock_V_8_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1061  store i4 %tmp_71, i4* @refBlock_V_8_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1063  store i4 %tmp_71, i4* @refBlock_V_8_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1065  store i4 %tmp_71, i4* @refBlock_V_8_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1067  store i4 %tmp_71, i4* @refBlock_V_8_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1069  store i4 %tmp_71, i4* @refBlock_V_8_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1071  store i4 %tmp_71, i4* @refBlock_V_8_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="10" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1074  %tmp_36_9 = add i20 %tmp_s, 9

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="1239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1075  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_9, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1076  %newIndex9_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_9, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex9_cast"/></StgValue>
</operation>

<operation id="1241" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1077  %tmp_144 = add i11 %tmp_22, %newIndex9_cast

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="11">
<![CDATA[
:1078  %tmp_144_cast = sext i11 %tmp_144 to i64

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="1243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1079  %glPLSlices_V_0_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_18"/></StgValue>
</operation>

<operation id="1244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1083  %glPLSlices_V_1_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_18"/></StgValue>
</operation>

<operation id="1245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1085  %glPLSlices_V_10_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_18"/></StgValue>
</operation>

<operation id="1246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1087  %glPLSlices_V_11_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_18"/></StgValue>
</operation>

<operation id="1247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1089  %glPLSlices_V_12_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_18"/></StgValue>
</operation>

<operation id="1248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1091  %glPLSlices_V_13_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_18"/></StgValue>
</operation>

<operation id="1249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1093  %glPLSlices_V_14_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_18"/></StgValue>
</operation>

<operation id="1250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1095  %glPLSlices_V_15_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_18"/></StgValue>
</operation>

<operation id="1251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1097  %glPLSlices_V_2_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_18"/></StgValue>
</operation>

<operation id="1252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1099  %glPLSlices_V_3_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_18"/></StgValue>
</operation>

<operation id="1253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1101  %glPLSlices_V_4_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_18"/></StgValue>
</operation>

<operation id="1254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1103  %glPLSlices_V_5_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_18"/></StgValue>
</operation>

<operation id="1255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1105  %glPLSlices_V_6_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_18"/></StgValue>
</operation>

<operation id="1256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1107  %glPLSlices_V_7_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_18"/></StgValue>
</operation>

<operation id="1257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1109  %glPLSlices_V_8_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_18"/></StgValue>
</operation>

<operation id="1258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1111  %glPLSlices_V_9_addr_18 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_18"/></StgValue>
</operation>

<operation id="1259" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="36" op_0_bw="10">
<![CDATA[
:1113  %glPLSlices_V_9_load_18 = load i36* %glPLSlices_V_9_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_18"/></StgValue>
</operation>

<operation id="1260" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="36" op_0_bw="10">
<![CDATA[
:1114  %glPLSlices_V_10_load_18 = load i36* %glPLSlices_V_10_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_18"/></StgValue>
</operation>

<operation id="1261" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="36" op_0_bw="10">
<![CDATA[
:1115  %glPLSlices_V_11_load_18 = load i36* %glPLSlices_V_11_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_18"/></StgValue>
</operation>

<operation id="1262" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="36" op_0_bw="10">
<![CDATA[
:1116  %glPLSlices_V_12_load_18 = load i36* %glPLSlices_V_12_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_18"/></StgValue>
</operation>

<operation id="1263" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="36" op_0_bw="10">
<![CDATA[
:1117  %glPLSlices_V_13_load_18 = load i36* %glPLSlices_V_13_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_18"/></StgValue>
</operation>

<operation id="1264" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="36" op_0_bw="10">
<![CDATA[
:1118  %glPLSlices_V_14_load_18 = load i36* %glPLSlices_V_14_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_18"/></StgValue>
</operation>

<operation id="1265" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="36" op_0_bw="10">
<![CDATA[
:1119  %glPLSlices_V_15_load_18 = load i36* %glPLSlices_V_15_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_18"/></StgValue>
</operation>

<operation id="1266" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="36" op_0_bw="10">
<![CDATA[
:1120  %glPLSlices_V_0_load_18 = load i36* %glPLSlices_V_0_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_18"/></StgValue>
</operation>

<operation id="1267" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="36" op_0_bw="10">
<![CDATA[
:1121  %glPLSlices_V_1_load_18 = load i36* %glPLSlices_V_1_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_18"/></StgValue>
</operation>

<operation id="1268" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="36" op_0_bw="10">
<![CDATA[
:1122  %glPLSlices_V_2_load_18 = load i36* %glPLSlices_V_2_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_18"/></StgValue>
</operation>

<operation id="1269" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="36" op_0_bw="10">
<![CDATA[
:1123  %glPLSlices_V_3_load_18 = load i36* %glPLSlices_V_3_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_18"/></StgValue>
</operation>

<operation id="1270" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="36" op_0_bw="10">
<![CDATA[
:1124  %glPLSlices_V_4_load_18 = load i36* %glPLSlices_V_4_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_18"/></StgValue>
</operation>

<operation id="1271" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="36" op_0_bw="10">
<![CDATA[
:1125  %glPLSlices_V_5_load_18 = load i36* %glPLSlices_V_5_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_18"/></StgValue>
</operation>

<operation id="1272" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="36" op_0_bw="10">
<![CDATA[
:1126  %glPLSlices_V_6_load_18 = load i36* %glPLSlices_V_6_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_18"/></StgValue>
</operation>

<operation id="1273" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="36" op_0_bw="10">
<![CDATA[
:1127  %glPLSlices_V_7_load_18 = load i36* %glPLSlices_V_7_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_18"/></StgValue>
</operation>

<operation id="1274" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="36" op_0_bw="10">
<![CDATA[
:1128  %glPLSlices_V_8_load_18 = load i36* %glPLSlices_V_8_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_18"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1275" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="36" op_0_bw="10">
<![CDATA[
:1016  %glPLSlices_V_8_load_17 = load i36* %glPLSlices_V_8_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_17"/></StgValue>
</operation>

<operation id="1276" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="36" op_0_bw="10">
<![CDATA[
:1017  %glPLSlices_V_9_load_17 = load i36* %glPLSlices_V_9_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_17"/></StgValue>
</operation>

<operation id="1277" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="36" op_0_bw="10">
<![CDATA[
:1018  %glPLSlices_V_10_load_17 = load i36* %glPLSlices_V_10_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_17"/></StgValue>
</operation>

<operation id="1278" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="36" op_0_bw="10">
<![CDATA[
:1019  %glPLSlices_V_11_load_17 = load i36* %glPLSlices_V_11_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_17"/></StgValue>
</operation>

<operation id="1279" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="36" op_0_bw="10">
<![CDATA[
:1020  %glPLSlices_V_12_load_17 = load i36* %glPLSlices_V_12_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_17"/></StgValue>
</operation>

<operation id="1280" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="36" op_0_bw="10">
<![CDATA[
:1021  %glPLSlices_V_13_load_17 = load i36* %glPLSlices_V_13_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_17"/></StgValue>
</operation>

<operation id="1281" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="36" op_0_bw="10">
<![CDATA[
:1022  %glPLSlices_V_14_load_17 = load i36* %glPLSlices_V_14_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_17"/></StgValue>
</operation>

<operation id="1282" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="36" op_0_bw="10">
<![CDATA[
:1023  %glPLSlices_V_15_load_17 = load i36* %glPLSlices_V_15_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_17"/></StgValue>
</operation>

<operation id="1283" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="36" op_0_bw="10">
<![CDATA[
:1024  %glPLSlices_V_0_load_17 = load i36* %glPLSlices_V_0_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_17"/></StgValue>
</operation>

<operation id="1284" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="36" op_0_bw="10">
<![CDATA[
:1025  %glPLSlices_V_1_load_17 = load i36* %glPLSlices_V_1_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_17"/></StgValue>
</operation>

<operation id="1285" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="36" op_0_bw="10">
<![CDATA[
:1026  %glPLSlices_V_2_load_17 = load i36* %glPLSlices_V_2_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_17"/></StgValue>
</operation>

<operation id="1286" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="36" op_0_bw="10">
<![CDATA[
:1027  %glPLSlices_V_3_load_17 = load i36* %glPLSlices_V_3_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_17"/></StgValue>
</operation>

<operation id="1287" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="36" op_0_bw="10">
<![CDATA[
:1028  %glPLSlices_V_4_load_17 = load i36* %glPLSlices_V_4_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_17"/></StgValue>
</operation>

<operation id="1288" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="36" op_0_bw="10">
<![CDATA[
:1029  %glPLSlices_V_5_load_17 = load i36* %glPLSlices_V_5_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_17"/></StgValue>
</operation>

<operation id="1289" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="36" op_0_bw="10">
<![CDATA[
:1030  %glPLSlices_V_6_load_17 = load i36* %glPLSlices_V_6_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_17"/></StgValue>
</operation>

<operation id="1290" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="36" op_0_bw="10">
<![CDATA[
:1031  %glPLSlices_V_7_load_17 = load i36* %glPLSlices_V_7_addr_17, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_17"/></StgValue>
</operation>

<operation id="1291" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1032  %tmp_106 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_8_load_17, i36 %glPLSlices_V_9_load_17, i36 %glPLSlices_V_10_load_17, i36 %glPLSlices_V_11_load_17, i36 %glPLSlices_V_12_load_17, i36 %glPLSlices_V_13_load_17, i36 %glPLSlices_V_14_load_17, i36 %glPLSlices_V_15_load_17, i36 %glPLSlices_V_0_load_17, i36 %glPLSlices_V_1_load_17, i36 %glPLSlices_V_2_load_17, i36 %glPLSlices_V_3_load_17, i36 %glPLSlices_V_4_load_17, i36 %glPLSlices_V_5_load_17, i36 %glPLSlices_V_6_load_17, i36 %glPLSlices_V_7_load_17, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1034  %tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_106, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1036  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_106, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1038  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_106, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1041  %tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_106, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1042  %tmp_72 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_198, i1 %tmp_196, i1 %tmp_194, i1 %tmp_192)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1044  store i4 %tmp_72, i4* @targetBlocks_V_8_0, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1046  store i4 %tmp_72, i4* @targetBlocks_V_8_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1048  store i4 %tmp_72, i4* @targetBlocks_V_8_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1050  store i4 %tmp_72, i4* @targetBlocks_V_8_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1052  store i4 %tmp_72, i4* @targetBlocks_V_8_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1054  store i4 %tmp_72, i4* @targetBlocks_V_8_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1056  store i4 %tmp_72, i4* @targetBlocks_V_8_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1058  store i4 %tmp_72, i4* @targetBlocks_V_8_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1060  store i4 %tmp_72, i4* @targetBlocks_V_8_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1062  store i4 %tmp_72, i4* @targetBlocks_V_8_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1064  store i4 %tmp_72, i4* @targetBlocks_V_8_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1066  store i4 %tmp_72, i4* @targetBlocks_V_8_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1068  store i4 %tmp_72, i4* @targetBlocks_V_8_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1070  store i4 %tmp_72, i4* @targetBlocks_V_8_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1072  store i4 %tmp_72, i4* @targetBlocks_V_8_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1080  %tmp_145 = add i11 %tmp_26, %newIndex9_cast

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="11">
<![CDATA[
:1081  %tmp_145_cast = sext i11 %tmp_145 to i64

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="1314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1082  %glPLSlices_V_0_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_19"/></StgValue>
</operation>

<operation id="1315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1084  %glPLSlices_V_1_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_19"/></StgValue>
</operation>

<operation id="1316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1086  %glPLSlices_V_10_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_19"/></StgValue>
</operation>

<operation id="1317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1088  %glPLSlices_V_11_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_19"/></StgValue>
</operation>

<operation id="1318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1090  %glPLSlices_V_12_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_19"/></StgValue>
</operation>

<operation id="1319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1092  %glPLSlices_V_13_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_19"/></StgValue>
</operation>

<operation id="1320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1094  %glPLSlices_V_14_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_19"/></StgValue>
</operation>

<operation id="1321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1096  %glPLSlices_V_15_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_19"/></StgValue>
</operation>

<operation id="1322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1098  %glPLSlices_V_2_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_19"/></StgValue>
</operation>

<operation id="1323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1100  %glPLSlices_V_3_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_19"/></StgValue>
</operation>

<operation id="1324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1102  %glPLSlices_V_4_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_19"/></StgValue>
</operation>

<operation id="1325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1104  %glPLSlices_V_5_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_19"/></StgValue>
</operation>

<operation id="1326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1106  %glPLSlices_V_6_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_19"/></StgValue>
</operation>

<operation id="1327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1108  %glPLSlices_V_7_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_19"/></StgValue>
</operation>

<operation id="1328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1110  %glPLSlices_V_8_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_19"/></StgValue>
</operation>

<operation id="1329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1112  %glPLSlices_V_9_addr_19 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_19"/></StgValue>
</operation>

<operation id="1330" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="36" op_0_bw="10">
<![CDATA[
:1113  %glPLSlices_V_9_load_18 = load i36* %glPLSlices_V_9_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_18"/></StgValue>
</operation>

<operation id="1331" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="36" op_0_bw="10">
<![CDATA[
:1114  %glPLSlices_V_10_load_18 = load i36* %glPLSlices_V_10_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_18"/></StgValue>
</operation>

<operation id="1332" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="36" op_0_bw="10">
<![CDATA[
:1115  %glPLSlices_V_11_load_18 = load i36* %glPLSlices_V_11_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_18"/></StgValue>
</operation>

<operation id="1333" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="36" op_0_bw="10">
<![CDATA[
:1116  %glPLSlices_V_12_load_18 = load i36* %glPLSlices_V_12_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_18"/></StgValue>
</operation>

<operation id="1334" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="36" op_0_bw="10">
<![CDATA[
:1117  %glPLSlices_V_13_load_18 = load i36* %glPLSlices_V_13_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_18"/></StgValue>
</operation>

<operation id="1335" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="36" op_0_bw="10">
<![CDATA[
:1118  %glPLSlices_V_14_load_18 = load i36* %glPLSlices_V_14_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_18"/></StgValue>
</operation>

<operation id="1336" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="36" op_0_bw="10">
<![CDATA[
:1119  %glPLSlices_V_15_load_18 = load i36* %glPLSlices_V_15_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_18"/></StgValue>
</operation>

<operation id="1337" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="36" op_0_bw="10">
<![CDATA[
:1120  %glPLSlices_V_0_load_18 = load i36* %glPLSlices_V_0_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_18"/></StgValue>
</operation>

<operation id="1338" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="36" op_0_bw="10">
<![CDATA[
:1121  %glPLSlices_V_1_load_18 = load i36* %glPLSlices_V_1_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_18"/></StgValue>
</operation>

<operation id="1339" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="36" op_0_bw="10">
<![CDATA[
:1122  %glPLSlices_V_2_load_18 = load i36* %glPLSlices_V_2_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_18"/></StgValue>
</operation>

<operation id="1340" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="36" op_0_bw="10">
<![CDATA[
:1123  %glPLSlices_V_3_load_18 = load i36* %glPLSlices_V_3_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_18"/></StgValue>
</operation>

<operation id="1341" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="36" op_0_bw="10">
<![CDATA[
:1124  %glPLSlices_V_4_load_18 = load i36* %glPLSlices_V_4_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_18"/></StgValue>
</operation>

<operation id="1342" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="36" op_0_bw="10">
<![CDATA[
:1125  %glPLSlices_V_5_load_18 = load i36* %glPLSlices_V_5_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_18"/></StgValue>
</operation>

<operation id="1343" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="36" op_0_bw="10">
<![CDATA[
:1126  %glPLSlices_V_6_load_18 = load i36* %glPLSlices_V_6_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_18"/></StgValue>
</operation>

<operation id="1344" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="36" op_0_bw="10">
<![CDATA[
:1127  %glPLSlices_V_7_load_18 = load i36* %glPLSlices_V_7_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_18"/></StgValue>
</operation>

<operation id="1345" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="36" op_0_bw="10">
<![CDATA[
:1128  %glPLSlices_V_8_load_18 = load i36* %glPLSlices_V_8_addr_18, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_18"/></StgValue>
</operation>

<operation id="1346" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1129  %tmp_110 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_9_load_18, i36 %glPLSlices_V_10_load_18, i36 %glPLSlices_V_11_load_18, i36 %glPLSlices_V_12_load_18, i36 %glPLSlices_V_13_load_18, i36 %glPLSlices_V_14_load_18, i36 %glPLSlices_V_15_load_18, i36 %glPLSlices_V_0_load_18, i36 %glPLSlices_V_1_load_18, i36 %glPLSlices_V_2_load_18, i36 %glPLSlices_V_3_load_18, i36 %glPLSlices_V_4_load_18, i36 %glPLSlices_V_5_load_18, i36 %glPLSlices_V_6_load_18, i36 %glPLSlices_V_7_load_18, i36 %glPLSlices_V_8_load_18, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1347" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="36" op_0_bw="10">
<![CDATA[
:1131  %glPLSlices_V_9_load_19 = load i36* %glPLSlices_V_9_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_19"/></StgValue>
</operation>

<operation id="1348" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="36" op_0_bw="10">
<![CDATA[
:1132  %glPLSlices_V_10_load_19 = load i36* %glPLSlices_V_10_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_19"/></StgValue>
</operation>

<operation id="1349" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="36" op_0_bw="10">
<![CDATA[
:1133  %glPLSlices_V_11_load_19 = load i36* %glPLSlices_V_11_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_19"/></StgValue>
</operation>

<operation id="1350" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="36" op_0_bw="10">
<![CDATA[
:1134  %glPLSlices_V_12_load_19 = load i36* %glPLSlices_V_12_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_19"/></StgValue>
</operation>

<operation id="1351" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="36" op_0_bw="10">
<![CDATA[
:1135  %glPLSlices_V_13_load_19 = load i36* %glPLSlices_V_13_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_19"/></StgValue>
</operation>

<operation id="1352" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="36" op_0_bw="10">
<![CDATA[
:1136  %glPLSlices_V_14_load_19 = load i36* %glPLSlices_V_14_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_19"/></StgValue>
</operation>

<operation id="1353" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="36" op_0_bw="10">
<![CDATA[
:1137  %glPLSlices_V_15_load_19 = load i36* %glPLSlices_V_15_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_19"/></StgValue>
</operation>

<operation id="1354" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="36" op_0_bw="10">
<![CDATA[
:1138  %glPLSlices_V_0_load_19 = load i36* %glPLSlices_V_0_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_19"/></StgValue>
</operation>

<operation id="1355" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="36" op_0_bw="10">
<![CDATA[
:1139  %glPLSlices_V_1_load_19 = load i36* %glPLSlices_V_1_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_19"/></StgValue>
</operation>

<operation id="1356" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="36" op_0_bw="10">
<![CDATA[
:1140  %glPLSlices_V_2_load_19 = load i36* %glPLSlices_V_2_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_19"/></StgValue>
</operation>

<operation id="1357" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="36" op_0_bw="10">
<![CDATA[
:1141  %glPLSlices_V_3_load_19 = load i36* %glPLSlices_V_3_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_19"/></StgValue>
</operation>

<operation id="1358" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="36" op_0_bw="10">
<![CDATA[
:1142  %glPLSlices_V_4_load_19 = load i36* %glPLSlices_V_4_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_19"/></StgValue>
</operation>

<operation id="1359" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="36" op_0_bw="10">
<![CDATA[
:1143  %glPLSlices_V_5_load_19 = load i36* %glPLSlices_V_5_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_19"/></StgValue>
</operation>

<operation id="1360" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="36" op_0_bw="10">
<![CDATA[
:1144  %glPLSlices_V_6_load_19 = load i36* %glPLSlices_V_6_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_19"/></StgValue>
</operation>

<operation id="1361" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="36" op_0_bw="10">
<![CDATA[
:1145  %glPLSlices_V_7_load_19 = load i36* %glPLSlices_V_7_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_19"/></StgValue>
</operation>

<operation id="1362" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="36" op_0_bw="10">
<![CDATA[
:1146  %glPLSlices_V_8_load_19 = load i36* %glPLSlices_V_8_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_19"/></StgValue>
</operation>

<operation id="1363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1148  %tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_110, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1150  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_110, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1152  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_110, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1154  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_110, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1155  %tmp_76 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_205, i1 %tmp_203, i1 %tmp_201, i1 %tmp_199)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1158  store i4 %tmp_76, i4* @refBlock_V_9_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1160  store i4 %tmp_76, i4* @refBlock_V_9_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1162  store i4 %tmp_76, i4* @refBlock_V_9_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1164  store i4 %tmp_76, i4* @refBlock_V_9_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1166  store i4 %tmp_76, i4* @refBlock_V_9_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1168  store i4 %tmp_76, i4* @refBlock_V_9_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1170  store i4 %tmp_76, i4* @refBlock_V_9_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1172  store i4 %tmp_76, i4* @refBlock_V_9_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1174  store i4 %tmp_76, i4* @refBlock_V_9_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1176  store i4 %tmp_76, i4* @refBlock_V_9_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1178  store i4 %tmp_76, i4* @refBlock_V_9_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1180  store i4 %tmp_76, i4* @refBlock_V_9_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1182  store i4 %tmp_76, i4* @refBlock_V_9_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1184  store i4 %tmp_76, i4* @refBlock_V_9_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1186  store i4 %tmp_76, i4* @refBlock_V_9_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1383" st_id="11" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1189  %tmp_36_s = add i20 %tmp_s, 10

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="1384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1190  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_s, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1191  %newIndex10_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_s, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex10_cast"/></StgValue>
</operation>

<operation id="1386" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1192  %tmp_146 = add i11 %tmp_22, %newIndex10_cast

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="11">
<![CDATA[
:1193  %tmp_146_cast = sext i11 %tmp_146 to i64

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="1388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1194  %glPLSlices_V_0_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_20"/></StgValue>
</operation>

<operation id="1389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1198  %glPLSlices_V_1_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_20"/></StgValue>
</operation>

<operation id="1390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1200  %glPLSlices_V_10_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_20"/></StgValue>
</operation>

<operation id="1391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1202  %glPLSlices_V_11_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_20"/></StgValue>
</operation>

<operation id="1392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1204  %glPLSlices_V_12_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_20"/></StgValue>
</operation>

<operation id="1393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1206  %glPLSlices_V_13_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_20"/></StgValue>
</operation>

<operation id="1394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1208  %glPLSlices_V_14_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_20"/></StgValue>
</operation>

<operation id="1395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1210  %glPLSlices_V_15_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_20"/></StgValue>
</operation>

<operation id="1396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1212  %glPLSlices_V_2_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_20"/></StgValue>
</operation>

<operation id="1397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1214  %glPLSlices_V_3_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_20"/></StgValue>
</operation>

<operation id="1398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1216  %glPLSlices_V_4_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_20"/></StgValue>
</operation>

<operation id="1399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1218  %glPLSlices_V_5_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_20"/></StgValue>
</operation>

<operation id="1400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1220  %glPLSlices_V_6_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_20"/></StgValue>
</operation>

<operation id="1401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1222  %glPLSlices_V_7_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_20"/></StgValue>
</operation>

<operation id="1402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1224  %glPLSlices_V_8_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_20"/></StgValue>
</operation>

<operation id="1403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1226  %glPLSlices_V_9_addr_20 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_20"/></StgValue>
</operation>

<operation id="1404" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="36" op_0_bw="10">
<![CDATA[
:1228  %glPLSlices_V_10_load_20 = load i36* %glPLSlices_V_10_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_20"/></StgValue>
</operation>

<operation id="1405" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="36" op_0_bw="10">
<![CDATA[
:1229  %glPLSlices_V_11_load_20 = load i36* %glPLSlices_V_11_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_20"/></StgValue>
</operation>

<operation id="1406" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="36" op_0_bw="10">
<![CDATA[
:1230  %glPLSlices_V_12_load_20 = load i36* %glPLSlices_V_12_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_20"/></StgValue>
</operation>

<operation id="1407" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="36" op_0_bw="10">
<![CDATA[
:1231  %glPLSlices_V_13_load_20 = load i36* %glPLSlices_V_13_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_20"/></StgValue>
</operation>

<operation id="1408" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="36" op_0_bw="10">
<![CDATA[
:1232  %glPLSlices_V_14_load_20 = load i36* %glPLSlices_V_14_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_20"/></StgValue>
</operation>

<operation id="1409" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="36" op_0_bw="10">
<![CDATA[
:1233  %glPLSlices_V_15_load_20 = load i36* %glPLSlices_V_15_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_20"/></StgValue>
</operation>

<operation id="1410" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="36" op_0_bw="10">
<![CDATA[
:1234  %glPLSlices_V_0_load_20 = load i36* %glPLSlices_V_0_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_20"/></StgValue>
</operation>

<operation id="1411" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="36" op_0_bw="10">
<![CDATA[
:1235  %glPLSlices_V_1_load_20 = load i36* %glPLSlices_V_1_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_20"/></StgValue>
</operation>

<operation id="1412" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="36" op_0_bw="10">
<![CDATA[
:1236  %glPLSlices_V_2_load_20 = load i36* %glPLSlices_V_2_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_20"/></StgValue>
</operation>

<operation id="1413" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="36" op_0_bw="10">
<![CDATA[
:1237  %glPLSlices_V_3_load_20 = load i36* %glPLSlices_V_3_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_20"/></StgValue>
</operation>

<operation id="1414" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="36" op_0_bw="10">
<![CDATA[
:1238  %glPLSlices_V_4_load_20 = load i36* %glPLSlices_V_4_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_20"/></StgValue>
</operation>

<operation id="1415" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="36" op_0_bw="10">
<![CDATA[
:1239  %glPLSlices_V_5_load_20 = load i36* %glPLSlices_V_5_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_20"/></StgValue>
</operation>

<operation id="1416" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="36" op_0_bw="10">
<![CDATA[
:1240  %glPLSlices_V_6_load_20 = load i36* %glPLSlices_V_6_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_20"/></StgValue>
</operation>

<operation id="1417" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="36" op_0_bw="10">
<![CDATA[
:1241  %glPLSlices_V_7_load_20 = load i36* %glPLSlices_V_7_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_20"/></StgValue>
</operation>

<operation id="1418" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="36" op_0_bw="10">
<![CDATA[
:1242  %glPLSlices_V_8_load_20 = load i36* %glPLSlices_V_8_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_20"/></StgValue>
</operation>

<operation id="1419" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="36" op_0_bw="10">
<![CDATA[
:1243  %glPLSlices_V_9_load_20 = load i36* %glPLSlices_V_9_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_20"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1420" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="36" op_0_bw="10">
<![CDATA[
:1131  %glPLSlices_V_9_load_19 = load i36* %glPLSlices_V_9_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_19"/></StgValue>
</operation>

<operation id="1421" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="36" op_0_bw="10">
<![CDATA[
:1132  %glPLSlices_V_10_load_19 = load i36* %glPLSlices_V_10_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_19"/></StgValue>
</operation>

<operation id="1422" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="36" op_0_bw="10">
<![CDATA[
:1133  %glPLSlices_V_11_load_19 = load i36* %glPLSlices_V_11_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_19"/></StgValue>
</operation>

<operation id="1423" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="36" op_0_bw="10">
<![CDATA[
:1134  %glPLSlices_V_12_load_19 = load i36* %glPLSlices_V_12_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_19"/></StgValue>
</operation>

<operation id="1424" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="36" op_0_bw="10">
<![CDATA[
:1135  %glPLSlices_V_13_load_19 = load i36* %glPLSlices_V_13_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_19"/></StgValue>
</operation>

<operation id="1425" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="36" op_0_bw="10">
<![CDATA[
:1136  %glPLSlices_V_14_load_19 = load i36* %glPLSlices_V_14_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_19"/></StgValue>
</operation>

<operation id="1426" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="36" op_0_bw="10">
<![CDATA[
:1137  %glPLSlices_V_15_load_19 = load i36* %glPLSlices_V_15_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_19"/></StgValue>
</operation>

<operation id="1427" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="36" op_0_bw="10">
<![CDATA[
:1138  %glPLSlices_V_0_load_19 = load i36* %glPLSlices_V_0_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_19"/></StgValue>
</operation>

<operation id="1428" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="36" op_0_bw="10">
<![CDATA[
:1139  %glPLSlices_V_1_load_19 = load i36* %glPLSlices_V_1_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_19"/></StgValue>
</operation>

<operation id="1429" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="36" op_0_bw="10">
<![CDATA[
:1140  %glPLSlices_V_2_load_19 = load i36* %glPLSlices_V_2_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_19"/></StgValue>
</operation>

<operation id="1430" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="36" op_0_bw="10">
<![CDATA[
:1141  %glPLSlices_V_3_load_19 = load i36* %glPLSlices_V_3_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_19"/></StgValue>
</operation>

<operation id="1431" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="36" op_0_bw="10">
<![CDATA[
:1142  %glPLSlices_V_4_load_19 = load i36* %glPLSlices_V_4_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_19"/></StgValue>
</operation>

<operation id="1432" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="36" op_0_bw="10">
<![CDATA[
:1143  %glPLSlices_V_5_load_19 = load i36* %glPLSlices_V_5_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_19"/></StgValue>
</operation>

<operation id="1433" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="36" op_0_bw="10">
<![CDATA[
:1144  %glPLSlices_V_6_load_19 = load i36* %glPLSlices_V_6_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_19"/></StgValue>
</operation>

<operation id="1434" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="36" op_0_bw="10">
<![CDATA[
:1145  %glPLSlices_V_7_load_19 = load i36* %glPLSlices_V_7_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_19"/></StgValue>
</operation>

<operation id="1435" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="36" op_0_bw="10">
<![CDATA[
:1146  %glPLSlices_V_8_load_19 = load i36* %glPLSlices_V_8_addr_19, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_19"/></StgValue>
</operation>

<operation id="1436" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1147  %tmp_111 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_9_load_19, i36 %glPLSlices_V_10_load_19, i36 %glPLSlices_V_11_load_19, i36 %glPLSlices_V_12_load_19, i36 %glPLSlices_V_13_load_19, i36 %glPLSlices_V_14_load_19, i36 %glPLSlices_V_15_load_19, i36 %glPLSlices_V_0_load_19, i36 %glPLSlices_V_1_load_19, i36 %glPLSlices_V_2_load_19, i36 %glPLSlices_V_3_load_19, i36 %glPLSlices_V_4_load_19, i36 %glPLSlices_V_5_load_19, i36 %glPLSlices_V_6_load_19, i36 %glPLSlices_V_7_load_19, i36 %glPLSlices_V_8_load_19, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1149  %tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_111, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1151  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_111, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1153  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_111, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1156  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_111, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1441" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1157  %tmp_77 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_206, i1 %tmp_204, i1 %tmp_202, i1 %tmp_200)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1442" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1159  store i4 %tmp_77, i4* @targetBlocks_V_9_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1161  store i4 %tmp_77, i4* @targetBlocks_V_9_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1163  store i4 %tmp_77, i4* @targetBlocks_V_9_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1165  store i4 %tmp_77, i4* @targetBlocks_V_9_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1167  store i4 %tmp_77, i4* @targetBlocks_V_9_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1447" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1169  store i4 %tmp_77, i4* @targetBlocks_V_9_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1171  store i4 %tmp_77, i4* @targetBlocks_V_9_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1449" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1173  store i4 %tmp_77, i4* @targetBlocks_V_9_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1175  store i4 %tmp_77, i4* @targetBlocks_V_9_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1451" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1177  store i4 %tmp_77, i4* @targetBlocks_V_9_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1179  store i4 %tmp_77, i4* @targetBlocks_V_9_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1453" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1181  store i4 %tmp_77, i4* @targetBlocks_V_9_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1183  store i4 %tmp_77, i4* @targetBlocks_V_9_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1185  store i4 %tmp_77, i4* @targetBlocks_V_9_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1456" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1187  store i4 %tmp_77, i4* @targetBlocks_V_9_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1457" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1195  %tmp_147 = add i11 %tmp_26, %newIndex10_cast

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="64" op_0_bw="11">
<![CDATA[
:1196  %tmp_147_cast = sext i11 %tmp_147 to i64

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="1459" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1197  %glPLSlices_V_0_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_21"/></StgValue>
</operation>

<operation id="1460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1199  %glPLSlices_V_1_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_21"/></StgValue>
</operation>

<operation id="1461" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1201  %glPLSlices_V_10_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_21"/></StgValue>
</operation>

<operation id="1462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1203  %glPLSlices_V_11_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_21"/></StgValue>
</operation>

<operation id="1463" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1205  %glPLSlices_V_12_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_21"/></StgValue>
</operation>

<operation id="1464" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1207  %glPLSlices_V_13_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_21"/></StgValue>
</operation>

<operation id="1465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1209  %glPLSlices_V_14_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_21"/></StgValue>
</operation>

<operation id="1466" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1211  %glPLSlices_V_15_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_21"/></StgValue>
</operation>

<operation id="1467" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1213  %glPLSlices_V_2_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_21"/></StgValue>
</operation>

<operation id="1468" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1215  %glPLSlices_V_3_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_21"/></StgValue>
</operation>

<operation id="1469" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1217  %glPLSlices_V_4_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_21"/></StgValue>
</operation>

<operation id="1470" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1219  %glPLSlices_V_5_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_21"/></StgValue>
</operation>

<operation id="1471" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1221  %glPLSlices_V_6_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_21"/></StgValue>
</operation>

<operation id="1472" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1223  %glPLSlices_V_7_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_21"/></StgValue>
</operation>

<operation id="1473" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1225  %glPLSlices_V_8_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_21"/></StgValue>
</operation>

<operation id="1474" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1227  %glPLSlices_V_9_addr_21 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_21"/></StgValue>
</operation>

<operation id="1475" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="36" op_0_bw="10">
<![CDATA[
:1228  %glPLSlices_V_10_load_20 = load i36* %glPLSlices_V_10_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_20"/></StgValue>
</operation>

<operation id="1476" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="36" op_0_bw="10">
<![CDATA[
:1229  %glPLSlices_V_11_load_20 = load i36* %glPLSlices_V_11_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_20"/></StgValue>
</operation>

<operation id="1477" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="36" op_0_bw="10">
<![CDATA[
:1230  %glPLSlices_V_12_load_20 = load i36* %glPLSlices_V_12_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_20"/></StgValue>
</operation>

<operation id="1478" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="36" op_0_bw="10">
<![CDATA[
:1231  %glPLSlices_V_13_load_20 = load i36* %glPLSlices_V_13_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_20"/></StgValue>
</operation>

<operation id="1479" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="36" op_0_bw="10">
<![CDATA[
:1232  %glPLSlices_V_14_load_20 = load i36* %glPLSlices_V_14_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_20"/></StgValue>
</operation>

<operation id="1480" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="36" op_0_bw="10">
<![CDATA[
:1233  %glPLSlices_V_15_load_20 = load i36* %glPLSlices_V_15_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_20"/></StgValue>
</operation>

<operation id="1481" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="36" op_0_bw="10">
<![CDATA[
:1234  %glPLSlices_V_0_load_20 = load i36* %glPLSlices_V_0_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_20"/></StgValue>
</operation>

<operation id="1482" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="36" op_0_bw="10">
<![CDATA[
:1235  %glPLSlices_V_1_load_20 = load i36* %glPLSlices_V_1_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_20"/></StgValue>
</operation>

<operation id="1483" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="36" op_0_bw="10">
<![CDATA[
:1236  %glPLSlices_V_2_load_20 = load i36* %glPLSlices_V_2_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_20"/></StgValue>
</operation>

<operation id="1484" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="36" op_0_bw="10">
<![CDATA[
:1237  %glPLSlices_V_3_load_20 = load i36* %glPLSlices_V_3_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_20"/></StgValue>
</operation>

<operation id="1485" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="36" op_0_bw="10">
<![CDATA[
:1238  %glPLSlices_V_4_load_20 = load i36* %glPLSlices_V_4_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_20"/></StgValue>
</operation>

<operation id="1486" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="36" op_0_bw="10">
<![CDATA[
:1239  %glPLSlices_V_5_load_20 = load i36* %glPLSlices_V_5_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_20"/></StgValue>
</operation>

<operation id="1487" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="36" op_0_bw="10">
<![CDATA[
:1240  %glPLSlices_V_6_load_20 = load i36* %glPLSlices_V_6_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_20"/></StgValue>
</operation>

<operation id="1488" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="36" op_0_bw="10">
<![CDATA[
:1241  %glPLSlices_V_7_load_20 = load i36* %glPLSlices_V_7_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_20"/></StgValue>
</operation>

<operation id="1489" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="36" op_0_bw="10">
<![CDATA[
:1242  %glPLSlices_V_8_load_20 = load i36* %glPLSlices_V_8_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_20"/></StgValue>
</operation>

<operation id="1490" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="36" op_0_bw="10">
<![CDATA[
:1243  %glPLSlices_V_9_load_20 = load i36* %glPLSlices_V_9_addr_20, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_20"/></StgValue>
</operation>

<operation id="1491" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1244  %tmp_115 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_10_load_20, i36 %glPLSlices_V_11_load_20, i36 %glPLSlices_V_12_load_20, i36 %glPLSlices_V_13_load_20, i36 %glPLSlices_V_14_load_20, i36 %glPLSlices_V_15_load_20, i36 %glPLSlices_V_0_load_20, i36 %glPLSlices_V_1_load_20, i36 %glPLSlices_V_2_load_20, i36 %glPLSlices_V_3_load_20, i36 %glPLSlices_V_4_load_20, i36 %glPLSlices_V_5_load_20, i36 %glPLSlices_V_6_load_20, i36 %glPLSlices_V_7_load_20, i36 %glPLSlices_V_8_load_20, i36 %glPLSlices_V_9_load_20, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1492" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="36" op_0_bw="10">
<![CDATA[
:1246  %glPLSlices_V_10_load_21 = load i36* %glPLSlices_V_10_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_21"/></StgValue>
</operation>

<operation id="1493" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="36" op_0_bw="10">
<![CDATA[
:1247  %glPLSlices_V_11_load_21 = load i36* %glPLSlices_V_11_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_21"/></StgValue>
</operation>

<operation id="1494" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="36" op_0_bw="10">
<![CDATA[
:1248  %glPLSlices_V_12_load_21 = load i36* %glPLSlices_V_12_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_21"/></StgValue>
</operation>

<operation id="1495" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="36" op_0_bw="10">
<![CDATA[
:1249  %glPLSlices_V_13_load_21 = load i36* %glPLSlices_V_13_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_21"/></StgValue>
</operation>

<operation id="1496" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="36" op_0_bw="10">
<![CDATA[
:1250  %glPLSlices_V_14_load_21 = load i36* %glPLSlices_V_14_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_21"/></StgValue>
</operation>

<operation id="1497" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="36" op_0_bw="10">
<![CDATA[
:1251  %glPLSlices_V_15_load_21 = load i36* %glPLSlices_V_15_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_21"/></StgValue>
</operation>

<operation id="1498" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="36" op_0_bw="10">
<![CDATA[
:1252  %glPLSlices_V_0_load_21 = load i36* %glPLSlices_V_0_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_21"/></StgValue>
</operation>

<operation id="1499" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="36" op_0_bw="10">
<![CDATA[
:1253  %glPLSlices_V_1_load_21 = load i36* %glPLSlices_V_1_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_21"/></StgValue>
</operation>

<operation id="1500" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="36" op_0_bw="10">
<![CDATA[
:1254  %glPLSlices_V_2_load_21 = load i36* %glPLSlices_V_2_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_21"/></StgValue>
</operation>

<operation id="1501" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="36" op_0_bw="10">
<![CDATA[
:1255  %glPLSlices_V_3_load_21 = load i36* %glPLSlices_V_3_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_21"/></StgValue>
</operation>

<operation id="1502" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="36" op_0_bw="10">
<![CDATA[
:1256  %glPLSlices_V_4_load_21 = load i36* %glPLSlices_V_4_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_21"/></StgValue>
</operation>

<operation id="1503" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="36" op_0_bw="10">
<![CDATA[
:1257  %glPLSlices_V_5_load_21 = load i36* %glPLSlices_V_5_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_21"/></StgValue>
</operation>

<operation id="1504" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="36" op_0_bw="10">
<![CDATA[
:1258  %glPLSlices_V_6_load_21 = load i36* %glPLSlices_V_6_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_21"/></StgValue>
</operation>

<operation id="1505" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="36" op_0_bw="10">
<![CDATA[
:1259  %glPLSlices_V_7_load_21 = load i36* %glPLSlices_V_7_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_21"/></StgValue>
</operation>

<operation id="1506" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="36" op_0_bw="10">
<![CDATA[
:1260  %glPLSlices_V_8_load_21 = load i36* %glPLSlices_V_8_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_21"/></StgValue>
</operation>

<operation id="1507" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="36" op_0_bw="10">
<![CDATA[
:1261  %glPLSlices_V_9_load_21 = load i36* %glPLSlices_V_9_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_21"/></StgValue>
</operation>

<operation id="1508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1263  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_115, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1509" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1265  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_115, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1267  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_115, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1269  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_115, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1512" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1270  %tmp_81 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_213, i1 %tmp_211, i1 %tmp_209, i1 %tmp_207)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1273  store i4 %tmp_81, i4* @refBlock_V_10_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1275  store i4 %tmp_81, i4* @refBlock_V_10_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1277  store i4 %tmp_81, i4* @refBlock_V_10_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1279  store i4 %tmp_81, i4* @refBlock_V_10_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1517" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1281  store i4 %tmp_81, i4* @refBlock_V_10_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1283  store i4 %tmp_81, i4* @refBlock_V_10_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1285  store i4 %tmp_81, i4* @refBlock_V_10_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1287  store i4 %tmp_81, i4* @refBlock_V_10_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1289  store i4 %tmp_81, i4* @refBlock_V_10_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1291  store i4 %tmp_81, i4* @refBlock_V_10_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1293  store i4 %tmp_81, i4* @refBlock_V_10_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1295  store i4 %tmp_81, i4* @refBlock_V_10_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1297  store i4 %tmp_81, i4* @refBlock_V_10_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1299  store i4 %tmp_81, i4* @refBlock_V_10_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1301  store i4 %tmp_81, i4* @refBlock_V_10_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1528" st_id="12" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1304  %tmp_36_10 = add i20 %tmp_s, 11

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="1529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1305  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_10, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1306  %newIndex11_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_10, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex11_cast"/></StgValue>
</operation>

<operation id="1531" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1307  %tmp_148 = add i11 %tmp_22, %newIndex11_cast

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1532" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="64" op_0_bw="11">
<![CDATA[
:1308  %tmp_148_cast = sext i11 %tmp_148 to i64

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="1533" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1309  %glPLSlices_V_0_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_22"/></StgValue>
</operation>

<operation id="1534" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1313  %glPLSlices_V_1_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_22"/></StgValue>
</operation>

<operation id="1535" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1315  %glPLSlices_V_10_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_22"/></StgValue>
</operation>

<operation id="1536" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1317  %glPLSlices_V_11_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_22"/></StgValue>
</operation>

<operation id="1537" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1319  %glPLSlices_V_12_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_22"/></StgValue>
</operation>

<operation id="1538" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1321  %glPLSlices_V_13_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_22"/></StgValue>
</operation>

<operation id="1539" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1323  %glPLSlices_V_14_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_22"/></StgValue>
</operation>

<operation id="1540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1325  %glPLSlices_V_15_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_22"/></StgValue>
</operation>

<operation id="1541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1327  %glPLSlices_V_2_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_22"/></StgValue>
</operation>

<operation id="1542" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1329  %glPLSlices_V_3_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_22"/></StgValue>
</operation>

<operation id="1543" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1331  %glPLSlices_V_4_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_22"/></StgValue>
</operation>

<operation id="1544" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1333  %glPLSlices_V_5_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_22"/></StgValue>
</operation>

<operation id="1545" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1335  %glPLSlices_V_6_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_22"/></StgValue>
</operation>

<operation id="1546" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1337  %glPLSlices_V_7_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_22"/></StgValue>
</operation>

<operation id="1547" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1339  %glPLSlices_V_8_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_22"/></StgValue>
</operation>

<operation id="1548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1341  %glPLSlices_V_9_addr_22 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_22"/></StgValue>
</operation>

<operation id="1549" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="36" op_0_bw="10">
<![CDATA[
:1343  %glPLSlices_V_11_load_22 = load i36* %glPLSlices_V_11_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_22"/></StgValue>
</operation>

<operation id="1550" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="36" op_0_bw="10">
<![CDATA[
:1344  %glPLSlices_V_12_load_22 = load i36* %glPLSlices_V_12_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_22"/></StgValue>
</operation>

<operation id="1551" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="36" op_0_bw="10">
<![CDATA[
:1345  %glPLSlices_V_13_load_22 = load i36* %glPLSlices_V_13_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_22"/></StgValue>
</operation>

<operation id="1552" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="36" op_0_bw="10">
<![CDATA[
:1346  %glPLSlices_V_14_load_22 = load i36* %glPLSlices_V_14_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_22"/></StgValue>
</operation>

<operation id="1553" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="36" op_0_bw="10">
<![CDATA[
:1347  %glPLSlices_V_15_load_22 = load i36* %glPLSlices_V_15_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_22"/></StgValue>
</operation>

<operation id="1554" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="36" op_0_bw="10">
<![CDATA[
:1348  %glPLSlices_V_0_load_22 = load i36* %glPLSlices_V_0_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_22"/></StgValue>
</operation>

<operation id="1555" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="36" op_0_bw="10">
<![CDATA[
:1349  %glPLSlices_V_1_load_22 = load i36* %glPLSlices_V_1_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_22"/></StgValue>
</operation>

<operation id="1556" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="36" op_0_bw="10">
<![CDATA[
:1350  %glPLSlices_V_2_load_22 = load i36* %glPLSlices_V_2_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_22"/></StgValue>
</operation>

<operation id="1557" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="36" op_0_bw="10">
<![CDATA[
:1351  %glPLSlices_V_3_load_22 = load i36* %glPLSlices_V_3_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_22"/></StgValue>
</operation>

<operation id="1558" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="36" op_0_bw="10">
<![CDATA[
:1352  %glPLSlices_V_4_load_22 = load i36* %glPLSlices_V_4_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_22"/></StgValue>
</operation>

<operation id="1559" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="36" op_0_bw="10">
<![CDATA[
:1353  %glPLSlices_V_5_load_22 = load i36* %glPLSlices_V_5_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_22"/></StgValue>
</operation>

<operation id="1560" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="36" op_0_bw="10">
<![CDATA[
:1354  %glPLSlices_V_6_load_22 = load i36* %glPLSlices_V_6_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_22"/></StgValue>
</operation>

<operation id="1561" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="36" op_0_bw="10">
<![CDATA[
:1355  %glPLSlices_V_7_load_22 = load i36* %glPLSlices_V_7_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_22"/></StgValue>
</operation>

<operation id="1562" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="36" op_0_bw="10">
<![CDATA[
:1356  %glPLSlices_V_8_load_22 = load i36* %glPLSlices_V_8_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_22"/></StgValue>
</operation>

<operation id="1563" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="36" op_0_bw="10">
<![CDATA[
:1357  %glPLSlices_V_9_load_22 = load i36* %glPLSlices_V_9_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_22"/></StgValue>
</operation>

<operation id="1564" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="36" op_0_bw="10">
<![CDATA[
:1358  %glPLSlices_V_10_load_22 = load i36* %glPLSlices_V_10_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_22"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1565" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="36" op_0_bw="10">
<![CDATA[
:1246  %glPLSlices_V_10_load_21 = load i36* %glPLSlices_V_10_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_21"/></StgValue>
</operation>

<operation id="1566" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="36" op_0_bw="10">
<![CDATA[
:1247  %glPLSlices_V_11_load_21 = load i36* %glPLSlices_V_11_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_21"/></StgValue>
</operation>

<operation id="1567" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="36" op_0_bw="10">
<![CDATA[
:1248  %glPLSlices_V_12_load_21 = load i36* %glPLSlices_V_12_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_21"/></StgValue>
</operation>

<operation id="1568" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="36" op_0_bw="10">
<![CDATA[
:1249  %glPLSlices_V_13_load_21 = load i36* %glPLSlices_V_13_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_21"/></StgValue>
</operation>

<operation id="1569" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="36" op_0_bw="10">
<![CDATA[
:1250  %glPLSlices_V_14_load_21 = load i36* %glPLSlices_V_14_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_21"/></StgValue>
</operation>

<operation id="1570" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="36" op_0_bw="10">
<![CDATA[
:1251  %glPLSlices_V_15_load_21 = load i36* %glPLSlices_V_15_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_21"/></StgValue>
</operation>

<operation id="1571" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="36" op_0_bw="10">
<![CDATA[
:1252  %glPLSlices_V_0_load_21 = load i36* %glPLSlices_V_0_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_21"/></StgValue>
</operation>

<operation id="1572" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="36" op_0_bw="10">
<![CDATA[
:1253  %glPLSlices_V_1_load_21 = load i36* %glPLSlices_V_1_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_21"/></StgValue>
</operation>

<operation id="1573" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="36" op_0_bw="10">
<![CDATA[
:1254  %glPLSlices_V_2_load_21 = load i36* %glPLSlices_V_2_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_21"/></StgValue>
</operation>

<operation id="1574" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="36" op_0_bw="10">
<![CDATA[
:1255  %glPLSlices_V_3_load_21 = load i36* %glPLSlices_V_3_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_21"/></StgValue>
</operation>

<operation id="1575" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="36" op_0_bw="10">
<![CDATA[
:1256  %glPLSlices_V_4_load_21 = load i36* %glPLSlices_V_4_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_21"/></StgValue>
</operation>

<operation id="1576" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="36" op_0_bw="10">
<![CDATA[
:1257  %glPLSlices_V_5_load_21 = load i36* %glPLSlices_V_5_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_21"/></StgValue>
</operation>

<operation id="1577" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="36" op_0_bw="10">
<![CDATA[
:1258  %glPLSlices_V_6_load_21 = load i36* %glPLSlices_V_6_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_21"/></StgValue>
</operation>

<operation id="1578" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="36" op_0_bw="10">
<![CDATA[
:1259  %glPLSlices_V_7_load_21 = load i36* %glPLSlices_V_7_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_21"/></StgValue>
</operation>

<operation id="1579" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="36" op_0_bw="10">
<![CDATA[
:1260  %glPLSlices_V_8_load_21 = load i36* %glPLSlices_V_8_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_21"/></StgValue>
</operation>

<operation id="1580" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="36" op_0_bw="10">
<![CDATA[
:1261  %glPLSlices_V_9_load_21 = load i36* %glPLSlices_V_9_addr_21, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_21"/></StgValue>
</operation>

<operation id="1581" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1262  %tmp_116 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_10_load_21, i36 %glPLSlices_V_11_load_21, i36 %glPLSlices_V_12_load_21, i36 %glPLSlices_V_13_load_21, i36 %glPLSlices_V_14_load_21, i36 %glPLSlices_V_15_load_21, i36 %glPLSlices_V_0_load_21, i36 %glPLSlices_V_1_load_21, i36 %glPLSlices_V_2_load_21, i36 %glPLSlices_V_3_load_21, i36 %glPLSlices_V_4_load_21, i36 %glPLSlices_V_5_load_21, i36 %glPLSlices_V_6_load_21, i36 %glPLSlices_V_7_load_21, i36 %glPLSlices_V_8_load_21, i36 %glPLSlices_V_9_load_21, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1264  %tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_116, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1266  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_116, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1268  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_116, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1271  %tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_116, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1272  %tmp_82 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_214, i1 %tmp_212, i1 %tmp_210, i1 %tmp_208)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1587" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1274  store i4 %tmp_82, i4* @targetBlocks_V_10_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1276  store i4 %tmp_82, i4* @targetBlocks_V_10_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1278  store i4 %tmp_82, i4* @targetBlocks_V_10_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1280  store i4 %tmp_82, i4* @targetBlocks_V_10_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1282  store i4 %tmp_82, i4* @targetBlocks_V_10_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1284  store i4 %tmp_82, i4* @targetBlocks_V_10_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1286  store i4 %tmp_82, i4* @targetBlocks_V_10_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1288  store i4 %tmp_82, i4* @targetBlocks_V_10_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1290  store i4 %tmp_82, i4* @targetBlocks_V_10_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1292  store i4 %tmp_82, i4* @targetBlocks_V_10_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1294  store i4 %tmp_82, i4* @targetBlocks_V_10_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1296  store i4 %tmp_82, i4* @targetBlocks_V_10_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1298  store i4 %tmp_82, i4* @targetBlocks_V_10_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1300  store i4 %tmp_82, i4* @targetBlocks_V_10_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1601" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1302  store i4 %tmp_82, i4* @targetBlocks_V_10_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1602" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1310  %tmp_149 = add i11 %tmp_26, %newIndex11_cast

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1603" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="64" op_0_bw="11">
<![CDATA[
:1311  %tmp_149_cast = sext i11 %tmp_149 to i64

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="1604" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1312  %glPLSlices_V_0_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_23"/></StgValue>
</operation>

<operation id="1605" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1314  %glPLSlices_V_1_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_23"/></StgValue>
</operation>

<operation id="1606" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1316  %glPLSlices_V_10_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_23"/></StgValue>
</operation>

<operation id="1607" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1318  %glPLSlices_V_11_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_23"/></StgValue>
</operation>

<operation id="1608" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1320  %glPLSlices_V_12_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_23"/></StgValue>
</operation>

<operation id="1609" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1322  %glPLSlices_V_13_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_23"/></StgValue>
</operation>

<operation id="1610" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1324  %glPLSlices_V_14_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_23"/></StgValue>
</operation>

<operation id="1611" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1326  %glPLSlices_V_15_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_23"/></StgValue>
</operation>

<operation id="1612" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1328  %glPLSlices_V_2_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_23"/></StgValue>
</operation>

<operation id="1613" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1330  %glPLSlices_V_3_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_23"/></StgValue>
</operation>

<operation id="1614" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1332  %glPLSlices_V_4_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_23"/></StgValue>
</operation>

<operation id="1615" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1334  %glPLSlices_V_5_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_23"/></StgValue>
</operation>

<operation id="1616" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1336  %glPLSlices_V_6_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_23"/></StgValue>
</operation>

<operation id="1617" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1338  %glPLSlices_V_7_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_23"/></StgValue>
</operation>

<operation id="1618" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1340  %glPLSlices_V_8_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_23"/></StgValue>
</operation>

<operation id="1619" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1342  %glPLSlices_V_9_addr_23 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_23"/></StgValue>
</operation>

<operation id="1620" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="36" op_0_bw="10">
<![CDATA[
:1343  %glPLSlices_V_11_load_22 = load i36* %glPLSlices_V_11_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_22"/></StgValue>
</operation>

<operation id="1621" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="36" op_0_bw="10">
<![CDATA[
:1344  %glPLSlices_V_12_load_22 = load i36* %glPLSlices_V_12_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_22"/></StgValue>
</operation>

<operation id="1622" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="36" op_0_bw="10">
<![CDATA[
:1345  %glPLSlices_V_13_load_22 = load i36* %glPLSlices_V_13_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_22"/></StgValue>
</operation>

<operation id="1623" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="36" op_0_bw="10">
<![CDATA[
:1346  %glPLSlices_V_14_load_22 = load i36* %glPLSlices_V_14_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_22"/></StgValue>
</operation>

<operation id="1624" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="36" op_0_bw="10">
<![CDATA[
:1347  %glPLSlices_V_15_load_22 = load i36* %glPLSlices_V_15_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_22"/></StgValue>
</operation>

<operation id="1625" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="36" op_0_bw="10">
<![CDATA[
:1348  %glPLSlices_V_0_load_22 = load i36* %glPLSlices_V_0_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_22"/></StgValue>
</operation>

<operation id="1626" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="36" op_0_bw="10">
<![CDATA[
:1349  %glPLSlices_V_1_load_22 = load i36* %glPLSlices_V_1_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_22"/></StgValue>
</operation>

<operation id="1627" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="36" op_0_bw="10">
<![CDATA[
:1350  %glPLSlices_V_2_load_22 = load i36* %glPLSlices_V_2_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_22"/></StgValue>
</operation>

<operation id="1628" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="36" op_0_bw="10">
<![CDATA[
:1351  %glPLSlices_V_3_load_22 = load i36* %glPLSlices_V_3_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_22"/></StgValue>
</operation>

<operation id="1629" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="36" op_0_bw="10">
<![CDATA[
:1352  %glPLSlices_V_4_load_22 = load i36* %glPLSlices_V_4_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_22"/></StgValue>
</operation>

<operation id="1630" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="36" op_0_bw="10">
<![CDATA[
:1353  %glPLSlices_V_5_load_22 = load i36* %glPLSlices_V_5_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_22"/></StgValue>
</operation>

<operation id="1631" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="36" op_0_bw="10">
<![CDATA[
:1354  %glPLSlices_V_6_load_22 = load i36* %glPLSlices_V_6_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_22"/></StgValue>
</operation>

<operation id="1632" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="36" op_0_bw="10">
<![CDATA[
:1355  %glPLSlices_V_7_load_22 = load i36* %glPLSlices_V_7_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_22"/></StgValue>
</operation>

<operation id="1633" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="36" op_0_bw="10">
<![CDATA[
:1356  %glPLSlices_V_8_load_22 = load i36* %glPLSlices_V_8_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_22"/></StgValue>
</operation>

<operation id="1634" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="36" op_0_bw="10">
<![CDATA[
:1357  %glPLSlices_V_9_load_22 = load i36* %glPLSlices_V_9_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_22"/></StgValue>
</operation>

<operation id="1635" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="36" op_0_bw="10">
<![CDATA[
:1358  %glPLSlices_V_10_load_22 = load i36* %glPLSlices_V_10_addr_22, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_22"/></StgValue>
</operation>

<operation id="1636" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1359  %tmp_120 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_11_load_22, i36 %glPLSlices_V_12_load_22, i36 %glPLSlices_V_13_load_22, i36 %glPLSlices_V_14_load_22, i36 %glPLSlices_V_15_load_22, i36 %glPLSlices_V_0_load_22, i36 %glPLSlices_V_1_load_22, i36 %glPLSlices_V_2_load_22, i36 %glPLSlices_V_3_load_22, i36 %glPLSlices_V_4_load_22, i36 %glPLSlices_V_5_load_22, i36 %glPLSlices_V_6_load_22, i36 %glPLSlices_V_7_load_22, i36 %glPLSlices_V_8_load_22, i36 %glPLSlices_V_9_load_22, i36 %glPLSlices_V_10_load_22, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1637" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="36" op_0_bw="10">
<![CDATA[
:1361  %glPLSlices_V_11_load_23 = load i36* %glPLSlices_V_11_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_23"/></StgValue>
</operation>

<operation id="1638" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="36" op_0_bw="10">
<![CDATA[
:1362  %glPLSlices_V_12_load_23 = load i36* %glPLSlices_V_12_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_23"/></StgValue>
</operation>

<operation id="1639" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="36" op_0_bw="10">
<![CDATA[
:1363  %glPLSlices_V_13_load_23 = load i36* %glPLSlices_V_13_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_23"/></StgValue>
</operation>

<operation id="1640" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="36" op_0_bw="10">
<![CDATA[
:1364  %glPLSlices_V_14_load_23 = load i36* %glPLSlices_V_14_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_23"/></StgValue>
</operation>

<operation id="1641" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="36" op_0_bw="10">
<![CDATA[
:1365  %glPLSlices_V_15_load_23 = load i36* %glPLSlices_V_15_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_23"/></StgValue>
</operation>

<operation id="1642" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="36" op_0_bw="10">
<![CDATA[
:1366  %glPLSlices_V_0_load_23 = load i36* %glPLSlices_V_0_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_23"/></StgValue>
</operation>

<operation id="1643" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="36" op_0_bw="10">
<![CDATA[
:1367  %glPLSlices_V_1_load_23 = load i36* %glPLSlices_V_1_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_23"/></StgValue>
</operation>

<operation id="1644" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="36" op_0_bw="10">
<![CDATA[
:1368  %glPLSlices_V_2_load_23 = load i36* %glPLSlices_V_2_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_23"/></StgValue>
</operation>

<operation id="1645" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="36" op_0_bw="10">
<![CDATA[
:1369  %glPLSlices_V_3_load_23 = load i36* %glPLSlices_V_3_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_23"/></StgValue>
</operation>

<operation id="1646" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="36" op_0_bw="10">
<![CDATA[
:1370  %glPLSlices_V_4_load_23 = load i36* %glPLSlices_V_4_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_23"/></StgValue>
</operation>

<operation id="1647" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="36" op_0_bw="10">
<![CDATA[
:1371  %glPLSlices_V_5_load_23 = load i36* %glPLSlices_V_5_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_23"/></StgValue>
</operation>

<operation id="1648" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="36" op_0_bw="10">
<![CDATA[
:1372  %glPLSlices_V_6_load_23 = load i36* %glPLSlices_V_6_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_23"/></StgValue>
</operation>

<operation id="1649" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="36" op_0_bw="10">
<![CDATA[
:1373  %glPLSlices_V_7_load_23 = load i36* %glPLSlices_V_7_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_23"/></StgValue>
</operation>

<operation id="1650" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="36" op_0_bw="10">
<![CDATA[
:1374  %glPLSlices_V_8_load_23 = load i36* %glPLSlices_V_8_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_23"/></StgValue>
</operation>

<operation id="1651" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="36" op_0_bw="10">
<![CDATA[
:1375  %glPLSlices_V_9_load_23 = load i36* %glPLSlices_V_9_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_23"/></StgValue>
</operation>

<operation id="1652" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="36" op_0_bw="10">
<![CDATA[
:1376  %glPLSlices_V_10_load_23 = load i36* %glPLSlices_V_10_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_23"/></StgValue>
</operation>

<operation id="1653" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1378  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_120, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1654" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1380  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_120, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1655" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1382  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_120, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1656" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1384  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_120, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1657" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1385  %tmp_86 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_221, i1 %tmp_219, i1 %tmp_217, i1 %tmp_215)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1658" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1388  store i4 %tmp_86, i4* @refBlock_V_11_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1390  store i4 %tmp_86, i4* @refBlock_V_11_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1660" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1392  store i4 %tmp_86, i4* @refBlock_V_11_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1661" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1394  store i4 %tmp_86, i4* @refBlock_V_11_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1662" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1396  store i4 %tmp_86, i4* @refBlock_V_11_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1398  store i4 %tmp_86, i4* @refBlock_V_11_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1400  store i4 %tmp_86, i4* @refBlock_V_11_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1665" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1402  store i4 %tmp_86, i4* @refBlock_V_11_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1666" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1404  store i4 %tmp_86, i4* @refBlock_V_11_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1667" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1406  store i4 %tmp_86, i4* @refBlock_V_11_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1408  store i4 %tmp_86, i4* @refBlock_V_11_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1669" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1410  store i4 %tmp_86, i4* @refBlock_V_11_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1412  store i4 %tmp_86, i4* @refBlock_V_11_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1671" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1414  store i4 %tmp_86, i4* @refBlock_V_11_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1416  store i4 %tmp_86, i4* @refBlock_V_11_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1673" st_id="13" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1419  %tmp_36_11 = add i20 %tmp_s, 12

]]></Node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>

<operation id="1674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1420  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_11, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1421  %newIndex12_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_11, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex12_cast"/></StgValue>
</operation>

<operation id="1676" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1422  %tmp_150 = add i11 %tmp_22, %newIndex12_cast

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1677" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="64" op_0_bw="11">
<![CDATA[
:1423  %tmp_150_cast = sext i11 %tmp_150 to i64

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="1678" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1424  %glPLSlices_V_0_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_24"/></StgValue>
</operation>

<operation id="1679" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1425  %tmp_151 = add i11 %tmp_26, %newIndex12_cast

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1680" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1428  %glPLSlices_V_1_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_24"/></StgValue>
</operation>

<operation id="1681" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1430  %glPLSlices_V_10_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_24"/></StgValue>
</operation>

<operation id="1682" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1432  %glPLSlices_V_11_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_24"/></StgValue>
</operation>

<operation id="1683" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1434  %glPLSlices_V_12_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_24"/></StgValue>
</operation>

<operation id="1684" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1436  %glPLSlices_V_13_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_24"/></StgValue>
</operation>

<operation id="1685" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1438  %glPLSlices_V_14_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_24"/></StgValue>
</operation>

<operation id="1686" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1440  %glPLSlices_V_15_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_24"/></StgValue>
</operation>

<operation id="1687" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1442  %glPLSlices_V_2_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_24"/></StgValue>
</operation>

<operation id="1688" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1444  %glPLSlices_V_3_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_24"/></StgValue>
</operation>

<operation id="1689" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1446  %glPLSlices_V_4_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_24"/></StgValue>
</operation>

<operation id="1690" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1448  %glPLSlices_V_5_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_24"/></StgValue>
</operation>

<operation id="1691" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1450  %glPLSlices_V_6_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_24"/></StgValue>
</operation>

<operation id="1692" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1452  %glPLSlices_V_7_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_24"/></StgValue>
</operation>

<operation id="1693" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1454  %glPLSlices_V_8_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_24"/></StgValue>
</operation>

<operation id="1694" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1456  %glPLSlices_V_9_addr_24 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_24"/></StgValue>
</operation>

<operation id="1695" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="36" op_0_bw="10">
<![CDATA[
:1458  %glPLSlices_V_12_load_24 = load i36* %glPLSlices_V_12_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_24"/></StgValue>
</operation>

<operation id="1696" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="36" op_0_bw="10">
<![CDATA[
:1459  %glPLSlices_V_13_load_24 = load i36* %glPLSlices_V_13_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_24"/></StgValue>
</operation>

<operation id="1697" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="36" op_0_bw="10">
<![CDATA[
:1460  %glPLSlices_V_14_load_24 = load i36* %glPLSlices_V_14_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_24"/></StgValue>
</operation>

<operation id="1698" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="36" op_0_bw="10">
<![CDATA[
:1461  %glPLSlices_V_15_load_24 = load i36* %glPLSlices_V_15_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_24"/></StgValue>
</operation>

<operation id="1699" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="36" op_0_bw="10">
<![CDATA[
:1462  %glPLSlices_V_0_load_24 = load i36* %glPLSlices_V_0_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_24"/></StgValue>
</operation>

<operation id="1700" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="36" op_0_bw="10">
<![CDATA[
:1463  %glPLSlices_V_1_load_24 = load i36* %glPLSlices_V_1_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_24"/></StgValue>
</operation>

<operation id="1701" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="36" op_0_bw="10">
<![CDATA[
:1464  %glPLSlices_V_2_load_24 = load i36* %glPLSlices_V_2_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_24"/></StgValue>
</operation>

<operation id="1702" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="36" op_0_bw="10">
<![CDATA[
:1465  %glPLSlices_V_3_load_24 = load i36* %glPLSlices_V_3_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_24"/></StgValue>
</operation>

<operation id="1703" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="36" op_0_bw="10">
<![CDATA[
:1466  %glPLSlices_V_4_load_24 = load i36* %glPLSlices_V_4_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_24"/></StgValue>
</operation>

<operation id="1704" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="36" op_0_bw="10">
<![CDATA[
:1467  %glPLSlices_V_5_load_24 = load i36* %glPLSlices_V_5_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_24"/></StgValue>
</operation>

<operation id="1705" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="36" op_0_bw="10">
<![CDATA[
:1468  %glPLSlices_V_6_load_24 = load i36* %glPLSlices_V_6_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_24"/></StgValue>
</operation>

<operation id="1706" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="36" op_0_bw="10">
<![CDATA[
:1469  %glPLSlices_V_7_load_24 = load i36* %glPLSlices_V_7_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_24"/></StgValue>
</operation>

<operation id="1707" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="36" op_0_bw="10">
<![CDATA[
:1470  %glPLSlices_V_8_load_24 = load i36* %glPLSlices_V_8_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_24"/></StgValue>
</operation>

<operation id="1708" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="36" op_0_bw="10">
<![CDATA[
:1471  %glPLSlices_V_9_load_24 = load i36* %glPLSlices_V_9_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_24"/></StgValue>
</operation>

<operation id="1709" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="36" op_0_bw="10">
<![CDATA[
:1472  %glPLSlices_V_10_load_24 = load i36* %glPLSlices_V_10_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_24"/></StgValue>
</operation>

<operation id="1710" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="36" op_0_bw="10">
<![CDATA[
:1473  %glPLSlices_V_11_load_24 = load i36* %glPLSlices_V_11_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_24"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1711" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="36" op_0_bw="10">
<![CDATA[
:1361  %glPLSlices_V_11_load_23 = load i36* %glPLSlices_V_11_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_23"/></StgValue>
</operation>

<operation id="1712" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="36" op_0_bw="10">
<![CDATA[
:1362  %glPLSlices_V_12_load_23 = load i36* %glPLSlices_V_12_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_23"/></StgValue>
</operation>

<operation id="1713" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="36" op_0_bw="10">
<![CDATA[
:1363  %glPLSlices_V_13_load_23 = load i36* %glPLSlices_V_13_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_23"/></StgValue>
</operation>

<operation id="1714" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="36" op_0_bw="10">
<![CDATA[
:1364  %glPLSlices_V_14_load_23 = load i36* %glPLSlices_V_14_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_23"/></StgValue>
</operation>

<operation id="1715" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="36" op_0_bw="10">
<![CDATA[
:1365  %glPLSlices_V_15_load_23 = load i36* %glPLSlices_V_15_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_23"/></StgValue>
</operation>

<operation id="1716" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="36" op_0_bw="10">
<![CDATA[
:1366  %glPLSlices_V_0_load_23 = load i36* %glPLSlices_V_0_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_23"/></StgValue>
</operation>

<operation id="1717" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="36" op_0_bw="10">
<![CDATA[
:1367  %glPLSlices_V_1_load_23 = load i36* %glPLSlices_V_1_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_23"/></StgValue>
</operation>

<operation id="1718" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="36" op_0_bw="10">
<![CDATA[
:1368  %glPLSlices_V_2_load_23 = load i36* %glPLSlices_V_2_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_23"/></StgValue>
</operation>

<operation id="1719" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="36" op_0_bw="10">
<![CDATA[
:1369  %glPLSlices_V_3_load_23 = load i36* %glPLSlices_V_3_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_23"/></StgValue>
</operation>

<operation id="1720" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="36" op_0_bw="10">
<![CDATA[
:1370  %glPLSlices_V_4_load_23 = load i36* %glPLSlices_V_4_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_23"/></StgValue>
</operation>

<operation id="1721" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="36" op_0_bw="10">
<![CDATA[
:1371  %glPLSlices_V_5_load_23 = load i36* %glPLSlices_V_5_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_23"/></StgValue>
</operation>

<operation id="1722" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="36" op_0_bw="10">
<![CDATA[
:1372  %glPLSlices_V_6_load_23 = load i36* %glPLSlices_V_6_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_23"/></StgValue>
</operation>

<operation id="1723" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="36" op_0_bw="10">
<![CDATA[
:1373  %glPLSlices_V_7_load_23 = load i36* %glPLSlices_V_7_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_23"/></StgValue>
</operation>

<operation id="1724" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="36" op_0_bw="10">
<![CDATA[
:1374  %glPLSlices_V_8_load_23 = load i36* %glPLSlices_V_8_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_23"/></StgValue>
</operation>

<operation id="1725" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="36" op_0_bw="10">
<![CDATA[
:1375  %glPLSlices_V_9_load_23 = load i36* %glPLSlices_V_9_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_23"/></StgValue>
</operation>

<operation id="1726" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="36" op_0_bw="10">
<![CDATA[
:1376  %glPLSlices_V_10_load_23 = load i36* %glPLSlices_V_10_addr_23, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_23"/></StgValue>
</operation>

<operation id="1727" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1377  %tmp_121 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_11_load_23, i36 %glPLSlices_V_12_load_23, i36 %glPLSlices_V_13_load_23, i36 %glPLSlices_V_14_load_23, i36 %glPLSlices_V_15_load_23, i36 %glPLSlices_V_0_load_23, i36 %glPLSlices_V_1_load_23, i36 %glPLSlices_V_2_load_23, i36 %glPLSlices_V_3_load_23, i36 %glPLSlices_V_4_load_23, i36 %glPLSlices_V_5_load_23, i36 %glPLSlices_V_6_load_23, i36 %glPLSlices_V_7_load_23, i36 %glPLSlices_V_8_load_23, i36 %glPLSlices_V_9_load_23, i36 %glPLSlices_V_10_load_23, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1728" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1379  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_121, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1729" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1381  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_121, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1730" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1383  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_121, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1731" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1386  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_121, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1732" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1387  %tmp_87 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_222, i1 %tmp_220, i1 %tmp_218, i1 %tmp_216)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1733" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1389  store i4 %tmp_87, i4* @targetBlocks_V_11_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1734" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1391  store i4 %tmp_87, i4* @targetBlocks_V_11_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1735" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1393  store i4 %tmp_87, i4* @targetBlocks_V_11_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1736" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1395  store i4 %tmp_87, i4* @targetBlocks_V_11_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1737" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1397  store i4 %tmp_87, i4* @targetBlocks_V_11_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1738" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1399  store i4 %tmp_87, i4* @targetBlocks_V_11_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1739" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1401  store i4 %tmp_87, i4* @targetBlocks_V_11_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1740" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1403  store i4 %tmp_87, i4* @targetBlocks_V_11_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1741" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1405  store i4 %tmp_87, i4* @targetBlocks_V_11_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1742" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1407  store i4 %tmp_87, i4* @targetBlocks_V_11_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1743" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1409  store i4 %tmp_87, i4* @targetBlocks_V_11_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1411  store i4 %tmp_87, i4* @targetBlocks_V_11_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1745" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1413  store i4 %tmp_87, i4* @targetBlocks_V_11_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1746" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1415  store i4 %tmp_87, i4* @targetBlocks_V_11_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1747" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1417  store i4 %tmp_87, i4* @targetBlocks_V_11_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="11">
<![CDATA[
:1426  %tmp_151_cast = sext i11 %tmp_151 to i64

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="1749" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1427  %glPLSlices_V_0_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_25"/></StgValue>
</operation>

<operation id="1750" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1429  %glPLSlices_V_1_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_25"/></StgValue>
</operation>

<operation id="1751" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1431  %glPLSlices_V_10_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_25"/></StgValue>
</operation>

<operation id="1752" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1433  %glPLSlices_V_11_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_25"/></StgValue>
</operation>

<operation id="1753" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1435  %glPLSlices_V_12_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_25"/></StgValue>
</operation>

<operation id="1754" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1437  %glPLSlices_V_13_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_25"/></StgValue>
</operation>

<operation id="1755" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1439  %glPLSlices_V_14_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_25"/></StgValue>
</operation>

<operation id="1756" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1441  %glPLSlices_V_15_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_25"/></StgValue>
</operation>

<operation id="1757" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1443  %glPLSlices_V_2_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_25"/></StgValue>
</operation>

<operation id="1758" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1445  %glPLSlices_V_3_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_25"/></StgValue>
</operation>

<operation id="1759" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1447  %glPLSlices_V_4_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_25"/></StgValue>
</operation>

<operation id="1760" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1449  %glPLSlices_V_5_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_25"/></StgValue>
</operation>

<operation id="1761" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1451  %glPLSlices_V_6_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_25"/></StgValue>
</operation>

<operation id="1762" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1453  %glPLSlices_V_7_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_25"/></StgValue>
</operation>

<operation id="1763" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1455  %glPLSlices_V_8_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_25"/></StgValue>
</operation>

<operation id="1764" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1457  %glPLSlices_V_9_addr_25 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_25"/></StgValue>
</operation>

<operation id="1765" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="36" op_0_bw="10">
<![CDATA[
:1458  %glPLSlices_V_12_load_24 = load i36* %glPLSlices_V_12_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_24"/></StgValue>
</operation>

<operation id="1766" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="36" op_0_bw="10">
<![CDATA[
:1459  %glPLSlices_V_13_load_24 = load i36* %glPLSlices_V_13_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_24"/></StgValue>
</operation>

<operation id="1767" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="36" op_0_bw="10">
<![CDATA[
:1460  %glPLSlices_V_14_load_24 = load i36* %glPLSlices_V_14_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_24"/></StgValue>
</operation>

<operation id="1768" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="36" op_0_bw="10">
<![CDATA[
:1461  %glPLSlices_V_15_load_24 = load i36* %glPLSlices_V_15_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_24"/></StgValue>
</operation>

<operation id="1769" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="36" op_0_bw="10">
<![CDATA[
:1462  %glPLSlices_V_0_load_24 = load i36* %glPLSlices_V_0_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_24"/></StgValue>
</operation>

<operation id="1770" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="36" op_0_bw="10">
<![CDATA[
:1463  %glPLSlices_V_1_load_24 = load i36* %glPLSlices_V_1_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_24"/></StgValue>
</operation>

<operation id="1771" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="36" op_0_bw="10">
<![CDATA[
:1464  %glPLSlices_V_2_load_24 = load i36* %glPLSlices_V_2_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_24"/></StgValue>
</operation>

<operation id="1772" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="36" op_0_bw="10">
<![CDATA[
:1465  %glPLSlices_V_3_load_24 = load i36* %glPLSlices_V_3_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_24"/></StgValue>
</operation>

<operation id="1773" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="36" op_0_bw="10">
<![CDATA[
:1466  %glPLSlices_V_4_load_24 = load i36* %glPLSlices_V_4_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_24"/></StgValue>
</operation>

<operation id="1774" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="36" op_0_bw="10">
<![CDATA[
:1467  %glPLSlices_V_5_load_24 = load i36* %glPLSlices_V_5_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_24"/></StgValue>
</operation>

<operation id="1775" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="36" op_0_bw="10">
<![CDATA[
:1468  %glPLSlices_V_6_load_24 = load i36* %glPLSlices_V_6_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_24"/></StgValue>
</operation>

<operation id="1776" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="36" op_0_bw="10">
<![CDATA[
:1469  %glPLSlices_V_7_load_24 = load i36* %glPLSlices_V_7_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_24"/></StgValue>
</operation>

<operation id="1777" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="36" op_0_bw="10">
<![CDATA[
:1470  %glPLSlices_V_8_load_24 = load i36* %glPLSlices_V_8_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_24"/></StgValue>
</operation>

<operation id="1778" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="36" op_0_bw="10">
<![CDATA[
:1471  %glPLSlices_V_9_load_24 = load i36* %glPLSlices_V_9_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_24"/></StgValue>
</operation>

<operation id="1779" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="36" op_0_bw="10">
<![CDATA[
:1472  %glPLSlices_V_10_load_24 = load i36* %glPLSlices_V_10_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_24"/></StgValue>
</operation>

<operation id="1780" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="36" op_0_bw="10">
<![CDATA[
:1473  %glPLSlices_V_11_load_24 = load i36* %glPLSlices_V_11_addr_24, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_24"/></StgValue>
</operation>

<operation id="1781" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1474  %tmp_125 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_12_load_24, i36 %glPLSlices_V_13_load_24, i36 %glPLSlices_V_14_load_24, i36 %glPLSlices_V_15_load_24, i36 %glPLSlices_V_0_load_24, i36 %glPLSlices_V_1_load_24, i36 %glPLSlices_V_2_load_24, i36 %glPLSlices_V_3_load_24, i36 %glPLSlices_V_4_load_24, i36 %glPLSlices_V_5_load_24, i36 %glPLSlices_V_6_load_24, i36 %glPLSlices_V_7_load_24, i36 %glPLSlices_V_8_load_24, i36 %glPLSlices_V_9_load_24, i36 %glPLSlices_V_10_load_24, i36 %glPLSlices_V_11_load_24, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1782" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="36" op_0_bw="10">
<![CDATA[
:1476  %glPLSlices_V_12_load_25 = load i36* %glPLSlices_V_12_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_25"/></StgValue>
</operation>

<operation id="1783" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="36" op_0_bw="10">
<![CDATA[
:1477  %glPLSlices_V_13_load_25 = load i36* %glPLSlices_V_13_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_25"/></StgValue>
</operation>

<operation id="1784" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="36" op_0_bw="10">
<![CDATA[
:1478  %glPLSlices_V_14_load_25 = load i36* %glPLSlices_V_14_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_25"/></StgValue>
</operation>

<operation id="1785" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="36" op_0_bw="10">
<![CDATA[
:1479  %glPLSlices_V_15_load_25 = load i36* %glPLSlices_V_15_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_25"/></StgValue>
</operation>

<operation id="1786" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="36" op_0_bw="10">
<![CDATA[
:1480  %glPLSlices_V_0_load_25 = load i36* %glPLSlices_V_0_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_25"/></StgValue>
</operation>

<operation id="1787" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="36" op_0_bw="10">
<![CDATA[
:1481  %glPLSlices_V_1_load_25 = load i36* %glPLSlices_V_1_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_25"/></StgValue>
</operation>

<operation id="1788" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="36" op_0_bw="10">
<![CDATA[
:1482  %glPLSlices_V_2_load_25 = load i36* %glPLSlices_V_2_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_25"/></StgValue>
</operation>

<operation id="1789" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="36" op_0_bw="10">
<![CDATA[
:1483  %glPLSlices_V_3_load_25 = load i36* %glPLSlices_V_3_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_25"/></StgValue>
</operation>

<operation id="1790" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="36" op_0_bw="10">
<![CDATA[
:1484  %glPLSlices_V_4_load_25 = load i36* %glPLSlices_V_4_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_25"/></StgValue>
</operation>

<operation id="1791" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="36" op_0_bw="10">
<![CDATA[
:1485  %glPLSlices_V_5_load_25 = load i36* %glPLSlices_V_5_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_25"/></StgValue>
</operation>

<operation id="1792" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="36" op_0_bw="10">
<![CDATA[
:1486  %glPLSlices_V_6_load_25 = load i36* %glPLSlices_V_6_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_25"/></StgValue>
</operation>

<operation id="1793" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="36" op_0_bw="10">
<![CDATA[
:1487  %glPLSlices_V_7_load_25 = load i36* %glPLSlices_V_7_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_25"/></StgValue>
</operation>

<operation id="1794" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="36" op_0_bw="10">
<![CDATA[
:1488  %glPLSlices_V_8_load_25 = load i36* %glPLSlices_V_8_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_25"/></StgValue>
</operation>

<operation id="1795" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="36" op_0_bw="10">
<![CDATA[
:1489  %glPLSlices_V_9_load_25 = load i36* %glPLSlices_V_9_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_25"/></StgValue>
</operation>

<operation id="1796" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="36" op_0_bw="10">
<![CDATA[
:1490  %glPLSlices_V_10_load_25 = load i36* %glPLSlices_V_10_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_25"/></StgValue>
</operation>

<operation id="1797" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="36" op_0_bw="10">
<![CDATA[
:1491  %glPLSlices_V_11_load_25 = load i36* %glPLSlices_V_11_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_25"/></StgValue>
</operation>

<operation id="1798" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1493  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_125, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1799" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1495  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_125, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1800" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1497  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_125, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1801" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1499  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_125, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1802" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1500  %tmp_91 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_229, i1 %tmp_227, i1 %tmp_225, i1 %tmp_223)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1803" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1503  store i4 %tmp_91, i4* @refBlock_V_12_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1804" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1505  store i4 %tmp_91, i4* @refBlock_V_12_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1805" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1507  store i4 %tmp_91, i4* @refBlock_V_12_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1806" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1509  store i4 %tmp_91, i4* @refBlock_V_12_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1807" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1511  store i4 %tmp_91, i4* @refBlock_V_12_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1808" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1513  store i4 %tmp_91, i4* @refBlock_V_12_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1809" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1515  store i4 %tmp_91, i4* @refBlock_V_12_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1810" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1517  store i4 %tmp_91, i4* @refBlock_V_12_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1811" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1519  store i4 %tmp_91, i4* @refBlock_V_12_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1812" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1521  store i4 %tmp_91, i4* @refBlock_V_12_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1813" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1523  store i4 %tmp_91, i4* @refBlock_V_12_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1814" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1525  store i4 %tmp_91, i4* @refBlock_V_12_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1815" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1527  store i4 %tmp_91, i4* @refBlock_V_12_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1816" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1529  store i4 %tmp_91, i4* @refBlock_V_12_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1817" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1531  store i4 %tmp_91, i4* @refBlock_V_12_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1818" st_id="14" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1534  %tmp_36_12 = add i20 %tmp_s, 13

]]></Node>
<StgValue><ssdm name="tmp_36_12"/></StgValue>
</operation>

<operation id="1819" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1535  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_12, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1820" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1536  %newIndex13_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_12, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex13_cast"/></StgValue>
</operation>

<operation id="1821" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1537  %tmp_152 = add i11 %tmp_22, %newIndex13_cast

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1822" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="11">
<![CDATA[
:1538  %tmp_152_cast = sext i11 %tmp_152 to i64

]]></Node>
<StgValue><ssdm name="tmp_152_cast"/></StgValue>
</operation>

<operation id="1823" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1539  %glPLSlices_V_0_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_26"/></StgValue>
</operation>

<operation id="1824" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1540  %tmp_153 = add i11 %tmp_26, %newIndex13_cast

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1825" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1543  %glPLSlices_V_1_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_26"/></StgValue>
</operation>

<operation id="1826" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1545  %glPLSlices_V_10_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_26"/></StgValue>
</operation>

<operation id="1827" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1547  %glPLSlices_V_11_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_26"/></StgValue>
</operation>

<operation id="1828" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1549  %glPLSlices_V_12_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_26"/></StgValue>
</operation>

<operation id="1829" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1551  %glPLSlices_V_13_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_26"/></StgValue>
</operation>

<operation id="1830" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1553  %glPLSlices_V_14_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_26"/></StgValue>
</operation>

<operation id="1831" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1555  %glPLSlices_V_15_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_26"/></StgValue>
</operation>

<operation id="1832" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1557  %glPLSlices_V_2_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_26"/></StgValue>
</operation>

<operation id="1833" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1559  %glPLSlices_V_3_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_26"/></StgValue>
</operation>

<operation id="1834" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1561  %glPLSlices_V_4_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_26"/></StgValue>
</operation>

<operation id="1835" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1563  %glPLSlices_V_5_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_26"/></StgValue>
</operation>

<operation id="1836" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1565  %glPLSlices_V_6_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_26"/></StgValue>
</operation>

<operation id="1837" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1567  %glPLSlices_V_7_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_26"/></StgValue>
</operation>

<operation id="1838" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1569  %glPLSlices_V_8_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_26"/></StgValue>
</operation>

<operation id="1839" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1571  %glPLSlices_V_9_addr_26 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_26"/></StgValue>
</operation>

<operation id="1840" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="36" op_0_bw="10">
<![CDATA[
:1573  %glPLSlices_V_13_load_26 = load i36* %glPLSlices_V_13_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_26"/></StgValue>
</operation>

<operation id="1841" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="36" op_0_bw="10">
<![CDATA[
:1574  %glPLSlices_V_14_load_26 = load i36* %glPLSlices_V_14_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_26"/></StgValue>
</operation>

<operation id="1842" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="36" op_0_bw="10">
<![CDATA[
:1575  %glPLSlices_V_15_load_26 = load i36* %glPLSlices_V_15_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_26"/></StgValue>
</operation>

<operation id="1843" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="36" op_0_bw="10">
<![CDATA[
:1576  %glPLSlices_V_0_load_26 = load i36* %glPLSlices_V_0_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_26"/></StgValue>
</operation>

<operation id="1844" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="36" op_0_bw="10">
<![CDATA[
:1577  %glPLSlices_V_1_load_26 = load i36* %glPLSlices_V_1_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_26"/></StgValue>
</operation>

<operation id="1845" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="36" op_0_bw="10">
<![CDATA[
:1578  %glPLSlices_V_2_load_26 = load i36* %glPLSlices_V_2_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_26"/></StgValue>
</operation>

<operation id="1846" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="36" op_0_bw="10">
<![CDATA[
:1579  %glPLSlices_V_3_load_26 = load i36* %glPLSlices_V_3_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_26"/></StgValue>
</operation>

<operation id="1847" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="36" op_0_bw="10">
<![CDATA[
:1580  %glPLSlices_V_4_load_26 = load i36* %glPLSlices_V_4_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_26"/></StgValue>
</operation>

<operation id="1848" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="36" op_0_bw="10">
<![CDATA[
:1581  %glPLSlices_V_5_load_26 = load i36* %glPLSlices_V_5_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_26"/></StgValue>
</operation>

<operation id="1849" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="36" op_0_bw="10">
<![CDATA[
:1582  %glPLSlices_V_6_load_26 = load i36* %glPLSlices_V_6_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_26"/></StgValue>
</operation>

<operation id="1850" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="36" op_0_bw="10">
<![CDATA[
:1583  %glPLSlices_V_7_load_26 = load i36* %glPLSlices_V_7_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_26"/></StgValue>
</operation>

<operation id="1851" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="36" op_0_bw="10">
<![CDATA[
:1584  %glPLSlices_V_8_load_26 = load i36* %glPLSlices_V_8_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_26"/></StgValue>
</operation>

<operation id="1852" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="36" op_0_bw="10">
<![CDATA[
:1585  %glPLSlices_V_9_load_26 = load i36* %glPLSlices_V_9_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_26"/></StgValue>
</operation>

<operation id="1853" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="36" op_0_bw="10">
<![CDATA[
:1586  %glPLSlices_V_10_load_26 = load i36* %glPLSlices_V_10_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_26"/></StgValue>
</operation>

<operation id="1854" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="36" op_0_bw="10">
<![CDATA[
:1587  %glPLSlices_V_11_load_26 = load i36* %glPLSlices_V_11_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_26"/></StgValue>
</operation>

<operation id="1855" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="36" op_0_bw="10">
<![CDATA[
:1588  %glPLSlices_V_12_load_26 = load i36* %glPLSlices_V_12_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_26"/></StgValue>
</operation>

<operation id="1856" st_id="14" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1649  %tmp_36_13 = add i20 %tmp_s, 14

]]></Node>
<StgValue><ssdm name="tmp_36_13"/></StgValue>
</operation>

<operation id="1857" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1650  call void (...)* @_ssdm_op_SpecFUCore(i20 %tmp_36_13, [1 x i8]* @p_str, [11 x i8]* @p_str13, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1858" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1651  %newIndex14_cast = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_36_13, i32 4, i32 14)

]]></Node>
<StgValue><ssdm name="newIndex14_cast"/></StgValue>
</operation>

<operation id="1859" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1652  %tmp_154 = add i11 %tmp_22, %newIndex14_cast

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1860" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1655  %tmp_155 = add i11 %tmp_26, %newIndex14_cast

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1861" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="36" op_0_bw="10">
<![CDATA[
:1476  %glPLSlices_V_12_load_25 = load i36* %glPLSlices_V_12_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_25"/></StgValue>
</operation>

<operation id="1862" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="36" op_0_bw="10">
<![CDATA[
:1477  %glPLSlices_V_13_load_25 = load i36* %glPLSlices_V_13_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_25"/></StgValue>
</operation>

<operation id="1863" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="36" op_0_bw="10">
<![CDATA[
:1478  %glPLSlices_V_14_load_25 = load i36* %glPLSlices_V_14_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_25"/></StgValue>
</operation>

<operation id="1864" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="36" op_0_bw="10">
<![CDATA[
:1479  %glPLSlices_V_15_load_25 = load i36* %glPLSlices_V_15_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_25"/></StgValue>
</operation>

<operation id="1865" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="36" op_0_bw="10">
<![CDATA[
:1480  %glPLSlices_V_0_load_25 = load i36* %glPLSlices_V_0_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_25"/></StgValue>
</operation>

<operation id="1866" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="36" op_0_bw="10">
<![CDATA[
:1481  %glPLSlices_V_1_load_25 = load i36* %glPLSlices_V_1_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_25"/></StgValue>
</operation>

<operation id="1867" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="36" op_0_bw="10">
<![CDATA[
:1482  %glPLSlices_V_2_load_25 = load i36* %glPLSlices_V_2_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_25"/></StgValue>
</operation>

<operation id="1868" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="36" op_0_bw="10">
<![CDATA[
:1483  %glPLSlices_V_3_load_25 = load i36* %glPLSlices_V_3_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_25"/></StgValue>
</operation>

<operation id="1869" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="36" op_0_bw="10">
<![CDATA[
:1484  %glPLSlices_V_4_load_25 = load i36* %glPLSlices_V_4_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_25"/></StgValue>
</operation>

<operation id="1870" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="36" op_0_bw="10">
<![CDATA[
:1485  %glPLSlices_V_5_load_25 = load i36* %glPLSlices_V_5_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_25"/></StgValue>
</operation>

<operation id="1871" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="36" op_0_bw="10">
<![CDATA[
:1486  %glPLSlices_V_6_load_25 = load i36* %glPLSlices_V_6_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_25"/></StgValue>
</operation>

<operation id="1872" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="36" op_0_bw="10">
<![CDATA[
:1487  %glPLSlices_V_7_load_25 = load i36* %glPLSlices_V_7_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_25"/></StgValue>
</operation>

<operation id="1873" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="36" op_0_bw="10">
<![CDATA[
:1488  %glPLSlices_V_8_load_25 = load i36* %glPLSlices_V_8_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_25"/></StgValue>
</operation>

<operation id="1874" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="36" op_0_bw="10">
<![CDATA[
:1489  %glPLSlices_V_9_load_25 = load i36* %glPLSlices_V_9_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_25"/></StgValue>
</operation>

<operation id="1875" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="36" op_0_bw="10">
<![CDATA[
:1490  %glPLSlices_V_10_load_25 = load i36* %glPLSlices_V_10_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_25"/></StgValue>
</operation>

<operation id="1876" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="36" op_0_bw="10">
<![CDATA[
:1491  %glPLSlices_V_11_load_25 = load i36* %glPLSlices_V_11_addr_25, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_25"/></StgValue>
</operation>

<operation id="1877" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1492  %tmp_126 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_12_load_25, i36 %glPLSlices_V_13_load_25, i36 %glPLSlices_V_14_load_25, i36 %glPLSlices_V_15_load_25, i36 %glPLSlices_V_0_load_25, i36 %glPLSlices_V_1_load_25, i36 %glPLSlices_V_2_load_25, i36 %glPLSlices_V_3_load_25, i36 %glPLSlices_V_4_load_25, i36 %glPLSlices_V_5_load_25, i36 %glPLSlices_V_6_load_25, i36 %glPLSlices_V_7_load_25, i36 %glPLSlices_V_8_load_25, i36 %glPLSlices_V_9_load_25, i36 %glPLSlices_V_10_load_25, i36 %glPLSlices_V_11_load_25, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1878" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1494  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_126, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1879" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1496  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_126, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1880" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1498  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_126, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1881" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1501  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_126, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1882" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1502  %tmp_92 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_230, i1 %tmp_228, i1 %tmp_226, i1 %tmp_224)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1883" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1504  store i4 %tmp_92, i4* @targetBlocks_V_12_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1884" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1506  store i4 %tmp_92, i4* @targetBlocks_V_12_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1885" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1508  store i4 %tmp_92, i4* @targetBlocks_V_12_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1886" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1510  store i4 %tmp_92, i4* @targetBlocks_V_12_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1887" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1512  store i4 %tmp_92, i4* @targetBlocks_V_12_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1888" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1514  store i4 %tmp_92, i4* @targetBlocks_V_12_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1889" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1516  store i4 %tmp_92, i4* @targetBlocks_V_12_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1890" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1518  store i4 %tmp_92, i4* @targetBlocks_V_12_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1891" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1520  store i4 %tmp_92, i4* @targetBlocks_V_12_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1892" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1522  store i4 %tmp_92, i4* @targetBlocks_V_12_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1893" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1524  store i4 %tmp_92, i4* @targetBlocks_V_12_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1894" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1526  store i4 %tmp_92, i4* @targetBlocks_V_12_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1895" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1528  store i4 %tmp_92, i4* @targetBlocks_V_12_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1896" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1530  store i4 %tmp_92, i4* @targetBlocks_V_12_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1897" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1532  store i4 %tmp_92, i4* @targetBlocks_V_12_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1898" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="11">
<![CDATA[
:1541  %tmp_153_cast = sext i11 %tmp_153 to i64

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="1899" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1542  %glPLSlices_V_0_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_27"/></StgValue>
</operation>

<operation id="1900" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1544  %glPLSlices_V_1_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_27"/></StgValue>
</operation>

<operation id="1901" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1546  %glPLSlices_V_10_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_27"/></StgValue>
</operation>

<operation id="1902" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1548  %glPLSlices_V_11_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_27"/></StgValue>
</operation>

<operation id="1903" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1550  %glPLSlices_V_12_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_27"/></StgValue>
</operation>

<operation id="1904" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1552  %glPLSlices_V_13_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_27"/></StgValue>
</operation>

<operation id="1905" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1554  %glPLSlices_V_14_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_27"/></StgValue>
</operation>

<operation id="1906" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1556  %glPLSlices_V_15_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_27"/></StgValue>
</operation>

<operation id="1907" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1558  %glPLSlices_V_2_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_27"/></StgValue>
</operation>

<operation id="1908" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1560  %glPLSlices_V_3_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_27"/></StgValue>
</operation>

<operation id="1909" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1562  %glPLSlices_V_4_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_27"/></StgValue>
</operation>

<operation id="1910" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1564  %glPLSlices_V_5_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_27"/></StgValue>
</operation>

<operation id="1911" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1566  %glPLSlices_V_6_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_27"/></StgValue>
</operation>

<operation id="1912" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1568  %glPLSlices_V_7_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_27"/></StgValue>
</operation>

<operation id="1913" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1570  %glPLSlices_V_8_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_27"/></StgValue>
</operation>

<operation id="1914" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1572  %glPLSlices_V_9_addr_27 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_27"/></StgValue>
</operation>

<operation id="1915" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="36" op_0_bw="10">
<![CDATA[
:1573  %glPLSlices_V_13_load_26 = load i36* %glPLSlices_V_13_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_26"/></StgValue>
</operation>

<operation id="1916" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="36" op_0_bw="10">
<![CDATA[
:1574  %glPLSlices_V_14_load_26 = load i36* %glPLSlices_V_14_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_26"/></StgValue>
</operation>

<operation id="1917" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="36" op_0_bw="10">
<![CDATA[
:1575  %glPLSlices_V_15_load_26 = load i36* %glPLSlices_V_15_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_26"/></StgValue>
</operation>

<operation id="1918" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="36" op_0_bw="10">
<![CDATA[
:1576  %glPLSlices_V_0_load_26 = load i36* %glPLSlices_V_0_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_26"/></StgValue>
</operation>

<operation id="1919" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="36" op_0_bw="10">
<![CDATA[
:1577  %glPLSlices_V_1_load_26 = load i36* %glPLSlices_V_1_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_26"/></StgValue>
</operation>

<operation id="1920" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="36" op_0_bw="10">
<![CDATA[
:1578  %glPLSlices_V_2_load_26 = load i36* %glPLSlices_V_2_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_26"/></StgValue>
</operation>

<operation id="1921" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="36" op_0_bw="10">
<![CDATA[
:1579  %glPLSlices_V_3_load_26 = load i36* %glPLSlices_V_3_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_26"/></StgValue>
</operation>

<operation id="1922" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="36" op_0_bw="10">
<![CDATA[
:1580  %glPLSlices_V_4_load_26 = load i36* %glPLSlices_V_4_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_26"/></StgValue>
</operation>

<operation id="1923" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="36" op_0_bw="10">
<![CDATA[
:1581  %glPLSlices_V_5_load_26 = load i36* %glPLSlices_V_5_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_26"/></StgValue>
</operation>

<operation id="1924" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="36" op_0_bw="10">
<![CDATA[
:1582  %glPLSlices_V_6_load_26 = load i36* %glPLSlices_V_6_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_26"/></StgValue>
</operation>

<operation id="1925" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="36" op_0_bw="10">
<![CDATA[
:1583  %glPLSlices_V_7_load_26 = load i36* %glPLSlices_V_7_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_26"/></StgValue>
</operation>

<operation id="1926" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="36" op_0_bw="10">
<![CDATA[
:1584  %glPLSlices_V_8_load_26 = load i36* %glPLSlices_V_8_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_26"/></StgValue>
</operation>

<operation id="1927" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="36" op_0_bw="10">
<![CDATA[
:1585  %glPLSlices_V_9_load_26 = load i36* %glPLSlices_V_9_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_26"/></StgValue>
</operation>

<operation id="1928" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="36" op_0_bw="10">
<![CDATA[
:1586  %glPLSlices_V_10_load_26 = load i36* %glPLSlices_V_10_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_26"/></StgValue>
</operation>

<operation id="1929" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="36" op_0_bw="10">
<![CDATA[
:1587  %glPLSlices_V_11_load_26 = load i36* %glPLSlices_V_11_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_26"/></StgValue>
</operation>

<operation id="1930" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="36" op_0_bw="10">
<![CDATA[
:1588  %glPLSlices_V_12_load_26 = load i36* %glPLSlices_V_12_addr_26, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_26"/></StgValue>
</operation>

<operation id="1931" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1589  %tmp_130 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_13_load_26, i36 %glPLSlices_V_14_load_26, i36 %glPLSlices_V_15_load_26, i36 %glPLSlices_V_0_load_26, i36 %glPLSlices_V_1_load_26, i36 %glPLSlices_V_2_load_26, i36 %glPLSlices_V_3_load_26, i36 %glPLSlices_V_4_load_26, i36 %glPLSlices_V_5_load_26, i36 %glPLSlices_V_6_load_26, i36 %glPLSlices_V_7_load_26, i36 %glPLSlices_V_8_load_26, i36 %glPLSlices_V_9_load_26, i36 %glPLSlices_V_10_load_26, i36 %glPLSlices_V_11_load_26, i36 %glPLSlices_V_12_load_26, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1932" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="36" op_0_bw="10">
<![CDATA[
:1591  %glPLSlices_V_13_load_27 = load i36* %glPLSlices_V_13_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_27"/></StgValue>
</operation>

<operation id="1933" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="36" op_0_bw="10">
<![CDATA[
:1592  %glPLSlices_V_14_load_27 = load i36* %glPLSlices_V_14_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_27"/></StgValue>
</operation>

<operation id="1934" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="36" op_0_bw="10">
<![CDATA[
:1593  %glPLSlices_V_15_load_27 = load i36* %glPLSlices_V_15_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_27"/></StgValue>
</operation>

<operation id="1935" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="36" op_0_bw="10">
<![CDATA[
:1594  %glPLSlices_V_0_load_27 = load i36* %glPLSlices_V_0_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_27"/></StgValue>
</operation>

<operation id="1936" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="36" op_0_bw="10">
<![CDATA[
:1595  %glPLSlices_V_1_load_27 = load i36* %glPLSlices_V_1_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_27"/></StgValue>
</operation>

<operation id="1937" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="36" op_0_bw="10">
<![CDATA[
:1596  %glPLSlices_V_2_load_27 = load i36* %glPLSlices_V_2_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_27"/></StgValue>
</operation>

<operation id="1938" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="36" op_0_bw="10">
<![CDATA[
:1597  %glPLSlices_V_3_load_27 = load i36* %glPLSlices_V_3_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_27"/></StgValue>
</operation>

<operation id="1939" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="36" op_0_bw="10">
<![CDATA[
:1598  %glPLSlices_V_4_load_27 = load i36* %glPLSlices_V_4_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_27"/></StgValue>
</operation>

<operation id="1940" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="36" op_0_bw="10">
<![CDATA[
:1599  %glPLSlices_V_5_load_27 = load i36* %glPLSlices_V_5_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_27"/></StgValue>
</operation>

<operation id="1941" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="36" op_0_bw="10">
<![CDATA[
:1600  %glPLSlices_V_6_load_27 = load i36* %glPLSlices_V_6_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_27"/></StgValue>
</operation>

<operation id="1942" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="36" op_0_bw="10">
<![CDATA[
:1601  %glPLSlices_V_7_load_27 = load i36* %glPLSlices_V_7_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_27"/></StgValue>
</operation>

<operation id="1943" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="36" op_0_bw="10">
<![CDATA[
:1602  %glPLSlices_V_8_load_27 = load i36* %glPLSlices_V_8_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_27"/></StgValue>
</operation>

<operation id="1944" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="36" op_0_bw="10">
<![CDATA[
:1603  %glPLSlices_V_9_load_27 = load i36* %glPLSlices_V_9_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_27"/></StgValue>
</operation>

<operation id="1945" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="36" op_0_bw="10">
<![CDATA[
:1604  %glPLSlices_V_10_load_27 = load i36* %glPLSlices_V_10_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_27"/></StgValue>
</operation>

<operation id="1946" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="36" op_0_bw="10">
<![CDATA[
:1605  %glPLSlices_V_11_load_27 = load i36* %glPLSlices_V_11_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_27"/></StgValue>
</operation>

<operation id="1947" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="36" op_0_bw="10">
<![CDATA[
:1606  %glPLSlices_V_12_load_27 = load i36* %glPLSlices_V_12_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_27"/></StgValue>
</operation>

<operation id="1948" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1608  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_130, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1949" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1610  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_130, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1950" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1612  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_130, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1951" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1614  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_130, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1952" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1615  %tmp_96 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_237, i1 %tmp_235, i1 %tmp_233, i1 %tmp_231)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1953" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1618  store i4 %tmp_96, i4* @refBlock_V_13_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1954" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1620  store i4 %tmp_96, i4* @refBlock_V_13_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1955" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1622  store i4 %tmp_96, i4* @refBlock_V_13_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1956" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1624  store i4 %tmp_96, i4* @refBlock_V_13_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1957" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1626  store i4 %tmp_96, i4* @refBlock_V_13_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1628  store i4 %tmp_96, i4* @refBlock_V_13_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1959" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1630  store i4 %tmp_96, i4* @refBlock_V_13_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1960" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1632  store i4 %tmp_96, i4* @refBlock_V_13_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1961" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1634  store i4 %tmp_96, i4* @refBlock_V_13_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1962" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1636  store i4 %tmp_96, i4* @refBlock_V_13_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1963" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1638  store i4 %tmp_96, i4* @refBlock_V_13_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1964" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1640  store i4 %tmp_96, i4* @refBlock_V_13_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1965" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1642  store i4 %tmp_96, i4* @refBlock_V_13_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1966" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1644  store i4 %tmp_96, i4* @refBlock_V_13_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1967" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1646  store i4 %tmp_96, i4* @refBlock_V_13_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="64" op_0_bw="11">
<![CDATA[
:1653  %tmp_154_cast = sext i11 %tmp_154 to i64

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="1969" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1654  %glPLSlices_V_0_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_28"/></StgValue>
</operation>

<operation id="1970" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1658  %glPLSlices_V_1_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_28"/></StgValue>
</operation>

<operation id="1971" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1660  %glPLSlices_V_10_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_28"/></StgValue>
</operation>

<operation id="1972" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1662  %glPLSlices_V_11_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_28"/></StgValue>
</operation>

<operation id="1973" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1664  %glPLSlices_V_12_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_28"/></StgValue>
</operation>

<operation id="1974" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1666  %glPLSlices_V_13_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_28"/></StgValue>
</operation>

<operation id="1975" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1668  %glPLSlices_V_14_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_28"/></StgValue>
</operation>

<operation id="1976" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1670  %glPLSlices_V_15_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_28"/></StgValue>
</operation>

<operation id="1977" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1672  %glPLSlices_V_2_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_28"/></StgValue>
</operation>

<operation id="1978" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1674  %glPLSlices_V_3_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_28"/></StgValue>
</operation>

<operation id="1979" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1676  %glPLSlices_V_4_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_28"/></StgValue>
</operation>

<operation id="1980" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1678  %glPLSlices_V_5_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_28"/></StgValue>
</operation>

<operation id="1981" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1680  %glPLSlices_V_6_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_28"/></StgValue>
</operation>

<operation id="1982" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1682  %glPLSlices_V_7_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_28"/></StgValue>
</operation>

<operation id="1983" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1684  %glPLSlices_V_8_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_28"/></StgValue>
</operation>

<operation id="1984" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1686  %glPLSlices_V_9_addr_28 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_28"/></StgValue>
</operation>

<operation id="1985" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="36" op_0_bw="10">
<![CDATA[
:1688  %glPLSlices_V_14_load_28 = load i36* %glPLSlices_V_14_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_28"/></StgValue>
</operation>

<operation id="1986" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="36" op_0_bw="10">
<![CDATA[
:1689  %glPLSlices_V_15_load_28 = load i36* %glPLSlices_V_15_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_28"/></StgValue>
</operation>

<operation id="1987" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="36" op_0_bw="10">
<![CDATA[
:1690  %glPLSlices_V_0_load_28 = load i36* %glPLSlices_V_0_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_28"/></StgValue>
</operation>

<operation id="1988" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="36" op_0_bw="10">
<![CDATA[
:1691  %glPLSlices_V_1_load_28 = load i36* %glPLSlices_V_1_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_28"/></StgValue>
</operation>

<operation id="1989" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="36" op_0_bw="10">
<![CDATA[
:1692  %glPLSlices_V_2_load_28 = load i36* %glPLSlices_V_2_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_28"/></StgValue>
</operation>

<operation id="1990" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="36" op_0_bw="10">
<![CDATA[
:1693  %glPLSlices_V_3_load_28 = load i36* %glPLSlices_V_3_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_28"/></StgValue>
</operation>

<operation id="1991" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="36" op_0_bw="10">
<![CDATA[
:1694  %glPLSlices_V_4_load_28 = load i36* %glPLSlices_V_4_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_28"/></StgValue>
</operation>

<operation id="1992" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="36" op_0_bw="10">
<![CDATA[
:1695  %glPLSlices_V_5_load_28 = load i36* %glPLSlices_V_5_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_28"/></StgValue>
</operation>

<operation id="1993" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="36" op_0_bw="10">
<![CDATA[
:1696  %glPLSlices_V_6_load_28 = load i36* %glPLSlices_V_6_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_28"/></StgValue>
</operation>

<operation id="1994" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="36" op_0_bw="10">
<![CDATA[
:1697  %glPLSlices_V_7_load_28 = load i36* %glPLSlices_V_7_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_28"/></StgValue>
</operation>

<operation id="1995" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="36" op_0_bw="10">
<![CDATA[
:1698  %glPLSlices_V_8_load_28 = load i36* %glPLSlices_V_8_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_28"/></StgValue>
</operation>

<operation id="1996" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="36" op_0_bw="10">
<![CDATA[
:1699  %glPLSlices_V_9_load_28 = load i36* %glPLSlices_V_9_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_28"/></StgValue>
</operation>

<operation id="1997" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="36" op_0_bw="10">
<![CDATA[
:1700  %glPLSlices_V_10_load_28 = load i36* %glPLSlices_V_10_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_28"/></StgValue>
</operation>

<operation id="1998" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="36" op_0_bw="10">
<![CDATA[
:1701  %glPLSlices_V_11_load_28 = load i36* %glPLSlices_V_11_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_28"/></StgValue>
</operation>

<operation id="1999" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="36" op_0_bw="10">
<![CDATA[
:1702  %glPLSlices_V_12_load_28 = load i36* %glPLSlices_V_12_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_28"/></StgValue>
</operation>

<operation id="2000" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="36" op_0_bw="10">
<![CDATA[
:1703  %glPLSlices_V_13_load_28 = load i36* %glPLSlices_V_13_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_28"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2001" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="11">
<![CDATA[
:34  %tmp_42_cast = sext i11 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="2002" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %glPLSlices_V_0_addr = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr"/></StgValue>
</operation>

<operation id="2003" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %glPLSlices_V_1_addr = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr"/></StgValue>
</operation>

<operation id="2004" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %glPLSlices_V_10_addr = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr"/></StgValue>
</operation>

<operation id="2005" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %glPLSlices_V_11_addr = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr"/></StgValue>
</operation>

<operation id="2006" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %glPLSlices_V_12_addr = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr"/></StgValue>
</operation>

<operation id="2007" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %glPLSlices_V_13_addr = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr"/></StgValue>
</operation>

<operation id="2008" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %glPLSlices_V_14_addr = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr"/></StgValue>
</operation>

<operation id="2009" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %glPLSlices_V_15_addr = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr"/></StgValue>
</operation>

<operation id="2010" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %glPLSlices_V_2_addr = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr"/></StgValue>
</operation>

<operation id="2011" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %glPLSlices_V_3_addr = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr"/></StgValue>
</operation>

<operation id="2012" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %glPLSlices_V_4_addr = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr"/></StgValue>
</operation>

<operation id="2013" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %glPLSlices_V_5_addr = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr"/></StgValue>
</operation>

<operation id="2014" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %glPLSlices_V_6_addr = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr"/></StgValue>
</operation>

<operation id="2015" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %glPLSlices_V_7_addr = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr"/></StgValue>
</operation>

<operation id="2016" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %glPLSlices_V_8_addr = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr"/></StgValue>
</operation>

<operation id="2017" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %glPLSlices_V_9_addr = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr"/></StgValue>
</operation>

<operation id="2018" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="36" op_0_bw="10">
<![CDATA[
:51  %glPLSlices_V_0_load = load i36* %glPLSlices_V_0_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load"/></StgValue>
</operation>

<operation id="2019" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="36" op_0_bw="10">
<![CDATA[
:52  %glPLSlices_V_1_load = load i36* %glPLSlices_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load"/></StgValue>
</operation>

<operation id="2020" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="36" op_0_bw="10">
<![CDATA[
:53  %glPLSlices_V_2_load = load i36* %glPLSlices_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load"/></StgValue>
</operation>

<operation id="2021" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="36" op_0_bw="10">
<![CDATA[
:54  %glPLSlices_V_3_load = load i36* %glPLSlices_V_3_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load"/></StgValue>
</operation>

<operation id="2022" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="36" op_0_bw="10">
<![CDATA[
:55  %glPLSlices_V_4_load = load i36* %glPLSlices_V_4_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load"/></StgValue>
</operation>

<operation id="2023" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="36" op_0_bw="10">
<![CDATA[
:56  %glPLSlices_V_5_load = load i36* %glPLSlices_V_5_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load"/></StgValue>
</operation>

<operation id="2024" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="36" op_0_bw="10">
<![CDATA[
:57  %glPLSlices_V_6_load = load i36* %glPLSlices_V_6_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load"/></StgValue>
</operation>

<operation id="2025" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="36" op_0_bw="10">
<![CDATA[
:58  %glPLSlices_V_7_load = load i36* %glPLSlices_V_7_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load"/></StgValue>
</operation>

<operation id="2026" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="36" op_0_bw="10">
<![CDATA[
:59  %glPLSlices_V_8_load = load i36* %glPLSlices_V_8_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load"/></StgValue>
</operation>

<operation id="2027" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="36" op_0_bw="10">
<![CDATA[
:60  %glPLSlices_V_9_load = load i36* %glPLSlices_V_9_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load"/></StgValue>
</operation>

<operation id="2028" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="36" op_0_bw="10">
<![CDATA[
:61  %glPLSlices_V_10_load = load i36* %glPLSlices_V_10_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load"/></StgValue>
</operation>

<operation id="2029" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="36" op_0_bw="10">
<![CDATA[
:62  %glPLSlices_V_11_load = load i36* %glPLSlices_V_11_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load"/></StgValue>
</operation>

<operation id="2030" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="36" op_0_bw="10">
<![CDATA[
:63  %glPLSlices_V_12_load = load i36* %glPLSlices_V_12_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load"/></StgValue>
</operation>

<operation id="2031" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="36" op_0_bw="10">
<![CDATA[
:64  %glPLSlices_V_13_load = load i36* %glPLSlices_V_13_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load"/></StgValue>
</operation>

<operation id="2032" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="36" op_0_bw="10">
<![CDATA[
:65  %glPLSlices_V_14_load = load i36* %glPLSlices_V_14_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load"/></StgValue>
</operation>

<operation id="2033" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="36" op_0_bw="10">
<![CDATA[
:66  %glPLSlices_V_15_load = load i36* %glPLSlices_V_15_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load"/></StgValue>
</operation>

<operation id="2034" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="36" op_0_bw="10">
<![CDATA[
:1591  %glPLSlices_V_13_load_27 = load i36* %glPLSlices_V_13_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_27"/></StgValue>
</operation>

<operation id="2035" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="36" op_0_bw="10">
<![CDATA[
:1592  %glPLSlices_V_14_load_27 = load i36* %glPLSlices_V_14_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_27"/></StgValue>
</operation>

<operation id="2036" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="36" op_0_bw="10">
<![CDATA[
:1593  %glPLSlices_V_15_load_27 = load i36* %glPLSlices_V_15_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_27"/></StgValue>
</operation>

<operation id="2037" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="36" op_0_bw="10">
<![CDATA[
:1594  %glPLSlices_V_0_load_27 = load i36* %glPLSlices_V_0_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_27"/></StgValue>
</operation>

<operation id="2038" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="36" op_0_bw="10">
<![CDATA[
:1595  %glPLSlices_V_1_load_27 = load i36* %glPLSlices_V_1_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_27"/></StgValue>
</operation>

<operation id="2039" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="36" op_0_bw="10">
<![CDATA[
:1596  %glPLSlices_V_2_load_27 = load i36* %glPLSlices_V_2_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_27"/></StgValue>
</operation>

<operation id="2040" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="36" op_0_bw="10">
<![CDATA[
:1597  %glPLSlices_V_3_load_27 = load i36* %glPLSlices_V_3_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_27"/></StgValue>
</operation>

<operation id="2041" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="36" op_0_bw="10">
<![CDATA[
:1598  %glPLSlices_V_4_load_27 = load i36* %glPLSlices_V_4_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_27"/></StgValue>
</operation>

<operation id="2042" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="36" op_0_bw="10">
<![CDATA[
:1599  %glPLSlices_V_5_load_27 = load i36* %glPLSlices_V_5_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_27"/></StgValue>
</operation>

<operation id="2043" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="36" op_0_bw="10">
<![CDATA[
:1600  %glPLSlices_V_6_load_27 = load i36* %glPLSlices_V_6_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_27"/></StgValue>
</operation>

<operation id="2044" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="36" op_0_bw="10">
<![CDATA[
:1601  %glPLSlices_V_7_load_27 = load i36* %glPLSlices_V_7_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_27"/></StgValue>
</operation>

<operation id="2045" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="36" op_0_bw="10">
<![CDATA[
:1602  %glPLSlices_V_8_load_27 = load i36* %glPLSlices_V_8_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_27"/></StgValue>
</operation>

<operation id="2046" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="36" op_0_bw="10">
<![CDATA[
:1603  %glPLSlices_V_9_load_27 = load i36* %glPLSlices_V_9_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_27"/></StgValue>
</operation>

<operation id="2047" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="36" op_0_bw="10">
<![CDATA[
:1604  %glPLSlices_V_10_load_27 = load i36* %glPLSlices_V_10_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_27"/></StgValue>
</operation>

<operation id="2048" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="36" op_0_bw="10">
<![CDATA[
:1605  %glPLSlices_V_11_load_27 = load i36* %glPLSlices_V_11_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_27"/></StgValue>
</operation>

<operation id="2049" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="36" op_0_bw="10">
<![CDATA[
:1606  %glPLSlices_V_12_load_27 = load i36* %glPLSlices_V_12_addr_27, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_27"/></StgValue>
</operation>

<operation id="2050" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1607  %tmp_131 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_13_load_27, i36 %glPLSlices_V_14_load_27, i36 %glPLSlices_V_15_load_27, i36 %glPLSlices_V_0_load_27, i36 %glPLSlices_V_1_load_27, i36 %glPLSlices_V_2_load_27, i36 %glPLSlices_V_3_load_27, i36 %glPLSlices_V_4_load_27, i36 %glPLSlices_V_5_load_27, i36 %glPLSlices_V_6_load_27, i36 %glPLSlices_V_7_load_27, i36 %glPLSlices_V_8_load_27, i36 %glPLSlices_V_9_load_27, i36 %glPLSlices_V_10_load_27, i36 %glPLSlices_V_11_load_27, i36 %glPLSlices_V_12_load_27, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2051" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1609  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_131, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2052" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1611  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_131, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2053" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1613  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_131, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2054" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1616  %tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_131, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2055" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1617  %tmp_97 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_238, i1 %tmp_236, i1 %tmp_234, i1 %tmp_232)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2056" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1619  store i4 %tmp_97, i4* @targetBlocks_V_13_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2057" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1621  store i4 %tmp_97, i4* @targetBlocks_V_13_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2058" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1623  store i4 %tmp_97, i4* @targetBlocks_V_13_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2059" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1625  store i4 %tmp_97, i4* @targetBlocks_V_13_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2060" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1627  store i4 %tmp_97, i4* @targetBlocks_V_13_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2061" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1629  store i4 %tmp_97, i4* @targetBlocks_V_13_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1631  store i4 %tmp_97, i4* @targetBlocks_V_13_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2063" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1633  store i4 %tmp_97, i4* @targetBlocks_V_13_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2064" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1635  store i4 %tmp_97, i4* @targetBlocks_V_13_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2065" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1637  store i4 %tmp_97, i4* @targetBlocks_V_13_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2066" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1639  store i4 %tmp_97, i4* @targetBlocks_V_13_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1641  store i4 %tmp_97, i4* @targetBlocks_V_13_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2068" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1643  store i4 %tmp_97, i4* @targetBlocks_V_13_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2069" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1645  store i4 %tmp_97, i4* @targetBlocks_V_13_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1647  store i4 %tmp_97, i4* @targetBlocks_V_13_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2071" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="11">
<![CDATA[
:1656  %tmp_155_cast = sext i11 %tmp_155 to i64

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="2072" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1657  %glPLSlices_V_0_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_0, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr_29"/></StgValue>
</operation>

<operation id="2073" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1659  %glPLSlices_V_1_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_1, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr_29"/></StgValue>
</operation>

<operation id="2074" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1661  %glPLSlices_V_10_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_10, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_addr_29"/></StgValue>
</operation>

<operation id="2075" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1663  %glPLSlices_V_11_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_11, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_addr_29"/></StgValue>
</operation>

<operation id="2076" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1665  %glPLSlices_V_12_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_12, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_addr_29"/></StgValue>
</operation>

<operation id="2077" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1667  %glPLSlices_V_13_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_13, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_addr_29"/></StgValue>
</operation>

<operation id="2078" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1669  %glPLSlices_V_14_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_14, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_addr_29"/></StgValue>
</operation>

<operation id="2079" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1671  %glPLSlices_V_15_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_15, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_addr_29"/></StgValue>
</operation>

<operation id="2080" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1673  %glPLSlices_V_2_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_2, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr_29"/></StgValue>
</operation>

<operation id="2081" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1675  %glPLSlices_V_3_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_3, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_addr_29"/></StgValue>
</operation>

<operation id="2082" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1677  %glPLSlices_V_4_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_4, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_addr_29"/></StgValue>
</operation>

<operation id="2083" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1679  %glPLSlices_V_5_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_5, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_addr_29"/></StgValue>
</operation>

<operation id="2084" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1681  %glPLSlices_V_6_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_6, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_addr_29"/></StgValue>
</operation>

<operation id="2085" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1683  %glPLSlices_V_7_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_7, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_addr_29"/></StgValue>
</operation>

<operation id="2086" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1685  %glPLSlices_V_8_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_8, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_addr_29"/></StgValue>
</operation>

<operation id="2087" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="10" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1687  %glPLSlices_V_9_addr_29 = getelementptr [900 x i36]* @glPLSlices_V_9, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_addr_29"/></StgValue>
</operation>

<operation id="2088" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="36" op_0_bw="10">
<![CDATA[
:1688  %glPLSlices_V_14_load_28 = load i36* %glPLSlices_V_14_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_28"/></StgValue>
</operation>

<operation id="2089" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="36" op_0_bw="10">
<![CDATA[
:1689  %glPLSlices_V_15_load_28 = load i36* %glPLSlices_V_15_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_28"/></StgValue>
</operation>

<operation id="2090" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="36" op_0_bw="10">
<![CDATA[
:1690  %glPLSlices_V_0_load_28 = load i36* %glPLSlices_V_0_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_28"/></StgValue>
</operation>

<operation id="2091" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="36" op_0_bw="10">
<![CDATA[
:1691  %glPLSlices_V_1_load_28 = load i36* %glPLSlices_V_1_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_28"/></StgValue>
</operation>

<operation id="2092" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="36" op_0_bw="10">
<![CDATA[
:1692  %glPLSlices_V_2_load_28 = load i36* %glPLSlices_V_2_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_28"/></StgValue>
</operation>

<operation id="2093" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="36" op_0_bw="10">
<![CDATA[
:1693  %glPLSlices_V_3_load_28 = load i36* %glPLSlices_V_3_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_28"/></StgValue>
</operation>

<operation id="2094" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="36" op_0_bw="10">
<![CDATA[
:1694  %glPLSlices_V_4_load_28 = load i36* %glPLSlices_V_4_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_28"/></StgValue>
</operation>

<operation id="2095" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="36" op_0_bw="10">
<![CDATA[
:1695  %glPLSlices_V_5_load_28 = load i36* %glPLSlices_V_5_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_28"/></StgValue>
</operation>

<operation id="2096" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="36" op_0_bw="10">
<![CDATA[
:1696  %glPLSlices_V_6_load_28 = load i36* %glPLSlices_V_6_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_28"/></StgValue>
</operation>

<operation id="2097" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="36" op_0_bw="10">
<![CDATA[
:1697  %glPLSlices_V_7_load_28 = load i36* %glPLSlices_V_7_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_28"/></StgValue>
</operation>

<operation id="2098" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="36" op_0_bw="10">
<![CDATA[
:1698  %glPLSlices_V_8_load_28 = load i36* %glPLSlices_V_8_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_28"/></StgValue>
</operation>

<operation id="2099" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="36" op_0_bw="10">
<![CDATA[
:1699  %glPLSlices_V_9_load_28 = load i36* %glPLSlices_V_9_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_28"/></StgValue>
</operation>

<operation id="2100" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="36" op_0_bw="10">
<![CDATA[
:1700  %glPLSlices_V_10_load_28 = load i36* %glPLSlices_V_10_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_28"/></StgValue>
</operation>

<operation id="2101" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="36" op_0_bw="10">
<![CDATA[
:1701  %glPLSlices_V_11_load_28 = load i36* %glPLSlices_V_11_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_28"/></StgValue>
</operation>

<operation id="2102" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="36" op_0_bw="10">
<![CDATA[
:1702  %glPLSlices_V_12_load_28 = load i36* %glPLSlices_V_12_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_28"/></StgValue>
</operation>

<operation id="2103" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="36" op_0_bw="10">
<![CDATA[
:1703  %glPLSlices_V_13_load_28 = load i36* %glPLSlices_V_13_addr_28, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_28"/></StgValue>
</operation>

<operation id="2104" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1704  %tmp_135 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_14_load_28, i36 %glPLSlices_V_15_load_28, i36 %glPLSlices_V_0_load_28, i36 %glPLSlices_V_1_load_28, i36 %glPLSlices_V_2_load_28, i36 %glPLSlices_V_3_load_28, i36 %glPLSlices_V_4_load_28, i36 %glPLSlices_V_5_load_28, i36 %glPLSlices_V_6_load_28, i36 %glPLSlices_V_7_load_28, i36 %glPLSlices_V_8_load_28, i36 %glPLSlices_V_9_load_28, i36 %glPLSlices_V_10_load_28, i36 %glPLSlices_V_11_load_28, i36 %glPLSlices_V_12_load_28, i36 %glPLSlices_V_13_load_28, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2105" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="36" op_0_bw="10">
<![CDATA[
:1706  %glPLSlices_V_14_load_29 = load i36* %glPLSlices_V_14_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_29"/></StgValue>
</operation>

<operation id="2106" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="36" op_0_bw="10">
<![CDATA[
:1707  %glPLSlices_V_15_load_29 = load i36* %glPLSlices_V_15_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_29"/></StgValue>
</operation>

<operation id="2107" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="36" op_0_bw="10">
<![CDATA[
:1708  %glPLSlices_V_0_load_29 = load i36* %glPLSlices_V_0_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_29"/></StgValue>
</operation>

<operation id="2108" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="36" op_0_bw="10">
<![CDATA[
:1709  %glPLSlices_V_1_load_29 = load i36* %glPLSlices_V_1_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_29"/></StgValue>
</operation>

<operation id="2109" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="36" op_0_bw="10">
<![CDATA[
:1710  %glPLSlices_V_2_load_29 = load i36* %glPLSlices_V_2_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_29"/></StgValue>
</operation>

<operation id="2110" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="36" op_0_bw="10">
<![CDATA[
:1711  %glPLSlices_V_3_load_29 = load i36* %glPLSlices_V_3_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_29"/></StgValue>
</operation>

<operation id="2111" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="36" op_0_bw="10">
<![CDATA[
:1712  %glPLSlices_V_4_load_29 = load i36* %glPLSlices_V_4_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_29"/></StgValue>
</operation>

<operation id="2112" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="36" op_0_bw="10">
<![CDATA[
:1713  %glPLSlices_V_5_load_29 = load i36* %glPLSlices_V_5_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_29"/></StgValue>
</operation>

<operation id="2113" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="36" op_0_bw="10">
<![CDATA[
:1714  %glPLSlices_V_6_load_29 = load i36* %glPLSlices_V_6_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_29"/></StgValue>
</operation>

<operation id="2114" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="36" op_0_bw="10">
<![CDATA[
:1715  %glPLSlices_V_7_load_29 = load i36* %glPLSlices_V_7_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_29"/></StgValue>
</operation>

<operation id="2115" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="36" op_0_bw="10">
<![CDATA[
:1716  %glPLSlices_V_8_load_29 = load i36* %glPLSlices_V_8_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_29"/></StgValue>
</operation>

<operation id="2116" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="36" op_0_bw="10">
<![CDATA[
:1717  %glPLSlices_V_9_load_29 = load i36* %glPLSlices_V_9_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_29"/></StgValue>
</operation>

<operation id="2117" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="36" op_0_bw="10">
<![CDATA[
:1718  %glPLSlices_V_10_load_29 = load i36* %glPLSlices_V_10_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_29"/></StgValue>
</operation>

<operation id="2118" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="36" op_0_bw="10">
<![CDATA[
:1719  %glPLSlices_V_11_load_29 = load i36* %glPLSlices_V_11_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_29"/></StgValue>
</operation>

<operation id="2119" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="36" op_0_bw="10">
<![CDATA[
:1720  %glPLSlices_V_12_load_29 = load i36* %glPLSlices_V_12_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_29"/></StgValue>
</operation>

<operation id="2120" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="36" op_0_bw="10">
<![CDATA[
:1721  %glPLSlices_V_13_load_29 = load i36* %glPLSlices_V_13_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_29"/></StgValue>
</operation>

<operation id="2121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1723  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_135, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1725  %tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_135, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1727  %tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_135, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1729  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_135, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1730  %tmp_101 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_245, i1 %tmp_243, i1 %tmp_241, i1 %tmp_239)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1733  store i4 %tmp_101, i4* @refBlock_V_14_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1735  store i4 %tmp_101, i4* @refBlock_V_14_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1737  store i4 %tmp_101, i4* @refBlock_V_14_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1739  store i4 %tmp_101, i4* @refBlock_V_14_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1741  store i4 %tmp_101, i4* @refBlock_V_14_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1743  store i4 %tmp_101, i4* @refBlock_V_14_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1745  store i4 %tmp_101, i4* @refBlock_V_14_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1747  store i4 %tmp_101, i4* @refBlock_V_14_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1749  store i4 %tmp_101, i4* @refBlock_V_14_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1751  store i4 %tmp_101, i4* @refBlock_V_14_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1753  store i4 %tmp_101, i4* @refBlock_V_14_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1755  store i4 %tmp_101, i4* @refBlock_V_14_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1757  store i4 %tmp_101, i4* @refBlock_V_14_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1759  store i4 %tmp_101, i4* @refBlock_V_14_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1761  store i4 %tmp_101, i4* @refBlock_V_14_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_15, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_14, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_13, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_12, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_11, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_10, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_9, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_8, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_7, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_6, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_5, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_4, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_3, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_2, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_1, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecMemCore([900 x i36]* @glPLSlices_V_0, [1 x i8]* @p_str, [12 x i8]* @p_str20, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:26  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="2158" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="36" op_0_bw="10">
<![CDATA[
:51  %glPLSlices_V_0_load = load i36* %glPLSlices_V_0_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load"/></StgValue>
</operation>

<operation id="2159" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="36" op_0_bw="10">
<![CDATA[
:52  %glPLSlices_V_1_load = load i36* %glPLSlices_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load"/></StgValue>
</operation>

<operation id="2160" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="36" op_0_bw="10">
<![CDATA[
:53  %glPLSlices_V_2_load = load i36* %glPLSlices_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load"/></StgValue>
</operation>

<operation id="2161" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="36" op_0_bw="10">
<![CDATA[
:54  %glPLSlices_V_3_load = load i36* %glPLSlices_V_3_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load"/></StgValue>
</operation>

<operation id="2162" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="36" op_0_bw="10">
<![CDATA[
:55  %glPLSlices_V_4_load = load i36* %glPLSlices_V_4_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load"/></StgValue>
</operation>

<operation id="2163" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="36" op_0_bw="10">
<![CDATA[
:56  %glPLSlices_V_5_load = load i36* %glPLSlices_V_5_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load"/></StgValue>
</operation>

<operation id="2164" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="36" op_0_bw="10">
<![CDATA[
:57  %glPLSlices_V_6_load = load i36* %glPLSlices_V_6_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load"/></StgValue>
</operation>

<operation id="2165" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="36" op_0_bw="10">
<![CDATA[
:58  %glPLSlices_V_7_load = load i36* %glPLSlices_V_7_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load"/></StgValue>
</operation>

<operation id="2166" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="36" op_0_bw="10">
<![CDATA[
:59  %glPLSlices_V_8_load = load i36* %glPLSlices_V_8_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load"/></StgValue>
</operation>

<operation id="2167" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="36" op_0_bw="10">
<![CDATA[
:60  %glPLSlices_V_9_load = load i36* %glPLSlices_V_9_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load"/></StgValue>
</operation>

<operation id="2168" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="36" op_0_bw="10">
<![CDATA[
:61  %glPLSlices_V_10_load = load i36* %glPLSlices_V_10_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load"/></StgValue>
</operation>

<operation id="2169" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="36" op_0_bw="10">
<![CDATA[
:62  %glPLSlices_V_11_load = load i36* %glPLSlices_V_11_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load"/></StgValue>
</operation>

<operation id="2170" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="36" op_0_bw="10">
<![CDATA[
:63  %glPLSlices_V_12_load = load i36* %glPLSlices_V_12_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load"/></StgValue>
</operation>

<operation id="2171" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="36" op_0_bw="10">
<![CDATA[
:64  %glPLSlices_V_13_load = load i36* %glPLSlices_V_13_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load"/></StgValue>
</operation>

<operation id="2172" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="36" op_0_bw="10">
<![CDATA[
:65  %glPLSlices_V_14_load = load i36* %glPLSlices_V_14_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load"/></StgValue>
</operation>

<operation id="2173" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="36" op_0_bw="10">
<![CDATA[
:66  %glPLSlices_V_15_load = load i36* %glPLSlices_V_15_addr, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load"/></StgValue>
</operation>

<operation id="2174" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:67  %tmp_19 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_0_load, i36 %glPLSlices_V_1_load, i36 %glPLSlices_V_2_load, i36 %glPLSlices_V_3_load, i36 %glPLSlices_V_4_load, i36 %glPLSlices_V_5_load, i36 %glPLSlices_V_6_load, i36 %glPLSlices_V_7_load, i36 %glPLSlices_V_8_load, i36 %glPLSlices_V_9_load, i36 %glPLSlices_V_10_load, i36 %glPLSlices_V_11_load, i36 %glPLSlices_V_12_load, i36 %glPLSlices_V_13_load, i36 %glPLSlices_V_14_load, i36 %glPLSlices_V_15_load, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="2175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:68  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:107  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_19, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:111  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_19, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:115  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_19, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:119  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_19, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:120  %p_Result_9_0_0_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_64, i1 %tmp_54, i1 %tmp_44, i1 %tmp_42)

]]></Node>
<StgValue><ssdm name="p_Result_9_0_0_3"/></StgValue>
</operation>

<operation id="2181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:123  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:125  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:127  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:129  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:131  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:133  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:135  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:137  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:139  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:141  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:143  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:145  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:147  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:149  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:151  store i4 %p_Result_9_0_0_3, i4* @refBlock_V_0_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:153  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="2197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:210  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="2198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:268  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:325  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="2200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:383  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:440  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="2202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:498  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:555  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_48) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="2204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:613  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:670  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="2206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:728  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:785  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_58) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="2208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:843  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:900  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_63) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="2210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:958  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1015  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_68) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="2212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1073  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="2213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1130  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_73) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="2214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1188  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="2215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1245  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_78) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="2216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1303  %tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="2217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1360  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_83) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="2218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1418  %tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1475  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_88) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="2220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1533  %tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1590  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_93) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="2222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1648  %tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1705  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_98) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="2224" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="36" op_0_bw="10">
<![CDATA[
:1706  %glPLSlices_V_14_load_29 = load i36* %glPLSlices_V_14_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_14_load_29"/></StgValue>
</operation>

<operation id="2225" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="36" op_0_bw="10">
<![CDATA[
:1707  %glPLSlices_V_15_load_29 = load i36* %glPLSlices_V_15_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_15_load_29"/></StgValue>
</operation>

<operation id="2226" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="36" op_0_bw="10">
<![CDATA[
:1708  %glPLSlices_V_0_load_29 = load i36* %glPLSlices_V_0_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load_29"/></StgValue>
</operation>

<operation id="2227" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="36" op_0_bw="10">
<![CDATA[
:1709  %glPLSlices_V_1_load_29 = load i36* %glPLSlices_V_1_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load_29"/></StgValue>
</operation>

<operation id="2228" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="36" op_0_bw="10">
<![CDATA[
:1710  %glPLSlices_V_2_load_29 = load i36* %glPLSlices_V_2_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load_29"/></StgValue>
</operation>

<operation id="2229" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="36" op_0_bw="10">
<![CDATA[
:1711  %glPLSlices_V_3_load_29 = load i36* %glPLSlices_V_3_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_3_load_29"/></StgValue>
</operation>

<operation id="2230" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="36" op_0_bw="10">
<![CDATA[
:1712  %glPLSlices_V_4_load_29 = load i36* %glPLSlices_V_4_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_4_load_29"/></StgValue>
</operation>

<operation id="2231" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="36" op_0_bw="10">
<![CDATA[
:1713  %glPLSlices_V_5_load_29 = load i36* %glPLSlices_V_5_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_5_load_29"/></StgValue>
</operation>

<operation id="2232" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="36" op_0_bw="10">
<![CDATA[
:1714  %glPLSlices_V_6_load_29 = load i36* %glPLSlices_V_6_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_6_load_29"/></StgValue>
</operation>

<operation id="2233" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="36" op_0_bw="10">
<![CDATA[
:1715  %glPLSlices_V_7_load_29 = load i36* %glPLSlices_V_7_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_7_load_29"/></StgValue>
</operation>

<operation id="2234" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="36" op_0_bw="10">
<![CDATA[
:1716  %glPLSlices_V_8_load_29 = load i36* %glPLSlices_V_8_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_8_load_29"/></StgValue>
</operation>

<operation id="2235" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="36" op_0_bw="10">
<![CDATA[
:1717  %glPLSlices_V_9_load_29 = load i36* %glPLSlices_V_9_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_9_load_29"/></StgValue>
</operation>

<operation id="2236" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="36" op_0_bw="10">
<![CDATA[
:1718  %glPLSlices_V_10_load_29 = load i36* %glPLSlices_V_10_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_10_load_29"/></StgValue>
</operation>

<operation id="2237" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="36" op_0_bw="10">
<![CDATA[
:1719  %glPLSlices_V_11_load_29 = load i36* %glPLSlices_V_11_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_11_load_29"/></StgValue>
</operation>

<operation id="2238" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="36" op_0_bw="10">
<![CDATA[
:1720  %glPLSlices_V_12_load_29 = load i36* %glPLSlices_V_12_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_12_load_29"/></StgValue>
</operation>

<operation id="2239" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="36" op_0_bw="10">
<![CDATA[
:1721  %glPLSlices_V_13_load_29 = load i36* %glPLSlices_V_13_addr_29, align 8

]]></Node>
<StgValue><ssdm name="glPLSlices_V_13_load_29"/></StgValue>
</operation>

<operation id="2240" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="36" op_11_bw="36" op_12_bw="36" op_13_bw="36" op_14_bw="36" op_15_bw="36" op_16_bw="36" op_17_bw="4">
<![CDATA[
:1722  %tmp_136 = call i36 @_ssdm_op_Mux.ap_auto.16i36.i4(i36 %glPLSlices_V_14_load_29, i36 %glPLSlices_V_15_load_29, i36 %glPLSlices_V_0_load_29, i36 %glPLSlices_V_1_load_29, i36 %glPLSlices_V_2_load_29, i36 %glPLSlices_V_3_load_29, i36 %glPLSlices_V_4_load_29, i36 %glPLSlices_V_5_load_29, i36 %glPLSlices_V_6_load_29, i36 %glPLSlices_V_7_load_29, i36 %glPLSlices_V_8_load_29, i36 %glPLSlices_V_9_load_29, i36 %glPLSlices_V_10_load_29, i36 %glPLSlices_V_11_load_29, i36 %glPLSlices_V_12_load_29, i36 %glPLSlices_V_13_load_29, i4 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1724  %tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_136, i32 %tmp_32_cast)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1726  %tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_136, i32 %index_assign_4_0_0_s_9)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1728  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_136, i32 %index_assign_4_0_0_1_1)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
:1731  %tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_136, i32 %index_assign_4_0_0_2_1)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:1732  %tmp_102 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_246, i1 %tmp_244, i1 %tmp_242, i1 %tmp_240)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1734  store i4 %tmp_102, i4* @targetBlocks_V_14_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1736  store i4 %tmp_102, i4* @targetBlocks_V_14_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1738  store i4 %tmp_102, i4* @targetBlocks_V_14_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1740  store i4 %tmp_102, i4* @targetBlocks_V_14_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1742  store i4 %tmp_102, i4* @targetBlocks_V_14_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1744  store i4 %tmp_102, i4* @targetBlocks_V_14_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1746  store i4 %tmp_102, i4* @targetBlocks_V_14_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1748  store i4 %tmp_102, i4* @targetBlocks_V_14_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1750  store i4 %tmp_102, i4* @targetBlocks_V_14_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1752  store i4 %tmp_102, i4* @targetBlocks_V_14_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1754  store i4 %tmp_102, i4* @targetBlocks_V_14_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1756  store i4 %tmp_102, i4* @targetBlocks_V_14_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1758  store i4 %tmp_102, i4* @targetBlocks_V_14_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1760  store i4 %tmp_102, i4* @targetBlocks_V_14_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1762  store i4 %tmp_102, i4* @targetBlocks_V_14_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="0">
<![CDATA[
:1763  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
