// Seed: 2153208156
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3;
  integer id_4, id_5;
  wire id_6;
endmodule
module module_1 (
    input  logic id_0,
    output tri   id_1,
    input  wand  id_2
);
  always_latch id_1 = id_2;
  task id_4(id_5);
    id_1 = 1'h0;
  endtask
  assign id_4 = id_0;
  assign id_4 = 1'b0;
  reg id_6, id_7;
  tri1 id_8;
  reg  id_9;
  always id_5 <= id_6;
  always_comb id_9 <= 1;
  supply0 id_10 = id_5 + id_0, id_11;
  module_0(
      id_11
  );
  wire id_12;
  wire id_13;
  pmos #1  (id_8, id_1, 1, id_8);
endmodule
