# FPGA-SDR
DE2-115 based controller for NI USRP 2920

1. Create an empty Quartus II project called final_ethernet_controller.

2. Add all files in HDL folder to the project directory and add them in Quartus.

3. Move nios_system.qsys from the Qsys folder into the project directory.

4. Open Qsys in Quartus and open nios_system.qsys.

5. Generate the HDL in Qsys.

6. Add the nios_system.qip created to the project.

7. 

