 Timing Path to OVF 
  
 Path Start Point : Res_reg[63] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : OVF 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    Res_reg[63]/D   DLH_X1  Fall  2.0210 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[63]/Q   DLH_X1  Fall  2.0850 0.0640 0.0130 0.213233 3.40189  3.61512           1       100      F             | 
|    sgo__c172/A     BUF_X4  Fall  2.0850 0.0000 0.0130          3.0037                                                    | 
|    sgo__c172/Z     BUF_X4  Fall  2.1190 0.0340 0.0100 15.1508  10.175   25.3257           2       100                    | 
|    sgo__c361/A1    NOR2_X4 Fall  2.1210 0.0020 0.0100          5.59465                                                   | 
|    sgo__c361/ZN    NOR2_X4 Rise  2.1400 0.0190 0.0120 0.243288 3.25089  3.49418           1       100                    | 
|    opt_ipo_c504/A  INV_X2  Rise  2.1400 0.0000 0.0120          3.25089                                                   | 
|    opt_ipo_c504/ZN INV_X2  Fall  2.1540 0.0140 0.0080 0.528715 10       10.5287           1       100                    | 
|    OVF                     Fall  2.1540 0.0000 0.0080          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3540        | 
-------------------------------------------------------------


 Timing Path to Res[63] 
  
 Path Start Point : Res_reg[63] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    Res_reg[63]/D        DLH_X1 Fall  2.0210 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[63]/Q        DLH_X1 Fall  2.0850 0.0640 0.0130 0.213233 3.40189  3.61512           1       100      F             | 
|    sgo__c172/A          BUF_X4 Fall  2.0850 0.0000 0.0130          3.0037                                                    | 
|    sgo__c172/Z          BUF_X4 Fall  2.1190 0.0340 0.0100 15.1508  10.175   25.3257           2       100                    | 
|    CLOCK_sgo__L1_c639/A BUF_X4 Fall  2.1190 0.0000 0.0100          3.0037                                                    | 
|    CLOCK_sgo__L1_c639/Z BUF_X4 Fall  2.1460 0.0270 0.0060 0.180794 10       10.1808           1       100                    | 
|    Res[63]                     Fall  2.1460 0.0000 0.0060          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3460        | 
-------------------------------------------------------------


 Timing Path to Res[61] 
  
 Path Start Point : Res_reg[61] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[61]/D DLH_X1 Rise  2.0660 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[61]/Q DLH_X1 Rise  2.1260 0.0600 0.0280 0.721473 10       10.7215           1       100      F             | 
|    Res[61]              Rise  2.1260 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1260        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3260        | 
-------------------------------------------------------------


 Timing Path to Res[12] 
  
 Path Start Point : Res_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[12]/D DLH_X1 Rise  2.0650 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[12]/Q DLH_X1 Rise  2.1250 0.0600 0.0280 0.535636 10       10.5356           1       100      F             | 
|    Res[12]              Rise  2.1250 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1250        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3250        | 
-------------------------------------------------------------


 Timing Path to Res[53] 
  
 Path Start Point : Res_reg[53] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[53] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[53]/D DLH_X1 Rise  2.0640 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[53]/Q DLH_X1 Rise  2.1230 0.0590 0.0280 0.394661 10       10.3947           1       100      F             | 
|    Res[53]              Rise  2.1230 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3230        | 
-------------------------------------------------------------


 Timing Path to Res[8] 
  
 Path Start Point : Res_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[8]/D DLH_X1 Rise  2.0640 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[8]/Q DLH_X1 Rise  2.1230 0.0590 0.0270 0.165558 10       10.1656           1       100      F             | 
|    Res[8]              Rise  2.1230 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3230        | 
-------------------------------------------------------------


 Timing Path to Res[6] 
  
 Path Start Point : Res_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[6]/D DLH_X1 Rise  2.0640 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[6]/Q DLH_X1 Rise  2.1230 0.0590 0.0270 0.151796 10       10.1518           1       100      F             | 
|    Res[6]              Rise  2.1230 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3230        | 
-------------------------------------------------------------


 Timing Path to Res[5] 
  
 Path Start Point : Res_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[5]/D DLH_X1 Rise  2.0640 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[5]/Q DLH_X1 Rise  2.1230 0.0590 0.0280 0.396936 10       10.3969           1       100      F             | 
|    Res[5]              Rise  2.1230 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3230        | 
-------------------------------------------------------------


 Timing Path to Res[11] 
  
 Path Start Point : Res_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[11]/D DLH_X1 Rise  2.0610 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[11]/Q DLH_X1 Rise  2.1220 0.0610 0.0290 1.07987  10       11.0799           1       100      F             | 
|    Res[11]              Rise  2.1220 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3220        | 
-------------------------------------------------------------


 Timing Path to Res[15] 
  
 Path Start Point : Res_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[15]/D DLH_X1 Rise  2.0620 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[15]/Q DLH_X1 Rise  2.1220 0.0600 0.0280 0.54718  10       10.5472           1       100      F             | 
|    Res[15]              Rise  2.1220 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3220        | 
-------------------------------------------------------------


 Timing Path to Res[10] 
  
 Path Start Point : Res_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[10]/D DLH_X1 Rise  2.0620 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[10]/Q DLH_X1 Rise  2.1220 0.0600 0.0280 0.799682 10       10.7997           1       100      F             | 
|    Res[10]              Rise  2.1220 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3220        | 
-------------------------------------------------------------


 Timing Path to Res[4] 
  
 Path Start Point : Res_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[4]/D DLH_X1 Rise  2.0630 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[4]/Q DLH_X1 Rise  2.1220 0.0590 0.0270 0.168605 10       10.1686           1       100      F             | 
|    Res[4]              Rise  2.1220 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3220        | 
-------------------------------------------------------------


 Timing Path to Res[54] 
  
 Path Start Point : Res_reg[54] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[54]/D DLH_X1 Rise  2.0620 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[54]/Q DLH_X1 Rise  2.1210 0.0590 0.0270 0.277077 10       10.2771           1       100      F             | 
|    Res[54]              Rise  2.1210 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3210        | 
-------------------------------------------------------------


 Timing Path to Res[35] 
  
 Path Start Point : Res_reg[35] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[35] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[35]/D DLH_X1 Rise  2.0490 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[35]/Q DLH_X1 Rise  2.1190 0.0700 0.0370 4.51939  10       14.5194           1       100      F             | 
|    Res[35]              Rise  2.1200 0.0010 0.0370          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3200        | 
-------------------------------------------------------------


 Timing Path to Res[7] 
  
 Path Start Point : Res_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[7]/D DLH_X1 Rise  2.0580 0.0000 0.0070          0.914139                                    F             | 
|    Res_reg[7]/Q DLH_X1 Rise  2.1180 0.0600 0.0290 1.08129  10       11.0813           1       100      F             | 
|    Res[7]              Rise  2.1180 0.0000 0.0290          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3180        | 
-------------------------------------------------------------


 Timing Path to Res[9] 
  
 Path Start Point : Res_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[9]/D DLH_X1 Rise  2.0600 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[9]/Q DLH_X1 Rise  2.1180 0.0580 0.0270 0.138329 10       10.1383           1       100      F             | 
|    Res[9]              Rise  2.1180 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3180        | 
-------------------------------------------------------------


 Timing Path to Res[17] 
  
 Path Start Point : Res_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[17]/D DLH_X1 Rise  2.0560 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[17]/Q DLH_X1 Rise  2.1170 0.0610 0.0290 0.877198 10       10.8772           1       100      F             | 
|    Res[17]              Rise  2.1170 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3170        | 
-------------------------------------------------------------


 Timing Path to Res[14] 
  
 Path Start Point : Res_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[14]/D DLH_X1 Rise  2.0580 0.0000 0.0070          0.914139                                    F             | 
|    Res_reg[14]/Q DLH_X1 Rise  2.1170 0.0590 0.0270 0.373722 10       10.3737           1       100      F             | 
|    Res[14]              Rise  2.1170 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3170        | 
-------------------------------------------------------------


 Timing Path to Res[13] 
  
 Path Start Point : Res_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[13]/D DLH_X1 Rise  2.0590 0.0000 0.0070          0.914139                                    F             | 
|    Res_reg[13]/Q DLH_X1 Rise  2.1170 0.0580 0.0270 0.164317 10       10.1643           1       100      F             | 
|    Res[13]              Rise  2.1170 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3170        | 
-------------------------------------------------------------


 Timing Path to Res[3] 
  
 Path Start Point : Res_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[3]/D DLH_X1 Rise  2.0590 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[3]/Q DLH_X1 Rise  2.1170 0.0580 0.0270 0.127346 10       10.1273           1       100      F             | 
|    Res[3]              Rise  2.1170 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3170        | 
-------------------------------------------------------------


 Timing Path to Res[16] 
  
 Path Start Point : Res_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[16]/D DLH_X1 Rise  2.0560 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[16]/Q DLH_X1 Rise  2.1150 0.0590 0.0270 0.32652  10       10.3265           1       100      F             | 
|    Res[16]              Rise  2.1150 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3150        | 
-------------------------------------------------------------


 Timing Path to Res[2] 
  
 Path Start Point : Res_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[2]/D DLH_X1 Rise  2.0540 0.0000 0.0070          0.914139                                    F             | 
|    Res_reg[2]/Q DLH_X1 Rise  2.1140 0.0600 0.0290 0.893776 10       10.8938           1       100      F             | 
|    Res[2]              Rise  2.1140 0.0000 0.0290          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3140        | 
-------------------------------------------------------------


 Timing Path to Res[39] 
  
 Path Start Point : Res_reg[39] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[39] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[39]/D DLH_X1 Rise  2.0470 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[39]/Q DLH_X1 Rise  2.1120 0.0650 0.0330 2.76274  10       12.7627           1       100      F             | 
|    Res[39]              Rise  2.1130 0.0010 0.0330          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1130        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3130        | 
-------------------------------------------------------------


 Timing Path to Res[1] 
  
 Path Start Point : Res_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[1]/D DLH_X1 Rise  2.0550 0.0000 0.0070          0.914139                                    F             | 
|    Res_reg[1]/Q DLH_X1 Rise  2.1130 0.0580 0.0270 0.224065 10       10.2241           1       100      F             | 
|    Res[1]              Rise  2.1130 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1130        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3130        | 
-------------------------------------------------------------


 Timing Path to Res[34] 
  
 Path Start Point : Res_reg[34] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[34] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[34]/D DLH_X1 Fall  2.0280 0.0000 0.0060          0.869621                                    F             | 
|    Res_reg[34]/Q DLH_X1 Fall  2.1110 0.0830 0.0230 4.19893  10       14.1989           1       100      F             | 
|    Res[34]              Fall  2.1120 0.0010 0.0230          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3120        | 
-------------------------------------------------------------


 Timing Path to Res[18] 
  
 Path Start Point : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[18]/D DLH_X1 Rise  2.0530 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[18]/Q DLH_X1 Rise  2.1120 0.0590 0.0270 0.205647 10       10.2056           1       100      F             | 
|    Res[18]              Rise  2.1120 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3120        | 
-------------------------------------------------------------


 Timing Path to Res[58] 
  
 Path Start Point : Res_reg[58] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[58]/D DLH_X1 Fall  2.0320 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[58]/Q DLH_X1 Fall  2.1100 0.0780 0.0200 0.898008 10       10.898            1       100      F             | 
|    Res[58]              Fall  2.1100 0.0000 0.0200          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3100        | 
-------------------------------------------------------------


 Timing Path to Res[19] 
  
 Path Start Point : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[19]/D DLH_X1 Rise  2.0510 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[19]/Q DLH_X1 Rise  2.1100 0.0590 0.0280 0.462841 10       10.4628           1       100      F             | 
|    Res[19]              Rise  2.1100 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3100        | 
-------------------------------------------------------------


 Timing Path to Res[20] 
  
 Path Start Point : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[20]/D DLH_X1 Rise  2.0490 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[20]/Q DLH_X1 Rise  2.1090 0.0600 0.0290 0.929833 10       10.9298           1       100      F             | 
|    Res[20]              Rise  2.1090 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3090        | 
-------------------------------------------------------------


 Timing Path to Res[52] 
  
 Path Start Point : Res_reg[52] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[52] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[52]/D DLH_X1 Fall  2.0310 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[52]/Q DLH_X1 Fall  2.1080 0.0770 0.0190 0.204552 10       10.2046           1       100      F             | 
|    Res[52]              Fall  2.1080 0.0000 0.0190          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3080        | 
-------------------------------------------------------------


 Timing Path to Res[23] 
  
 Path Start Point : Res_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[23]/D DLH_X1 Rise  2.0490 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[23]/Q DLH_X1 Rise  2.1080 0.0590 0.0270 0.229081 10       10.2291           1       100      F             | 
|    Res[23]              Rise  2.1080 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3080        | 
-------------------------------------------------------------


 Timing Path to Res[21] 
  
 Path Start Point : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[21]/D DLH_X1 Rise  2.0490 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[21]/Q DLH_X1 Rise  2.1080 0.0590 0.0270 0.208098 10       10.2081           1       100      F             | 
|    Res[21]              Rise  2.1080 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3080        | 
-------------------------------------------------------------


 Timing Path to Res[38] 
  
 Path Start Point : Res_reg[38] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[38] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[38]/D DLH_X1 Fall  2.0250 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[38]/Q DLH_X1 Fall  2.1060 0.0810 0.0220 2.96326  10       12.9633           1       100      F             | 
|    Res[38]              Fall  2.1070 0.0010 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3070        | 
-------------------------------------------------------------


 Timing Path to Res[57] 
  
 Path Start Point : Res_reg[57] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[57]/D DLH_X1 Fall  2.0300 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[57]/Q DLH_X1 Fall  2.1070 0.0770 0.0200 0.489732 10       10.4897           1       100      F             | 
|    Res[57]              Fall  2.1070 0.0000 0.0200          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3070        | 
-------------------------------------------------------------


 Timing Path to Res[22] 
  
 Path Start Point : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[22]/D DLH_X1 Rise  2.0480 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[22]/Q DLH_X1 Rise  2.1070 0.0590 0.0270 0.328485 10       10.3285           1       100      F             | 
|    Res[22]              Rise  2.1070 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3070        | 
-------------------------------------------------------------


 Timing Path to Res[56] 
  
 Path Start Point : Res_reg[56] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[56]/D DLH_X1 Fall  2.0290 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[56]/Q DLH_X1 Fall  2.1060 0.0770 0.0190 0.233523 10       10.2335           1       100      F             | 
|    Res[56]              Fall  2.1060 0.0000 0.0190          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3060        | 
-------------------------------------------------------------


 Timing Path to Res[24] 
  
 Path Start Point : Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[24]/D DLH_X1 Rise  2.0470 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[24]/Q DLH_X1 Rise  2.1060 0.0590 0.0270 0.199352 10       10.1994           1       100      F             | 
|    Res[24]              Rise  2.1060 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3060        | 
-------------------------------------------------------------


 Timing Path to Res[50] 
  
 Path Start Point : Res_reg[50] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[50] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[50]/D DLH_X1 Fall  2.0280 0.0000 0.0060          0.869621                                    F             | 
|    Res_reg[50]/Q DLH_X1 Fall  2.1050 0.0770 0.0200 0.46314  10       10.4631           1       100      F             | 
|    Res[50]              Fall  2.1050 0.0000 0.0200          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3050        | 
-------------------------------------------------------------


 Timing Path to Res[49] 
  
 Path Start Point : Res_reg[49] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[49] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[49]/D DLH_X1 Fall  2.0280 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[49]/Q DLH_X1 Fall  2.1050 0.0770 0.0190 0.29138  10       10.2914           1       100      F             | 
|    Res[49]              Fall  2.1050 0.0000 0.0190          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3050        | 
-------------------------------------------------------------


 Timing Path to Res[42] 
  
 Path Start Point : Res_reg[42] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[42] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[42]/D DLH_X1 Rise  2.0320 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[42]/Q DLH_X1 Rise  2.1030 0.0710 0.0380 5.10362  10       15.1036           1       100      F             | 
|    Res[42]              Rise  2.1050 0.0020 0.0380          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3050        | 
-------------------------------------------------------------


 Timing Path to Res[25] 
  
 Path Start Point : Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[25]/D DLH_X1 Rise  2.0460 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[25]/Q DLH_X1 Rise  2.1050 0.0590 0.0270 0.29062  10       10.2906           1       100      F             | 
|    Res[25]              Rise  2.1050 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3050        | 
-------------------------------------------------------------


 Timing Path to Res[26] 
  
 Path Start Point : Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[26]/D DLH_X1 Rise  2.0470 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[26]/Q DLH_X1 Rise  2.1050 0.0580 0.0270 0.141232 10       10.1412           1       100      F             | 
|    Res[26]              Rise  2.1050 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3050        | 
-------------------------------------------------------------


 Timing Path to Res[36] 
  
 Path Start Point : Res_reg[36] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[36] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[36]/D DLH_X1 Rise  2.0350 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[36]/Q DLH_X1 Rise  2.1030 0.0680 0.0350 3.84894  10       13.8489           1       100      F             | 
|    Res[36]              Rise  2.1040 0.0010 0.0350          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3040        | 
-------------------------------------------------------------


 Timing Path to Res[37] 
  
 Path Start Point : Res_reg[37] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[37] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[37]/D DLH_X1 Fall  2.0200 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[37]/Q DLH_X1 Fall  2.1010 0.0810 0.0220 2.71749  10       12.7175           1       100      F             | 
|    Res[37]              Fall  2.1020 0.0010 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3020        | 
-------------------------------------------------------------


 Timing Path to Res[33] 
  
 Path Start Point : Res_reg[33] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[33] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[33]/D DLH_X1 Rise  2.0340 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[33]/Q DLH_X1 Rise  2.1010 0.0670 0.0340 3.33492  10       13.3349           1       100      F             | 
|    Res[33]              Rise  2.1020 0.0010 0.0340          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3020        | 
-------------------------------------------------------------


 Timing Path to Res[41] 
  
 Path Start Point : Res_reg[41] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[41] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[41]/D DLH_X1 Rise  2.0390 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[41]/Q DLH_X1 Rise  2.1010 0.0620 0.0300 1.6497   10       11.6497           1       100      F             | 
|    Res[41]              Rise  2.1020 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3020        | 
-------------------------------------------------------------


 Timing Path to Res[59] 
  
 Path Start Point : Res_reg[59] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[59]/D DLH_X1 Fall  2.0230 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[59]/Q DLH_X1 Fall  2.1010 0.0780 0.0200 1.09404  10       11.094            1       100      F             | 
|    Res[59]              Fall  2.1010 0.0000 0.0200          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3010        | 
-------------------------------------------------------------


 Timing Path to Res[43] 
  
 Path Start Point : Res_reg[43] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[43] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[43]/D DLH_X1 Rise  2.0360 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[43]/Q DLH_X1 Rise  2.0990 0.0630 0.0310 1.97923  10       11.9792           1       100      F             | 
|    Res[43]              Rise  2.1000 0.0010 0.0310          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1000        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3000        | 
-------------------------------------------------------------


 Timing Path to Res[30] 
  
 Path Start Point : Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[30]/D DLH_X1 Rise  2.0370 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[30]/Q DLH_X1 Rise  2.0990 0.0620 0.0300 1.32416  10       11.3242           1       100      F             | 
|    Res[30]              Rise  2.1000 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1000        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3000        | 
-------------------------------------------------------------


 Timing Path to Res[27] 
  
 Path Start Point : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[27]/D DLH_X1 Rise  2.0410 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[27]/Q DLH_X1 Rise  2.1000 0.0590 0.0270 0.363762 10       10.3638           1       100      F             | 
|    Res[27]              Rise  2.1000 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.1000        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.3000        | 
-------------------------------------------------------------


 Timing Path to Res[51] 
  
 Path Start Point : Res_reg[51] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[51] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[51]/D DLH_X1 Fall  2.0210 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[51]/Q DLH_X1 Fall  2.0980 0.0770 0.0190 0.218718 10       10.2187           1       100      F             | 
|    Res[51]              Fall  2.0980 0.0000 0.0190          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2980        | 
-------------------------------------------------------------


 Timing Path to Res[40] 
  
 Path Start Point : Res_reg[40] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[40] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[40]/D DLH_X1 Rise  2.0350 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[40]/Q DLH_X1 Rise  2.0980 0.0630 0.0310 2.16273  10       12.1627           1       100      F             | 
|    Res[40]              Rise  2.0980 0.0000 0.0310          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2980        | 
-------------------------------------------------------------


 Timing Path to Res[44] 
  
 Path Start Point : Res_reg[44] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[44] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[44]/D DLH_X1 Rise  2.0380 0.0000 0.0090          0.914139                                    F             | 
|    Res_reg[44]/Q DLH_X1 Rise  2.0980 0.0600 0.0280 0.620798 10       10.6208           1       100      F             | 
|    Res[44]              Rise  2.0980 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2980        | 
-------------------------------------------------------------


 Timing Path to Res[48] 
  
 Path Start Point : Res_reg[48] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[48] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[48]/D DLH_X1 Fall  2.0200 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[48]/Q DLH_X1 Fall  2.0970 0.0770 0.0200 0.417198 10       10.4172           1       100      F             | 
|    Res[48]              Fall  2.0970 0.0000 0.0200          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2970        | 
-------------------------------------------------------------


 Timing Path to Res[47] 
  
 Path Start Point : Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[47] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[47]/D DLH_X1 Rise  2.0370 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[47]/Q DLH_X1 Rise  2.0970 0.0600 0.0280 0.691562 10       10.6916           1       100      F             | 
|    Res[47]              Rise  2.0970 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2970        | 
-------------------------------------------------------------


 Timing Path to Res[31] 
  
 Path Start Point : Res_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[31]/D DLH_X1 Rise  2.0370 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[31]/Q DLH_X1 Rise  2.0970 0.0600 0.0280 0.715894 10       10.7159           1       100      F             | 
|    Res[31]              Rise  2.0970 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2970        | 
-------------------------------------------------------------


 Timing Path to Res[46] 
  
 Path Start Point : Res_reg[46] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[46] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[46]/D DLH_X1 Rise  2.0360 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[46]/Q DLH_X1 Rise  2.0960 0.0600 0.0280 0.604258 10       10.6043           1       100      F             | 
|    Res[46]              Rise  2.0960 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2960        | 
-------------------------------------------------------------


 Timing Path to Res[45] 
  
 Path Start Point : Res_reg[45] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[45] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[45]/D DLH_X1 Rise  2.0360 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[45]/Q DLH_X1 Rise  2.0960 0.0600 0.0280 0.596587 10       10.5966           1       100      F             | 
|    Res[45]              Rise  2.0960 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2960        | 
-------------------------------------------------------------


 Timing Path to Res[60] 
  
 Path Start Point : Res_reg[60] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[60]/D DLH_X1 Rise  2.0370 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[60]/Q DLH_X1 Rise  2.0960 0.0590 0.0280 0.553621 10       10.5536           1       100      F             | 
|    Res[60]              Rise  2.0960 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2960        | 
-------------------------------------------------------------


 Timing Path to Res[55] 
  
 Path Start Point : Res_reg[55] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[55] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[55]/D DLH_X1 Fall  2.0180 0.0000 0.0070          0.869621                                    F             | 
|    Res_reg[55]/Q DLH_X1 Fall  2.0950 0.0770 0.0200 0.575517 10       10.5755           1       100      F             | 
|    Res[55]              Fall  2.0950 0.0000 0.0200          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2950        | 
-------------------------------------------------------------


 Timing Path to Res[62] 
  
 Path Start Point : Res_reg[62] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[62]/D DLH_X1 Rise  2.0350 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[62]/Q DLH_X1 Rise  2.0950 0.0600 0.0280 0.73363  10       10.7336           1       100      F             | 
|    Res[62]              Rise  2.0950 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2950        | 
-------------------------------------------------------------


 Timing Path to Res[32] 
  
 Path Start Point : Res_reg[32] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[32] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[32]/D DLH_X1 Rise  2.0340 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[32]/Q DLH_X1 Rise  2.0940 0.0600 0.0290 0.948873 10       10.9489           1       100      F             | 
|    Res[32]              Rise  2.0940 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2940        | 
-------------------------------------------------------------


 Timing Path to Res[28] 
  
 Path Start Point : Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[28]/D DLH_X1 Rise  2.0310 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[28]/Q DLH_X1 Rise  2.0930 0.0620 0.0300 1.6217   10       11.6217           1       100      F             | 
|    Res[28]              Rise  2.0930 0.0000 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2930        | 
-------------------------------------------------------------


 Timing Path to Res[29] 
  
 Path Start Point : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    Res_reg[29]/D DLH_X1 Rise  2.0260 0.0000 0.0080          0.914139                                    F             | 
|    Res_reg[29]/Q DLH_X1 Rise  2.0860 0.0600 0.0290 0.967888 10       10.9679           1       100      F             | 
|    Res[29]              Rise  2.0860 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.14484 18.0942           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -2.0860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    | -0.2860        | 
-------------------------------------------------------------


 Timing Path to Res_reg[61]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[61] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1614/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1614/ZN       NAND2_X1  Rise  1.0230 0.0320 0.0170             0.711469 3.19424  3.90571           2       100                    | 
|    i_0_4/i_1610/A2       NAND4_X1  Rise  1.0230 0.0000 0.0170                      1.59521                                                   | 
|    i_0_4/i_1610/ZN       NAND4_X1  Fall  1.0710 0.0480 0.0310             1.36672  4.98567  6.3524            3       100                    | 
|    i_0_4/i_1592/B        OAI211_X1 Fall  1.0710 0.0000 0.0310                      1.49832                                                   | 
|    i_0_4/i_1592/ZN       OAI211_X1 Rise  1.1160 0.0450 0.0390             0.818486 4.93243  5.75091           3       100                    | 
|    i_0_4/i_1553/A2       NAND2_X1  Rise  1.1160 0.0000 0.0390                      1.6642                                                    | 
|    i_0_4/i_1553/ZN       NAND2_X1  Fall  1.1390 0.0230 0.0120             0.199981 3.0531   3.25308           1       100                    | 
|    i_0_4/i_1552/A1       NAND2_X2  Fall  1.1390 0.0000 0.0120                      2.92718                                                   | 
|    i_0_4/i_1552/ZN       NAND2_X2  Rise  1.1630 0.0240 0.0160             1.13775  8.38394  9.5217            4       100                    | 
|    i_0_4/i_1310/B1       AOI21_X1  Rise  1.1630 0.0000 0.0160                      1.647                                                     | 
|    i_0_4/i_1310/ZN       AOI21_X1  Fall  1.1910 0.0280 0.0190             0.554269 6.46299  7.01726           3       100                    | 
|    i_0_4/i_1309/A        AOI21_X2  Fall  1.1910 0.0000 0.0190                      2.93833                                                   | 
|    i_0_4/i_1309/ZN       AOI21_X2  Rise  1.2430 0.0520 0.0290             0.404514 6.40188  6.80639           1       100                    | 
|    i_0_4/i_1308/B1       AOI21_X4  Rise  1.2430 0.0000 0.0290                      6.40188                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Fall  1.2630 0.0200 0.0120             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_37/B1         OAI21_X1  Fall  1.2630 0.0000 0.0120                      1.45983                                                   | 
|    i_0_4/i_37/ZN         OAI21_X1  Rise  1.2960 0.0330 0.0230             0.193287 2.41145  2.60474           1       100                    | 
|    i_0_4/i_35/B          XOR2_X1   Rise  1.2960 0.0000 0.0230                      2.36355                                                   | 
|    i_0_4/i_35/Z          XOR2_X1   Rise  1.3460 0.0500 0.0230             0.288089 1.70023  1.98832           1       100                    | 
|    i_0_4/i_34/A          INV_X1    Rise  1.3460 0.0000 0.0230                      1.70023                                                   | 
|    i_0_4/i_34/ZN         INV_X1    Fall  1.3750 0.0290 0.0180             1.55769  12.5993  14.157            5       100                    | 
|    i_0_4/Res_imm[14]               Fall  1.3750 0.0000                                                                                       | 
|    i_0_5/Res_imm[14]               Fall  1.3750 0.0000                                                                                       | 
|    i_0_5/i_188/A1        OR3_X1    Fall  1.3750 0.0000 0.0180                      0.775543                                                  | 
|    i_0_5/i_188/ZN        OR3_X1    Fall  1.4440 0.0690 0.0130             0.135585 1.70023  1.83582           1       100                    | 
|    i_0_5/i_193/A         INV_X1    Fall  1.4440 0.0000 0.0130                      1.54936                                                   | 
|    i_0_5/i_193/ZN        INV_X1    Rise  1.4740 0.0300 0.0210             1.76734  6.26435  8.03169           3       100                    | 
|    i_0_5/i_197/A1        NAND3_X2  Rise  1.4740 0.0000 0.0210                      2.9778                                                    | 
|    i_0_5/i_197/ZN        NAND3_X2  Fall  1.5090 0.0350 0.0260             5.92744  6.72401  12.6514           3       100                    | 
|    i_0_5/i_196/A2        NOR2_X2   Fall  1.5130 0.0040 0.0260    0.0020            3.17833                                                   | 
|    i_0_5/i_196/ZN        NOR2_X2   Rise  1.5670 0.0540 0.0330             1.56479  9.12158  10.6864           3       100                    | 
|    i_0_5/i_206/A2        NAND4_X4  Rise  1.5680 0.0010 0.0330    0.0010            5.795                                                     | 
|    i_0_5/i_206/ZN        NAND4_X4  Fall  1.6090 0.0410 0.0220             1.19095  11.0886  12.2796           4       100                    | 
|    i_0_5/i_216/A4        NOR4_X4   Fall  1.6090 0.0000 0.0220                      5.80025                                                   | 
|    i_0_5/i_216/ZN        NOR4_X4   Rise  1.6880 0.0790 0.0360             0.585761 3.32658  3.91234           2       100                    | 
|    i_0_5/i_43/A          INV_X1    Rise  1.6880 0.0000 0.0360                      1.70023                                                   | 
|    i_0_5/i_43/ZN         INV_X1    Fall  1.7140 0.0260 0.0170             2.35754  6.84599  9.20352           3       100                    | 
|    i_0_5/sgo__c102/A2    OR2_X4    Fall  1.7140 0.0000 0.0170                      3.22572                                                   | 
|    i_0_5/sgo__c102/ZN    OR2_X4    Fall  1.7820 0.0680 0.0190             0.216595 49.1915  49.4081           1       100                    | 
|    i_0_5/sgo__c104/A     INV_X32   Fall  1.7820 0.0000 0.0190                      44.9202                                                   | 
|    i_0_5/sgo__c104/ZN    INV_X32   Rise  1.7960 0.0140 0.0080             10.4578  19.3396  29.7974           8       100                    | 
|    i_0_5/i_156/A3        NAND3_X1  Rise  1.8010 0.0050 0.0090                      1.65038                                                   | 
|    i_0_5/i_156/ZN        NAND3_X1  Fall  1.8220 0.0210 0.0110             0.159186 1.70023  1.85942           1       100                    | 
|    i_0_5/i_155/A         INV_X1    Fall  1.8220 0.0000 0.0110                      1.54936                                                   | 
|    i_0_5/i_155/ZN        INV_X1    Rise  1.8410 0.0190 0.0120             0.284185 3.5589   3.84308           1       100                    | 
|    i_0_5/i_154/A3        NAND3_X2  Rise  1.8410 0.0000 0.0120                      3.5589                                                    | 
|    i_0_5/i_154/ZN        NAND3_X2  Fall  1.8760 0.0350 0.0230             3.84562  8.15098  11.9966           4       100                    | 
|    i_0_5/i_46/A          INV_X2    Fall  1.8760 0.0000 0.0230                      2.94332                                                   | 
|    i_0_5/i_46/ZN         INV_X2    Rise  1.9050 0.0290 0.0170             2.98193  7.85985  10.8418           5       100                    | 
|    i_0_5/i_95/A1         NAND4_X1  Rise  1.9050 0.0000 0.0170                      1.52136                                                   | 
|    i_0_5/i_95/ZN         NAND4_X1  Fall  1.9320 0.0270 0.0250             0.265383 1.70023  1.96561           1       100                    | 
|    i_0_5/i_94/A          INV_X1    Fall  1.9320 0.0000 0.0250                      1.54936                                                   | 
|    i_0_5/i_94/ZN         INV_X1    Rise  1.9630 0.0310 0.0180             0.836704 4.9129   5.7496            3       100                    | 
|    i_0_5/i_44/A1         NAND2_X1  Rise  1.9630 0.0000 0.0180                      1.59903                                                   | 
|    i_0_5/i_44/ZN         NAND2_X1  Fall  1.9780 0.0150 0.0090             0.152803 1.62303  1.77583           1       100                    | 
|    i_0_5/i_62/B2         AOI22_X1  Fall  1.9780 0.0000 0.0090                      1.52031                                                   | 
|    i_0_5/i_62/ZN         AOI22_X1  Rise  2.0280 0.0500 0.0280             0.853459 1.68751  2.54097           1       100                    | 
|    i_0_5/p_0[61]                   Rise  2.0280 0.0000                                                                                       | 
|    i_0_1_122/A1          AOI22_X1  Rise  2.0280 0.0000 0.0280                      1.68751                                                   | 
|    i_0_1_122/ZN          AOI22_X1  Fall  2.0480 0.0200 0.0200             0.481894 1.70023  2.18212           1       100                    | 
|    i_0_1_121/A           INV_X1    Fall  2.0480 0.0000 0.0200                      1.54936                                                   | 
|    i_0_1_121/ZN          INV_X1    Rise  2.0630 0.0150 0.0080             0.263556 0.914139 1.1777            1       100                    | 
|    Res_reg[61]/D         DLH_X1    Rise  2.0630 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[61]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[61]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9290 2.0630 | 
| data required time                       |  2.0630        | 
|                                          |                | 
| data required time                       |  2.0630        | 
| data arrival time                        | -2.0630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9290 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9290 | 
--------------------------------------------


 Timing Path to Res_reg[12]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_24/B1           AOI22_X1  Rise  2.0130 0.0390 0.0540    0.0020            1.58401                                                   | 
|    i_0_1_24/ZN           AOI22_X1  Fall  2.0450 0.0320 0.0220             0.370628 1.70023  2.07086           1       100                    | 
|    i_0_1_23/A            INV_X1    Fall  2.0450 0.0000 0.0220                      1.54936                                                   | 
|    i_0_1_23/ZN           INV_X1    Rise  2.0620 0.0170 0.0090             0.51097  0.914139 1.42511           1       100                    | 
|    Res_reg[12]/D         DLH_X1    Rise  2.0620 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[12]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[12]/G DLH_X1   Rise  1.1370 0.0080 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1370 1.1370 | 
| time borrowed from endpoint              |  0.9250 2.0620 | 
| data required time                       |  2.0620        | 
|                                          |                | 
| data required time                       |  2.0620        | 
| data arrival time                        | -2.0620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9250 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9250 | 
--------------------------------------------


 Timing Path to Res_reg[53]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[53] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                        1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818   6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                        5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076    77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                         | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                        2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128   9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                        6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059    9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                        1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239   1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                        1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735    0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                         | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                        0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911   1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                        1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961   11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                        11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563    72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                         | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                        1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256    22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                        1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306   4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                        1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496   1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                        1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453   4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                        1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038    4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040              1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215   1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                        1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023    3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010              1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441   3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                        1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662    3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                        1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759   4.94962  5.59838           3       100                    | 
|    i_0_4/i_1614/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                        1.50228                                                   | 
|    i_0_4/i_1614/ZN       NAND2_X1  Rise  1.0230 0.0320 0.0170             0.711469   3.19424  3.90571           2       100                    | 
|    i_0_4/i_1610/A2       NAND4_X1  Rise  1.0230 0.0000 0.0170                        1.59521                                                   | 
|    i_0_4/i_1610/ZN       NAND4_X1  Fall  1.0710 0.0480 0.0310             1.36672    4.98567  6.3524            3       100                    | 
|    i_0_4/i_1592/B        OAI211_X1 Fall  1.0710 0.0000 0.0310                        1.49832                                                   | 
|    i_0_4/i_1592/ZN       OAI211_X1 Rise  1.1160 0.0450 0.0390             0.818486   4.93243  5.75091           3       100                    | 
|    i_0_4/i_1553/A2       NAND2_X1  Rise  1.1160 0.0000 0.0390                        1.6642                                                    | 
|    i_0_4/i_1553/ZN       NAND2_X1  Fall  1.1390 0.0230 0.0120             0.199981   3.0531   3.25308           1       100                    | 
|    i_0_4/i_1552/A1       NAND2_X2  Fall  1.1390 0.0000 0.0120                        2.92718                                                   | 
|    i_0_4/i_1552/ZN       NAND2_X2  Rise  1.1630 0.0240 0.0160             1.13775    8.38394  9.5217            4       100                    | 
|    i_0_4/i_1310/B1       AOI21_X1  Rise  1.1630 0.0000 0.0160                        1.647                                                     | 
|    i_0_4/i_1310/ZN       AOI21_X1  Fall  1.1910 0.0280 0.0190             0.554269   6.46299  7.01726           3       100                    | 
|    i_0_4/i_1309/A        AOI21_X2  Fall  1.1910 0.0000 0.0190                        2.93833                                                   | 
|    i_0_4/i_1309/ZN       AOI21_X2  Rise  1.2430 0.0520 0.0290             0.404514   6.40188  6.80639           1       100                    | 
|    i_0_4/i_1308/B1       AOI21_X4  Rise  1.2430 0.0000 0.0290                        6.40188                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Fall  1.2630 0.0200 0.0120             2.31077    6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Fall  1.2630 0.0000 0.0120                        2.69958                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Rise  1.3000 0.0370 0.0260             0.897568   4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Rise  1.3000 0.0000 0.0260                        3.0531                                                    | 
|    i_0_4/i_1299/ZN       NAND2_X2  Fall  1.3230 0.0230 0.0140             0.876218   7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Fall  1.3230 0.0000 0.0140                        5.61309                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Rise  1.3580 0.0350 0.0280             4.96944    6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Rise  1.3600 0.0020 0.0280    0.0010              2.9778                                                    | 
|    i_0_4/i_1202/ZN       NAND3_X2  Fall  1.3910 0.0310 0.0190             3.15818    4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Fall  1.3920 0.0010 0.0190    0.0010              1.56203                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Rise  1.4240 0.0320 0.0230             0.936416   5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Rise  1.4240 0.0000 0.0230                        1.59029                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Fall  1.4470 0.0230 0.0130             0.551787   1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Fall  1.4470 0.0000 0.0130                        1.56203                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Rise  1.4780 0.0310 0.0250             1.83711    5.47004  7.30715           3       100                    | 
|    i_0_4/i_122/A1        NAND3_X1  Rise  1.4780 0.0000 0.0250                        1.59029                                                   | 
|    i_0_4/i_122/ZN        NAND3_X1  Fall  1.5060 0.0280 0.0170             0.341666   3.0531   3.39477           1       100                    | 
|    i_0_4/i_121/A1        NAND2_X2  Fall  1.5060 0.0000 0.0170                        2.92718                                                   | 
|    i_0_4/i_121/ZN        NAND2_X2  Rise  1.5290 0.0230 0.0140             3.00856    3.88927  6.89783           2       100                    | 
|    i_0_4/i_120/A1        AND2_X2   Rise  1.5290 0.0000 0.0140                        1.65652                                                   | 
|    i_0_4/i_120/ZN        AND2_X2   Rise  1.5610 0.0320 0.0100             0.709638   3.37652  4.08616           2       100                    | 
|    i_0_4/i_119/B1        OAI21_X1  Rise  1.5610 0.0000 0.0100                        1.66205                                                   | 
|    i_0_4/i_119/ZN        OAI21_X1  Fall  1.5750 0.0140 0.0100             0.222283   1.59903  1.82131           1       100                    | 
|    i_0_4/i_118/A1        NAND2_X1  Fall  1.5750 0.0000 0.0100                        1.5292                                                    | 
|    i_0_4/i_118/ZN        NAND2_X1  Rise  1.6050 0.0300 0.0230             0.540837   7.10458  7.64541           2       100                    | 
|    i_0_4/i_117/B1        OAI21_X2  Rise  1.6050 0.0000 0.0230                        3.10079                                                   | 
|    i_0_4/i_117/ZN        OAI21_X2  Fall  1.6240 0.0190 0.0110             0.297262   4.50094  4.7982            1       100                    | 
|    i_0_4/i_116/B         XOR2_X2   Fall  1.6240 0.0000 0.0110                        4.50094                                                   | 
|    i_0_4/i_116/Z         XOR2_X2   Fall  1.6950 0.0710 0.0220             6.56417    12.8205  19.3846           6       100                    | 
|    i_0_4/Res_imm[32]               Fall  1.6950 0.0000                                                                                         | 
|    i_0_5/Res_imm[32]               Fall  1.6950 0.0000                                                                                         | 
|    i_0_5/i_245/A2        OR2_X1    Fall  1.6960 0.0010 0.0220                        0.895446                                                  | 
|    i_0_5/i_245/ZN        OR2_X1    Fall  1.7550 0.0590 0.0110             0.305421   3.35157  3.657             2       100                    | 
|    i_0_5/i_244/A2        NOR2_X1   Fall  1.7550 0.0000 0.0110                        1.56385                                                   | 
|    i_0_5/i_244/ZN        NOR2_X1   Rise  1.7960 0.0410 0.0280             0.534397   3.52974  4.06414           3       100                    | 
|    i_0_5/i_243/A3        AND3_X1   Rise  1.7960 0.0000 0.0280                        0.964824                                                  | 
|    i_0_5/i_243/ZN        AND3_X1   Rise  1.8510 0.0550 0.0160             1.28381    2.9778   4.26161           1       100                    | 
|    i_0_5/sgo__sro_c37/A1 NAND3_X2  Rise  1.8510 0.0000 0.0160                        2.9778                                                    | 
|    i_0_5/sgo__sro_c37/ZN NAND3_X2  Fall  1.8720 0.0210 0.0140             0.270646   3.25089  3.52154           1       100                    | 
|    i_0_5/sgo__sro_c38/A  INV_X2    Fall  1.8720 0.0000 0.0140                        2.94332                                                   | 
|    i_0_5/sgo__sro_c38/ZN INV_X2    Rise  1.8880 0.0160 0.0090             0.236457   3.45099  3.68745           1       100                    | 
|    i_0_5/sgo__sro_c39/A2 NAND2_X2  Rise  1.8880 0.0000 0.0090                        3.45099                                                   | 
|    i_0_5/sgo__sro_c39/ZN NAND2_X2  Fall  1.9080 0.0200 0.0140             1.41393    7.93528  9.34921           2       100                    | 
|    i_0_5/i_91/A          INV_X4    Fall  1.9080 0.0000 0.0140                        5.70005                                                   | 
|    i_0_5/i_91/ZN         INV_X4    Rise  1.9310 0.0230 0.0140             2.50869    16.9531  19.4618           9       100                    | 
|    i_0_5/i_59/A1         NAND3_X1  Rise  1.9310 0.0000 0.0140                        1.59029                                                   | 
|    i_0_5/i_59/ZN         NAND3_X1  Fall  1.9560 0.0250 0.0200             0.281626   3.36443  3.64606           2       100                    | 
|    i_0_5/sgo__sro_c62/A2 NAND2_X1  Fall  1.9560 0.0000 0.0200                        1.50228                                                   | 
|    i_0_5/sgo__sro_c62/ZN NAND2_X1  Rise  1.9790 0.0230 0.0150             0.238276   1.70023  1.93851           1       100                    | 
|    i_0_5/sgo__sro_c63/A  INV_X1    Rise  1.9790 0.0000 0.0150                        1.70023                                                   | 
|    i_0_5/sgo__sro_c63/ZN INV_X1    Fall  1.9880 0.0090 0.0050             0.00720739 1.62635  1.63356           1       100                    | 
|    i_0_5/sgo__sro_c64/A  AOI21_X1  Fall  1.9880 0.0000 0.0050                        1.53534                                                   | 
|    i_0_5/sgo__sro_c64/ZN AOI21_X1  Rise  2.0270 0.0390 0.0240             0.354836   1.68751  2.04235           1       100                    | 
|    i_0_5/p_0[53]                   Rise  2.0270 0.0000                                                                                         | 
|    i_0_1_106/A1          AOI22_X1  Rise  2.0270 0.0000 0.0240                        1.68751                                                   | 
|    i_0_1_106/ZN          AOI22_X1  Fall  2.0450 0.0180 0.0240             0.158368   1.70023  1.8586            1       100                    | 
|    i_0_1_105/A           INV_X1    Fall  2.0450 0.0000 0.0240                        1.54936                                                   | 
|    i_0_1_105/ZN          INV_X1    Rise  2.0610 0.0160 0.0090             0.213152   0.914139 1.12729           1       100                    | 
|    Res_reg[53]/D         DLH_X1    Rise  2.0610 0.0000 0.0090                        0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[53]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[53]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9270 2.0610 | 
| data required time                       |  2.0610        | 
|                                          |                | 
| data required time                       |  2.0610        | 
| data arrival time                        | -2.0610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9270 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9270 | 
--------------------------------------------


 Timing Path to Res_reg[5]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_10/B1           AOI22_X2  Rise  2.0150 0.0410 0.0550    0.0020            2.98758                                                   | 
|    i_0_1_10/ZN           AOI22_X2  Fall  2.0440 0.0290 0.0220             0.400033 1.70023  2.10026           1       100                    | 
|    i_0_1_9/A             INV_X1    Fall  2.0440 0.0000 0.0220                      1.54936                                                   | 
|    i_0_1_9/ZN            INV_X1    Rise  2.0610 0.0170 0.0090             0.632182 0.914139 1.54632           1       100                    | 
|    Res_reg[5]/D          DLH_X1    Rise  2.0610 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[5]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[5]/G DLH_X1   Rise  1.1370 0.0080 0.0790          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1370 1.1370 | 
| time borrowed from endpoint              |  0.9240 2.0610 | 
| data required time                       |  2.0610        | 
|                                          |                | 
| data required time                       |  2.0610        | 
| data arrival time                        | -2.0610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9240 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9240 | 
--------------------------------------------


 Timing Path to Res_reg[6]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_12/B1           AOI22_X2  Rise  2.0150 0.0410 0.0550    0.0020            2.98758                                                   | 
|    i_0_1_12/ZN           AOI22_X2  Fall  2.0450 0.0300 0.0210             0.699787 1.70023  2.40002           1       100                    | 
|    i_0_1_11/A            INV_X1    Fall  2.0450 0.0000 0.0210                      1.54936                                                   | 
|    i_0_1_11/ZN           INV_X1    Rise  2.0610 0.0160 0.0090             0.362831 0.914139 1.27697           1       100                    | 
|    Res_reg[6]/D          DLH_X1    Rise  2.0610 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[6]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[6]/G DLH_X1   Rise  1.1370 0.0080 0.0790          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1370 1.1370 | 
| time borrowed from endpoint              |  0.9240 2.0610 | 
| data required time                       |  2.0610        | 
|                                          |                | 
| data required time                       |  2.0610        | 
| data arrival time                        | -2.0610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9240 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9240 | 
--------------------------------------------


 Timing Path to Res_reg[4]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_8/B1            AOI22_X2  Rise  2.0150 0.0410 0.0550    0.0020            2.98758                                                   | 
|    i_0_1_8/ZN            AOI22_X2  Fall  2.0440 0.0290 0.0220             0.186776 1.70023  1.88701           1       100                    | 
|    i_0_1_7/A             INV_X1    Fall  2.0440 0.0000 0.0220                      1.54936                                                   | 
|    i_0_1_7/ZN            INV_X1    Rise  2.0600 0.0160 0.0090             0.399221 0.914139 1.31336           1       100                    | 
|    Res_reg[4]/D          DLH_X1    Rise  2.0600 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[4]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[4]/G DLH_X1   Rise  1.1370 0.0080 0.0790          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1370 1.1370 | 
| time borrowed from endpoint              |  0.9230 2.0600 | 
| data required time                       |  2.0600        | 
|                                          |                | 
| data required time                       |  2.0600        | 
| data arrival time                        | -2.0600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9230 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9230 | 
--------------------------------------------


 Timing Path to Res_reg[8]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_16/B1           AOI22_X2  Rise  2.0150 0.0410 0.0550    0.0020            2.98758                                                   | 
|    i_0_1_16/ZN           AOI22_X2  Fall  2.0440 0.0290 0.0210             0.302616 1.70023  2.00285           1       100                    | 
|    i_0_1_15/A            INV_X1    Fall  2.0440 0.0000 0.0210                      1.54936                                                   | 
|    i_0_1_15/ZN           INV_X1    Rise  2.0600 0.0160 0.0090             0.303622 0.914139 1.21776           1       100                    | 
|    Res_reg[8]/D          DLH_X1    Rise  2.0600 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[8]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[8]/G DLH_X1   Rise  1.1370 0.0080 0.0790          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1370 1.1370 | 
| time borrowed from endpoint              |  0.9230 2.0600 | 
| data required time                       |  2.0600        | 
|                                          |                | 
| data required time                       |  2.0600        | 
| data arrival time                        | -2.0600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9230 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9230 | 
--------------------------------------------


 Timing Path to Res_reg[54]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[54] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1614/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1614/ZN       NAND2_X1  Rise  1.0230 0.0320 0.0170             0.711469 3.19424  3.90571           2       100                    | 
|    i_0_4/i_1610/A2       NAND4_X1  Rise  1.0230 0.0000 0.0170                      1.59521                                                   | 
|    i_0_4/i_1610/ZN       NAND4_X1  Fall  1.0710 0.0480 0.0310             1.36672  4.98567  6.3524            3       100                    | 
|    i_0_4/i_1592/B        OAI211_X1 Fall  1.0710 0.0000 0.0310                      1.49832                                                   | 
|    i_0_4/i_1592/ZN       OAI211_X1 Rise  1.1160 0.0450 0.0390             0.818486 4.93243  5.75091           3       100                    | 
|    i_0_4/i_1553/A2       NAND2_X1  Rise  1.1160 0.0000 0.0390                      1.6642                                                    | 
|    i_0_4/i_1553/ZN       NAND2_X1  Fall  1.1390 0.0230 0.0120             0.199981 3.0531   3.25308           1       100                    | 
|    i_0_4/i_1552/A1       NAND2_X2  Fall  1.1390 0.0000 0.0120                      2.92718                                                   | 
|    i_0_4/i_1552/ZN       NAND2_X2  Rise  1.1630 0.0240 0.0160             1.13775  8.38394  9.5217            4       100                    | 
|    i_0_4/i_1310/B1       AOI21_X1  Rise  1.1630 0.0000 0.0160                      1.647                                                     | 
|    i_0_4/i_1310/ZN       AOI21_X1  Fall  1.1910 0.0280 0.0190             0.554269 6.46299  7.01726           3       100                    | 
|    i_0_4/i_1309/A        AOI21_X2  Fall  1.1910 0.0000 0.0190                      2.93833                                                   | 
|    i_0_4/i_1309/ZN       AOI21_X2  Rise  1.2430 0.0520 0.0290             0.404514 6.40188  6.80639           1       100                    | 
|    i_0_4/i_1308/B1       AOI21_X4  Rise  1.2430 0.0000 0.0290                      6.40188                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Fall  1.2630 0.0200 0.0120             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Fall  1.2630 0.0000 0.0120                      2.69958                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Rise  1.3000 0.0370 0.0260             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Rise  1.3000 0.0000 0.0260                      3.0531                                                    | 
|    i_0_4/i_1299/ZN       NAND2_X2  Fall  1.3230 0.0230 0.0140             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Fall  1.3230 0.0000 0.0140                      5.61309                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Rise  1.3580 0.0350 0.0280             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Rise  1.3600 0.0020 0.0280    0.0010            2.9778                                                    | 
|    i_0_4/i_1202/ZN       NAND3_X2  Fall  1.3910 0.0310 0.0190             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Fall  1.3920 0.0010 0.0190    0.0010            1.56203                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Rise  1.4240 0.0320 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Rise  1.4240 0.0000 0.0230                      1.59029                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Fall  1.4470 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Fall  1.4470 0.0000 0.0130                      1.56203                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Rise  1.4780 0.0310 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_122/A1        NAND3_X1  Rise  1.4780 0.0000 0.0250                      1.59029                                                   | 
|    i_0_4/i_122/ZN        NAND3_X1  Fall  1.5060 0.0280 0.0170             0.341666 3.0531   3.39477           1       100                    | 
|    i_0_4/i_121/A1        NAND2_X2  Fall  1.5060 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_121/ZN        NAND2_X2  Rise  1.5290 0.0230 0.0140             3.00856  3.88927  6.89783           2       100                    | 
|    i_0_4/i_120/A1        AND2_X2   Rise  1.5290 0.0000 0.0140                      1.65652                                                   | 
|    i_0_4/i_120/ZN        AND2_X2   Rise  1.5610 0.0320 0.0100             0.709638 3.37652  4.08616           2       100                    | 
|    i_0_4/i_119/B1        OAI21_X1  Rise  1.5610 0.0000 0.0100                      1.66205                                                   | 
|    i_0_4/i_119/ZN        OAI21_X1  Fall  1.5750 0.0140 0.0100             0.222283 1.59903  1.82131           1       100                    | 
|    i_0_4/i_118/A1        NAND2_X1  Fall  1.5750 0.0000 0.0100                      1.5292                                                    | 
|    i_0_4/i_118/ZN        NAND2_X1  Rise  1.6050 0.0300 0.0230             0.540837 7.10458  7.64541           2       100                    | 
|    i_0_4/i_117/B1        OAI21_X2  Rise  1.6050 0.0000 0.0230                      3.10079                                                   | 
|    i_0_4/i_117/ZN        OAI21_X2  Fall  1.6240 0.0190 0.0110             0.297262 4.50094  4.7982            1       100                    | 
|    i_0_4/i_116/B         XOR2_X2   Fall  1.6240 0.0000 0.0110                      4.50094                                                   | 
|    i_0_4/i_116/Z         XOR2_X2   Fall  1.6950 0.0710 0.0220             6.56417  12.8205  19.3846           6       100                    | 
|    i_0_4/Res_imm[32]               Fall  1.6950 0.0000                                                                                       | 
|    i_0_5/Res_imm[32]               Fall  1.6950 0.0000                                                                                       | 
|    i_0_5/i_245/A2        OR2_X1    Fall  1.6960 0.0010 0.0220                      0.895446                                                  | 
|    i_0_5/i_245/ZN        OR2_X1    Fall  1.7550 0.0590 0.0110             0.305421 3.35157  3.657             2       100                    | 
|    i_0_5/i_244/A2        NOR2_X1   Fall  1.7550 0.0000 0.0110                      1.56385                                                   | 
|    i_0_5/i_244/ZN        NOR2_X1   Rise  1.7960 0.0410 0.0280             0.534397 3.52974  4.06414           3       100                    | 
|    i_0_5/i_266/A2        AND2_X1   Rise  1.7960 0.0000 0.0280                      0.97463                                                   | 
|    i_0_5/i_266/ZN        AND2_X1   Rise  1.8340 0.0380 0.0100             0.585812 1.55093  2.13674           1       100                    | 
|    i_0_5/sgo__c80/A1     AND4_X2   Rise  1.8340 0.0000 0.0100                      1.54794                                                   | 
|    i_0_5/sgo__c80/ZN     AND4_X2   Rise  1.8950 0.0610 0.0210             2.18201  9.27769  11.4597           6       100                    | 
|    i_0_5/i_77/A1         NAND3_X1  Rise  1.8950 0.0000 0.0210                      1.59029                                                   | 
|    i_0_5/i_77/ZN         NAND3_X1  Fall  1.9310 0.0360 0.0280             1.49137  4.92774  6.41912           2       100                    | 
|    i_0_5/i_61/A          INV_X2    Fall  1.9310 0.0000 0.0280                      2.94332                                                   | 
|    i_0_5/i_61/ZN         INV_X2    Rise  1.9610 0.0300 0.0170             1.86023  8.14391  10.0041           5       100                    | 
|    i_0_5/i_70/A1         NAND2_X1  Rise  1.9610 0.0000 0.0170                      1.59903                                                   | 
|    i_0_5/i_70/ZN         NAND2_X1  Fall  1.9770 0.0160 0.0090             0.286552 1.62303  1.90958           1       100                    | 
|    i_0_5/i_69/B2         AOI22_X1  Fall  1.9770 0.0000 0.0090                      1.52031                                                   | 
|    i_0_5/i_69/ZN         AOI22_X1  Rise  2.0250 0.0480 0.0270             0.493877 1.68751  2.18139           1       100                    | 
|    i_0_5/p_0[54]                   Rise  2.0250 0.0000                                                                                       | 
|    i_0_1_108/A1          AOI22_X1  Rise  2.0250 0.0000 0.0270                      1.68751                                                   | 
|    i_0_1_108/ZN          AOI22_X1  Fall  2.0440 0.0190 0.0200             0.204554 1.70023  1.90478           1       100                    | 
|    i_0_1_107/A           INV_X1    Fall  2.0440 0.0000 0.0200                      1.54936                                                   | 
|    i_0_1_107/ZN          INV_X1    Rise  2.0590 0.0150 0.0080             0.274455 0.914139 1.18859           1       100                    | 
|    Res_reg[54]/D         DLH_X1    Rise  2.0590 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[54]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[54]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9250 2.0590 | 
| data required time                       |  2.0590        | 
|                                          |                | 
| data required time                       |  2.0590        | 
| data arrival time                        | -2.0590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9250 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9250 | 
--------------------------------------------


 Timing Path to Res_reg[10]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_20/B1           AOI22_X2  Rise  2.0130 0.0390 0.0540    0.0020            2.98758                                                   | 
|    i_0_1_20/ZN           AOI22_X2  Fall  2.0420 0.0290 0.0210             0.534207 1.70023  2.23444           1       100                    | 
|    i_0_1_19/A            INV_X1    Fall  2.0420 0.0000 0.0210                      1.54936                                                   | 
|    i_0_1_19/ZN           INV_X1    Rise  2.0590 0.0170 0.0090             0.511907 0.914139 1.42605           1       100                    | 
|    Res_reg[10]/D         DLH_X1    Rise  2.0590 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[10]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[10]/G DLH_X1   Rise  1.1370 0.0080 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1370 1.1370 | 
| time borrowed from endpoint              |  0.9220 2.0590 | 
| data required time                       |  2.0590        | 
|                                          |                | 
| data required time                       |  2.0590        | 
| data arrival time                        | -2.0590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9220 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9220 | 
--------------------------------------------


 Timing Path to Res_reg[11]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_22/B1           AOI22_X2  Rise  2.0130 0.0390 0.0540    0.0020            2.98758                                                   | 
|    i_0_1_22/ZN           AOI22_X2  Fall  2.0420 0.0290 0.0210             0.618714 1.70023  2.31894           1       100                    | 
|    i_0_1_21/A            INV_X1    Fall  2.0420 0.0000 0.0210                      1.54936                                                   | 
|    i_0_1_21/ZN           INV_X1    Rise  2.0580 0.0160 0.0090             0.2567   0.914139 1.17084           1       100                    | 
|    Res_reg[11]/D         DLH_X1    Rise  2.0580 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[11]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[11]/G DLH_X1   Rise  1.1370 0.0080 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1370 1.1370 | 
| time borrowed from endpoint              |  0.9210 2.0580 | 
| data required time                       |  2.0580        | 
|                                          |                | 
| data required time                       |  2.0580        | 
| data arrival time                        | -2.0580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9210 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9210 | 
--------------------------------------------


 Timing Path to Res_reg[15]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_30/B1           AOI22_X1  Rise  2.0110 0.0370 0.0520    0.0020            1.58401                                                   | 
|    i_0_1_30/ZN           AOI22_X1  Fall  2.0420 0.0310 0.0210             0.203099 1.70023  1.90333           1       100                    | 
|    i_0_1_29/A            INV_X1    Fall  2.0420 0.0000 0.0210                      1.54936                                                   | 
|    i_0_1_29/ZN           INV_X1    Rise  2.0580 0.0160 0.0090             0.284331 0.914139 1.19847           1       100                    | 
|    Res_reg[15]/D         DLH_X1    Rise  2.0580 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[15]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[15]/G DLH_X1   Rise  1.1350 0.0060 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1350 1.1350 | 
| time borrowed from endpoint              |  0.9230 2.0580 | 
| data required time                       |  2.0580        | 
|                                          |                | 
| data required time                       |  2.0580        | 
| data arrival time                        | -2.0580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9230 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9230 | 
--------------------------------------------


 Timing Path to Res_reg[9]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_18/B1           AOI22_X4  Rise  2.0140 0.0400 0.0550    0.0020            6.09013                                                   | 
|    i_0_1_18/ZN           AOI22_X4  Fall  2.0420 0.0280 0.0200             0.168067 3.25089  3.41896           1       100                    | 
|    CLOCK_opt_ipo_c527/A  INV_X2    Fall  2.0420 0.0000 0.0200                      2.94332                                                   | 
|    CLOCK_opt_ipo_c527/ZN INV_X2    Rise  2.0560 0.0140 0.0080             0.680583 0.914139 1.59472           1       100                    | 
|    Res_reg[9]/D          DLH_X1    Rise  2.0560 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[9]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[9]/G DLH_X1   Rise  1.1370 0.0080 0.0790          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1370 1.1370 | 
| time borrowed from endpoint              |  0.9190 2.0560 | 
| data required time                       |  2.0560        | 
|                                          |                | 
| data required time                       |  2.0560        | 
| data arrival time                        | -2.0560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9190 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9190 | 
--------------------------------------------


 Timing Path to Res_reg[13]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_26/B1           AOI22_X4  Rise  2.0140 0.0400 0.0540    0.0020            6.09013                                                   | 
|    i_0_1_26/ZN           AOI22_X4  Fall  2.0420 0.0280 0.0200             0.367728 3.25089  3.61862           1       100                    | 
|    CLOCK_opt_ipo_c565/A  INV_X2    Fall  2.0420 0.0000 0.0200                      2.94332                                                   | 
|    CLOCK_opt_ipo_c565/ZN INV_X2    Rise  2.0560 0.0140 0.0070             0.369709 0.914139 1.28385           1       100                    | 
|    Res_reg[13]/D         DLH_X1    Rise  2.0560 0.0000 0.0070                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[13]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[13]/G DLH_X1   Rise  1.1370 0.0080 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1370 1.1370 | 
| time borrowed from endpoint              |  0.9190 2.0560 | 
| data required time                       |  2.0560        | 
|                                          |                | 
| data required time                       |  2.0560        | 
| data arrival time                        | -2.0560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9190 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9190 | 
--------------------------------------------


 Timing Path to Res_reg[3]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_6/B1            AOI22_X4  Rise  2.0130 0.0390 0.0530    0.0020            6.09013                                                   | 
|    i_0_1_6/ZN            AOI22_X4  Fall  2.0410 0.0280 0.0220             0.284064 3.25089  3.53496           1       100                    | 
|    CLOCK_opt_ipo_c575/A  INV_X2    Fall  2.0410 0.0000 0.0220                      2.94332                                                   | 
|    CLOCK_opt_ipo_c575/ZN INV_X2    Rise  2.0550 0.0140 0.0080             0.284786 0.914139 1.19892           1       100                    | 
|    Res_reg[3]/D          DLH_X1    Rise  2.0550 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[3]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[3]/G DLH_X1   Rise  1.1360 0.0070 0.0790          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1360 1.1360 | 
| time borrowed from endpoint              |  0.9190 2.0550 | 
| data required time                       |  2.0550        | 
|                                          |                | 
| data required time                       |  2.0550        | 
| data arrival time                        | -2.0550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9190 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9190 | 
--------------------------------------------


 Timing Path to Res_reg[7]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_14/B1           AOI22_X4  Rise  2.0140 0.0400 0.0550    0.0020            6.09013                                                   | 
|    i_0_1_14/ZN           AOI22_X4  Fall  2.0420 0.0280 0.0200             0.252929 3.25089  3.50382           1       100                    | 
|    CLOCK_opt_ipo_c529/A  INV_X2    Fall  2.0420 0.0000 0.0200                      2.94332                                                   | 
|    CLOCK_opt_ipo_c529/ZN INV_X2    Rise  2.0550 0.0130 0.0070             0.273334 0.914139 1.18747           1       100                    | 
|    Res_reg[7]/D          DLH_X1    Rise  2.0550 0.0000 0.0070                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[7]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[7]/G DLH_X1   Rise  1.1370 0.0080 0.0790          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1370 1.1370 | 
| time borrowed from endpoint              |  0.9180 2.0550 | 
| data required time                       |  2.0550        | 
|                                          |                | 
| data required time                       |  2.0550        | 
| data arrival time                        | -2.0550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9180 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9180 | 
--------------------------------------------


 Timing Path to Res_reg[14]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_28/B1           AOI22_X4  Rise  2.0130 0.0390 0.0530    0.0020            6.09013                                                   | 
|    i_0_1_28/ZN           AOI22_X4  Fall  2.0410 0.0280 0.0200             0.5388   3.25089  3.78969           1       100                    | 
|    CLOCK_opt_ipo_c569/A  INV_X2    Fall  2.0410 0.0000 0.0200                      2.94332                                                   | 
|    CLOCK_opt_ipo_c569/ZN INV_X2    Rise  2.0540 0.0130 0.0070             0.216999 0.914139 1.13114           1       100                    | 
|    Res_reg[14]/D         DLH_X1    Rise  2.0540 0.0000 0.0070                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[14]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[14]/G DLH_X1   Rise  1.1360 0.0070 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1360 1.1360 | 
| time borrowed from endpoint              |  0.9180 2.0540 | 
| data required time                       |  2.0540        | 
|                                          |                | 
| data required time                       |  2.0540        | 
| data arrival time                        | -2.0540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9180 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9180 | 
--------------------------------------------


 Timing Path to Res_reg[16]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_32/B1           AOI22_X1  Rise  2.0070 0.0330 0.0490    0.0020            1.58401                                                   | 
|    i_0_1_32/ZN           AOI22_X1  Fall  2.0380 0.0310 0.0210             0.243752 1.70023  1.94398           1       100                    | 
|    i_0_1_31/A            INV_X1    Fall  2.0380 0.0000 0.0210                      1.54936                                                   | 
|    i_0_1_31/ZN           INV_X1    Rise  2.0530 0.0150 0.0080             0.160175 0.914139 1.07431           1       100                    | 
|    Res_reg[16]/D         DLH_X1    Rise  2.0530 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[16]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[16]/G DLH_X1   Rise  1.1350 0.0060 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1350 1.1350 | 
| time borrowed from endpoint              |  0.9180 2.0530 | 
| data required time                       |  2.0530        | 
|                                          |                | 
| data required time                       |  2.0530        | 
| data arrival time                        | -2.0530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9180 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9180 | 
--------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_34/B1           AOI22_X1  Rise  2.0050 0.0310 0.0480    0.0020            1.58401                                                   | 
|    i_0_1_34/ZN           AOI22_X1  Fall  2.0370 0.0320 0.0210             0.532114 1.70023  2.23234           1       100                    | 
|    i_0_1_33/A            INV_X1    Fall  2.0370 0.0000 0.0210                      1.54936                                                   | 
|    i_0_1_33/ZN           INV_X1    Rise  2.0530 0.0160 0.0090             0.282278 0.914139 1.19642           1       100                    | 
|    Res_reg[17]/D         DLH_X1    Rise  2.0530 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[17]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9190 2.0530 | 
| data required time                       |  2.0530        | 
|                                          |                | 
| data required time                       |  2.0530        | 
| data arrival time                        | -2.0530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9190 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9190 | 
--------------------------------------------


 Timing Path to Res_reg[1]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_2/B1            AOI22_X4  Rise  2.0110 0.0370 0.0520    0.0020            6.09013                                                   | 
|    i_0_1_2/ZN            AOI22_X4  Fall  2.0390 0.0280 0.0200             0.274686 3.25089  3.52558           1       100                    | 
|    CLOCK_opt_ipo_c571/A  INV_X2    Fall  2.0390 0.0000 0.0200                      2.94332                                                   | 
|    CLOCK_opt_ipo_c571/ZN INV_X2    Rise  2.0520 0.0130 0.0070             0.27792  0.914139 1.19206           1       100                    | 
|    Res_reg[1]/D          DLH_X1    Rise  2.0520 0.0000 0.0070                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[1]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[1]/G DLH_X1   Rise  1.1360 0.0070 0.0790          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1360 1.1360 | 
| time borrowed from endpoint              |  0.9160 2.0520 | 
| data required time                       |  2.0520        | 
|                                          |                | 
| data required time                       |  2.0520        | 
| data arrival time                        | -2.0520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9160 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9160 | 
--------------------------------------------


 Timing Path to Res_reg[2]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_4/B1            AOI22_X4  Rise  2.0100 0.0360 0.0510    0.0020            6.09013                                                   | 
|    i_0_1_4/ZN            AOI22_X4  Fall  2.0380 0.0280 0.0200             0.464689 3.25089  3.71558           1       100                    | 
|    CLOCK_opt_ipo_c573/A  INV_X2    Fall  2.0380 0.0000 0.0200                      2.94332                                                   | 
|    CLOCK_opt_ipo_c573/ZN INV_X2    Rise  2.0510 0.0130 0.0070             0.257019 0.914139 1.17116           1       100                    | 
|    Res_reg[2]/D          DLH_X1    Rise  2.0510 0.0000 0.0070                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[2]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[2]/G DLH_X1   Rise  1.1350 0.0060 0.0790          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1350 1.1350 | 
| time borrowed from endpoint              |  0.9160 2.0510 | 
| data required time                       |  2.0510        | 
|                                          |                | 
| data required time                       |  2.0510        | 
| data arrival time                        | -2.0510        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9160 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9160 | 
--------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_36/B1           AOI22_X1  Rise  2.0030 0.0290 0.0460    0.0020            1.58401                                                   | 
|    i_0_1_36/ZN           AOI22_X1  Fall  2.0340 0.0310 0.0200             0.273238 1.70023  1.97347           1       100                    | 
|    i_0_1_35/A            INV_X1    Fall  2.0340 0.0000 0.0200                      1.54936                                                   | 
|    i_0_1_35/ZN           INV_X1    Rise  2.0490 0.0150 0.0080             0.236267 0.914139 1.15041           1       100                    | 
|    Res_reg[18]/D         DLH_X1    Rise  2.0490 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[18]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9150 2.0490 | 
| data required time                       |  2.0490        | 
|                                          |                | 
| data required time                       |  2.0490        | 
| data arrival time                        | -2.0490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9150 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9150 | 
--------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_38/B1           AOI22_X1  Rise  2.0020 0.0280 0.0450    0.0020            1.58401                                                   | 
|    i_0_1_38/ZN           AOI22_X1  Fall  2.0330 0.0310 0.0200             0.46033  1.70023  2.16056           1       100                    | 
|    i_0_1_37/A            INV_X1    Fall  2.0330 0.0000 0.0200                      1.54936                                                   | 
|    i_0_1_37/ZN           INV_X1    Rise  2.0480 0.0150 0.0080             0.155609 0.914139 1.06975           1       100                    | 
|    Res_reg[19]/D         DLH_X1    Rise  2.0480 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[19]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9140 2.0480 | 
| data required time                       |  2.0480        | 
|                                          |                | 
| data required time                       |  2.0480        | 
| data arrival time                        | -2.0480        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9140 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9140 | 
--------------------------------------------


 Timing Path to Res_reg[35]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[35] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1614/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1614/ZN       NAND2_X1  Rise  1.0230 0.0320 0.0170             0.711469 3.19424  3.90571           2       100                    | 
|    i_0_4/i_1610/A2       NAND4_X1  Rise  1.0230 0.0000 0.0170                      1.59521                                                   | 
|    i_0_4/i_1610/ZN       NAND4_X1  Fall  1.0710 0.0480 0.0310             1.36672  4.98567  6.3524            3       100                    | 
|    i_0_4/i_1592/B        OAI211_X1 Fall  1.0710 0.0000 0.0310                      1.49832                                                   | 
|    i_0_4/i_1592/ZN       OAI211_X1 Rise  1.1160 0.0450 0.0390             0.818486 4.93243  5.75091           3       100                    | 
|    i_0_4/i_1553/A2       NAND2_X1  Rise  1.1160 0.0000 0.0390                      1.6642                                                    | 
|    i_0_4/i_1553/ZN       NAND2_X1  Fall  1.1390 0.0230 0.0120             0.199981 3.0531   3.25308           1       100                    | 
|    i_0_4/i_1552/A1       NAND2_X2  Fall  1.1390 0.0000 0.0120                      2.92718                                                   | 
|    i_0_4/i_1552/ZN       NAND2_X2  Rise  1.1630 0.0240 0.0160             1.13775  8.38394  9.5217            4       100                    | 
|    i_0_4/i_1310/B1       AOI21_X1  Rise  1.1630 0.0000 0.0160                      1.647                                                     | 
|    i_0_4/i_1310/ZN       AOI21_X1  Fall  1.1910 0.0280 0.0190             0.554269 6.46299  7.01726           3       100                    | 
|    i_0_4/i_1309/A        AOI21_X2  Fall  1.1910 0.0000 0.0190                      2.93833                                                   | 
|    i_0_4/i_1309/ZN       AOI21_X2  Rise  1.2430 0.0520 0.0290             0.404514 6.40188  6.80639           1       100                    | 
|    i_0_4/i_1308/B1       AOI21_X4  Rise  1.2430 0.0000 0.0290                      6.40188                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Fall  1.2630 0.0200 0.0120             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_37/B1         OAI21_X1  Fall  1.2630 0.0000 0.0120                      1.45983                                                   | 
|    i_0_4/i_37/ZN         OAI21_X1  Rise  1.2960 0.0330 0.0230             0.193287 2.41145  2.60474           1       100                    | 
|    i_0_4/i_35/B          XOR2_X1   Rise  1.2960 0.0000 0.0230                      2.36355                                                   | 
|    i_0_4/i_35/Z          XOR2_X1   Rise  1.3460 0.0500 0.0230             0.288089 1.70023  1.98832           1       100                    | 
|    i_0_4/i_34/A          INV_X1    Rise  1.3460 0.0000 0.0230                      1.70023                                                   | 
|    i_0_4/i_34/ZN         INV_X1    Fall  1.3750 0.0290 0.0180             1.55769  12.5993  14.157            5       100                    | 
|    i_0_4/Res_imm[14]               Fall  1.3750 0.0000                                                                                       | 
|    i_0_5/Res_imm[14]               Fall  1.3750 0.0000                                                                                       | 
|    i_0_5/i_188/A1        OR3_X1    Fall  1.3750 0.0000 0.0180                      0.775543                                                  | 
|    i_0_5/i_188/ZN        OR3_X1    Fall  1.4440 0.0690 0.0130             0.135585 1.70023  1.83582           1       100                    | 
|    i_0_5/i_193/A         INV_X1    Fall  1.4440 0.0000 0.0130                      1.54936                                                   | 
|    i_0_5/i_193/ZN        INV_X1    Rise  1.4740 0.0300 0.0210             1.76734  6.26435  8.03169           3       100                    | 
|    i_0_5/i_197/A1        NAND3_X2  Rise  1.4740 0.0000 0.0210                      2.9778                                                    | 
|    i_0_5/i_197/ZN        NAND3_X2  Fall  1.5090 0.0350 0.0260             5.92744  6.72401  12.6514           3       100                    | 
|    i_0_5/i_196/A2        NOR2_X2   Fall  1.5130 0.0040 0.0260    0.0020            3.17833                                                   | 
|    i_0_5/i_196/ZN        NOR2_X2   Rise  1.5670 0.0540 0.0330             1.56479  9.12158  10.6864           3       100                    | 
|    i_0_5/i_206/A2        NAND4_X4  Rise  1.5680 0.0010 0.0330    0.0010            5.795                                                     | 
|    i_0_5/i_206/ZN        NAND4_X4  Fall  1.6090 0.0410 0.0220             1.19095  11.0886  12.2796           4       100                    | 
|    i_0_5/i_216/A4        NOR4_X4   Fall  1.6090 0.0000 0.0220                      5.80025                                                   | 
|    i_0_5/i_216/ZN        NOR4_X4   Rise  1.6880 0.0790 0.0360             0.585761 3.32658  3.91234           2       100                    | 
|    i_0_5/i_43/A          INV_X1    Rise  1.6880 0.0000 0.0360                      1.70023                                                   | 
|    i_0_5/i_43/ZN         INV_X1    Fall  1.7140 0.0260 0.0170             2.35754  6.84599  9.20352           3       100                    | 
|    i_0_5/sgo__c102/A2    OR2_X4    Fall  1.7140 0.0000 0.0170                      3.22572                                                   | 
|    i_0_5/sgo__c102/ZN    OR2_X4    Fall  1.7820 0.0680 0.0190             0.216595 49.1915  49.4081           1       100                    | 
|    i_0_5/sgo__c104/A     INV_X32   Fall  1.7820 0.0000 0.0190                      44.9202                                                   | 
|    i_0_5/sgo__c104/ZN    INV_X32   Rise  1.7960 0.0140 0.0080             10.4578  19.3396  29.7974           8       100                    | 
|    i_0_5/i_152/A1        NAND3_X4  Rise  1.8010 0.0050 0.0090                      6.25103                                                   | 
|    i_0_5/i_152/ZN        NAND3_X4  Fall  1.8210 0.0200 0.0130             1.33061  7.93528  9.26588           2       100                    | 
|    i_0_5/i_151/A         INV_X4    Fall  1.8210 0.0000 0.0130                      5.70005                                                   | 
|    i_0_5/i_151/ZN        INV_X4    Rise  1.8410 0.0200 0.0120             2.17459  12.4393  14.6139           5       100                    | 
|    i_0_5/i_68/A1         NAND2_X4  Rise  1.8420 0.0010 0.0120                      5.95497                                                   | 
|    i_0_5/i_68/ZN         NAND2_X4  Fall  1.8560 0.0140 0.0080             0.91077  6.72401  7.63478           3       100                    | 
|    i_0_5/i_31/A2         NOR2_X2   Fall  1.8560 0.0000 0.0080                      3.17833                                                   | 
|    i_0_5/i_31/ZN         NOR2_X2   Rise  1.8840 0.0280 0.0170             0.29122  3.32658  3.6178            2       100                    | 
|    i_0_5/i_30/A          INV_X1    Rise  1.8840 0.0000 0.0170                      1.70023                                                   | 
|    i_0_5/i_30/ZN         INV_X1    Fall  1.9050 0.0210 0.0120             0.478377 8.36022  8.8386            2       100                    | 
|    i_0_5/i_29/A2         NOR2_X4   Fall  1.9050 0.0000 0.0120                      6.33856                                                   | 
|    i_0_5/i_29/ZN         NOR2_X4   Rise  1.9320 0.0270 0.0160             0.338974 4.87724  5.21622           2       100                    | 
|    i_0_5/i_28/A          INV_X2    Rise  1.9320 0.0000 0.0160                      3.25089                                                   | 
|    i_0_5/i_28/ZN         INV_X2    Fall  1.9430 0.0110 0.0070             0.495731 5.02378  5.51951           2       100                    | 
|    i_0_5/i_27/A2         NOR2_X2   Fall  1.9430 0.0000 0.0070                      3.17833                                                   | 
|    i_0_5/i_27/ZN         NOR2_X2   Rise  1.9710 0.0280 0.0160             0.194286 3.32658  3.52087           2       100                    | 
|    i_0_5/i_26/A          INV_X1    Rise  1.9710 0.0000 0.0160                      1.70023                                                   | 
|    i_0_5/i_26/ZN         INV_X1    Fall  1.9810 0.0100 0.0060             0.303683 1.67685  1.98054           1       100                    | 
|    i_0_5/i_25/B2         AOI21_X1  Fall  1.9810 0.0000 0.0060                      1.40993                                                   | 
|    i_0_5/i_25/ZN         AOI21_X1  Rise  2.0120 0.0310 0.0230             0.372297 1.68751  2.05981           1       100                    | 
|    i_0_5/p_0[35]                   Rise  2.0120 0.0000                                                                                       | 
|    i_0_1_70/A1           AOI22_X1  Rise  2.0120 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_70/ZN           AOI22_X1  Fall  2.0300 0.0180 0.0210             0.279822 1.70023  1.98005           1       100                    | 
|    i_0_1_69/A            INV_X1    Fall  2.0300 0.0000 0.0210                      1.54936                                                   | 
|    i_0_1_69/ZN           INV_X1    Rise  2.0460 0.0160 0.0090             0.224816 0.914139 1.13895           1       100                    | 
|    Res_reg[35]/D         DLH_X1    Rise  2.0460 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[35]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[35]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9120 2.0460 | 
| data required time                       |  2.0460        | 
|                                          |                | 
| data required time                       |  2.0460        | 
| data arrival time                        | -2.0460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9120 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9120 | 
--------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_40/B1           AOI22_X1  Rise  2.0010 0.0270 0.0440    0.0020            1.58401                                                   | 
|    i_0_1_40/ZN           AOI22_X1  Fall  2.0310 0.0300 0.0190             0.187264 1.70023  1.88749           1       100                    | 
|    i_0_1_39/A            INV_X1    Fall  2.0310 0.0000 0.0190                      1.54936                                                   | 
|    i_0_1_39/ZN           INV_X1    Rise  2.0460 0.0150 0.0080             0.210763 0.914139 1.1249            1       100                    | 
|    Res_reg[20]/D         DLH_X1    Rise  2.0460 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[20]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9120 2.0460 | 
| data required time                       |  2.0460        | 
|                                          |                | 
| data required time                       |  2.0460        | 
| data arrival time                        | -2.0460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9120 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9120 | 
--------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_42/B1           AOI22_X1  Rise  2.0000 0.0260 0.0440    0.0020            1.58401                                                   | 
|    i_0_1_42/ZN           AOI22_X1  Fall  2.0300 0.0300 0.0220             0.266647 1.70023  1.96688           1       100                    | 
|    i_0_1_41/A            INV_X1    Fall  2.0300 0.0000 0.0220                      1.54936                                                   | 
|    i_0_1_41/ZN           INV_X1    Rise  2.0460 0.0160 0.0090             0.206218 0.914139 1.12036           1       100                    | 
|    Res_reg[21]/D         DLH_X1    Rise  2.0460 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[21]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9120 2.0460 | 
| data required time                       |  2.0460        | 
|                                          |                | 
| data required time                       |  2.0460        | 
| data arrival time                        | -2.0460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9120 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9120 | 
--------------------------------------------


 Timing Path to Res_reg[23]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_46/B1           AOI22_X1  Rise  2.0000 0.0260 0.0440    0.0020            1.58401                                                   | 
|    i_0_1_46/ZN           AOI22_X1  Fall  2.0310 0.0310 0.0200             0.351314 1.70023  2.05154           1       100                    | 
|    i_0_1_45/A            INV_X1    Fall  2.0310 0.0000 0.0200                      1.54936                                                   | 
|    i_0_1_45/ZN           INV_X1    Rise  2.0460 0.0150 0.0080             0.219605 0.914139 1.13374           1       100                    | 
|    Res_reg[23]/D         DLH_X1    Rise  2.0460 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[23]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[23]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9120 2.0460 | 
| data required time                       |  2.0460        | 
|                                          |                | 
| data required time                       |  2.0460        | 
| data arrival time                        | -2.0460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9120 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9120 | 
--------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_44/B1           AOI22_X1  Rise  2.0000 0.0260 0.0440    0.0020            1.58401                                                   | 
|    i_0_1_44/ZN           AOI22_X1  Fall  2.0300 0.0300 0.0190             0.143837 1.70023  1.84407           1       100                    | 
|    i_0_1_43/A            INV_X1    Fall  2.0300 0.0000 0.0190                      1.54936                                                   | 
|    i_0_1_43/ZN           INV_X1    Rise  2.0450 0.0150 0.0080             0.26594  0.914139 1.18008           1       100                    | 
|    Res_reg[22]/D         DLH_X1    Rise  2.0450 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[22]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9110 2.0450 | 
| data required time                       |  2.0450        | 
|                                          |                | 
| data required time                       |  2.0450        | 
| data arrival time                        | -2.0450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9110 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9110 | 
--------------------------------------------


 Timing Path to Res_reg[39]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[39] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1614/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1614/ZN       NAND2_X1  Rise  1.0230 0.0320 0.0170             0.711469 3.19424  3.90571           2       100                    | 
|    i_0_4/i_1610/A2       NAND4_X1  Rise  1.0230 0.0000 0.0170                      1.59521                                                   | 
|    i_0_4/i_1610/ZN       NAND4_X1  Fall  1.0710 0.0480 0.0310             1.36672  4.98567  6.3524            3       100                    | 
|    i_0_4/i_1592/B        OAI211_X1 Fall  1.0710 0.0000 0.0310                      1.49832                                                   | 
|    i_0_4/i_1592/ZN       OAI211_X1 Rise  1.1160 0.0450 0.0390             0.818486 4.93243  5.75091           3       100                    | 
|    i_0_4/i_1553/A2       NAND2_X1  Rise  1.1160 0.0000 0.0390                      1.6642                                                    | 
|    i_0_4/i_1553/ZN       NAND2_X1  Fall  1.1390 0.0230 0.0120             0.199981 3.0531   3.25308           1       100                    | 
|    i_0_4/i_1552/A1       NAND2_X2  Fall  1.1390 0.0000 0.0120                      2.92718                                                   | 
|    i_0_4/i_1552/ZN       NAND2_X2  Rise  1.1630 0.0240 0.0160             1.13775  8.38394  9.5217            4       100                    | 
|    i_0_4/i_1310/B1       AOI21_X1  Rise  1.1630 0.0000 0.0160                      1.647                                                     | 
|    i_0_4/i_1310/ZN       AOI21_X1  Fall  1.1910 0.0280 0.0190             0.554269 6.46299  7.01726           3       100                    | 
|    i_0_4/i_1309/A        AOI21_X2  Fall  1.1910 0.0000 0.0190                      2.93833                                                   | 
|    i_0_4/i_1309/ZN       AOI21_X2  Rise  1.2430 0.0520 0.0290             0.404514 6.40188  6.80639           1       100                    | 
|    i_0_4/i_1308/B1       AOI21_X4  Rise  1.2430 0.0000 0.0290                      6.40188                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Fall  1.2630 0.0200 0.0120             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_37/B1         OAI21_X1  Fall  1.2630 0.0000 0.0120                      1.45983                                                   | 
|    i_0_4/i_37/ZN         OAI21_X1  Rise  1.2960 0.0330 0.0230             0.193287 2.41145  2.60474           1       100                    | 
|    i_0_4/i_35/B          XOR2_X1   Rise  1.2960 0.0000 0.0230                      2.36355                                                   | 
|    i_0_4/i_35/Z          XOR2_X1   Rise  1.3460 0.0500 0.0230             0.288089 1.70023  1.98832           1       100                    | 
|    i_0_4/i_34/A          INV_X1    Rise  1.3460 0.0000 0.0230                      1.70023                                                   | 
|    i_0_4/i_34/ZN         INV_X1    Fall  1.3750 0.0290 0.0180             1.55769  12.5993  14.157            5       100                    | 
|    i_0_4/Res_imm[14]               Fall  1.3750 0.0000                                                                                       | 
|    i_0_5/Res_imm[14]               Fall  1.3750 0.0000                                                                                       | 
|    i_0_5/i_188/A1        OR3_X1    Fall  1.3750 0.0000 0.0180                      0.775543                                                  | 
|    i_0_5/i_188/ZN        OR3_X1    Fall  1.4440 0.0690 0.0130             0.135585 1.70023  1.83582           1       100                    | 
|    i_0_5/i_193/A         INV_X1    Fall  1.4440 0.0000 0.0130                      1.54936                                                   | 
|    i_0_5/i_193/ZN        INV_X1    Rise  1.4740 0.0300 0.0210             1.76734  6.26435  8.03169           3       100                    | 
|    i_0_5/i_197/A1        NAND3_X2  Rise  1.4740 0.0000 0.0210                      2.9778                                                    | 
|    i_0_5/i_197/ZN        NAND3_X2  Fall  1.5090 0.0350 0.0260             5.92744  6.72401  12.6514           3       100                    | 
|    i_0_5/i_196/A2        NOR2_X2   Fall  1.5130 0.0040 0.0260    0.0020            3.17833                                                   | 
|    i_0_5/i_196/ZN        NOR2_X2   Rise  1.5670 0.0540 0.0330             1.56479  9.12158  10.6864           3       100                    | 
|    i_0_5/i_206/A2        NAND4_X4  Rise  1.5680 0.0010 0.0330    0.0010            5.795                                                     | 
|    i_0_5/i_206/ZN        NAND4_X4  Fall  1.6090 0.0410 0.0220             1.19095  11.0886  12.2796           4       100                    | 
|    i_0_5/i_216/A4        NOR4_X4   Fall  1.6090 0.0000 0.0220                      5.80025                                                   | 
|    i_0_5/i_216/ZN        NOR4_X4   Rise  1.6880 0.0790 0.0360             0.585761 3.32658  3.91234           2       100                    | 
|    i_0_5/i_43/A          INV_X1    Rise  1.6880 0.0000 0.0360                      1.70023                                                   | 
|    i_0_5/i_43/ZN         INV_X1    Fall  1.7140 0.0260 0.0170             2.35754  6.84599  9.20352           3       100                    | 
|    i_0_5/sgo__c102/A2    OR2_X4    Fall  1.7140 0.0000 0.0170                      3.22572                                                   | 
|    i_0_5/sgo__c102/ZN    OR2_X4    Fall  1.7820 0.0680 0.0190             0.216595 49.1915  49.4081           1       100                    | 
|    i_0_5/sgo__c104/A     INV_X32   Fall  1.7820 0.0000 0.0190                      44.9202                                                   | 
|    i_0_5/sgo__c104/ZN    INV_X32   Rise  1.7960 0.0140 0.0080             10.4578  19.3396  29.7974           8       100                    | 
|    i_0_5/i_152/A1        NAND3_X4  Rise  1.8010 0.0050 0.0090                      6.25103                                                   | 
|    i_0_5/i_152/ZN        NAND3_X4  Fall  1.8210 0.0200 0.0130             1.33061  7.93528  9.26588           2       100                    | 
|    i_0_5/i_151/A         INV_X4    Fall  1.8210 0.0000 0.0130                      5.70005                                                   | 
|    i_0_5/i_151/ZN        INV_X4    Rise  1.8410 0.0200 0.0120             2.17459  12.4393  14.6139           5       100                    | 
|    i_0_5/i_150/A1        NAND2_X1  Rise  1.8420 0.0010 0.0120                      1.59903                                                   | 
|    i_0_5/i_150/ZN        NAND2_X1  Fall  1.8560 0.0140 0.0090             0.201778 1.70023  1.90201           1       100                    | 
|    i_0_5/i_149/A         INV_X1    Fall  1.8560 0.0000 0.0090                      1.54936                                                   | 
|    i_0_5/i_149/ZN        INV_X1    Rise  1.8710 0.0150 0.0090             0.884867 1.59029  2.47515           1       100                    | 
|    i_0_5/i_148/A1        NAND3_X1  Rise  1.8710 0.0000 0.0090                      1.59029                                                   | 
|    i_0_5/i_148/ZN        NAND3_X1  Fall  1.8950 0.0240 0.0180             0.478841 3.37708  3.85592           2       100                    | 
|    i_0_5/i_147/A         INV_X1    Fall  1.8950 0.0000 0.0180                      1.54936                                                   | 
|    i_0_5/i_147/ZN        INV_X1    Rise  1.9180 0.0230 0.0130             0.7582   3.22538  3.98358           2       100                    | 
|    i_0_5/i_146/A1        NAND2_X1  Rise  1.9180 0.0000 0.0130                      1.59903                                                   | 
|    i_0_5/i_146/ZN        NAND2_X1  Fall  1.9420 0.0240 0.0150             0.692363 5.64745  6.33982           3       100                    | 
|    i_0_5/i_66/A1         NOR2_X1   Fall  1.9420 0.0000 0.0150                      1.41309                                                   | 
|    i_0_5/i_66/ZN         NOR2_X1   Rise  1.9690 0.0270 0.0180             0.30819  1.70023  2.00842           1       100                    | 
|    i_0_5/i_35/A          INV_X1    Rise  1.9690 0.0000 0.0180                      1.70023                                                   | 
|    i_0_5/i_35/ZN         INV_X1    Fall  1.9790 0.0100 0.0060             0.260161 1.67685  1.93701           1       100                    | 
|    i_0_5/i_34/B2         AOI21_X1  Fall  1.9790 0.0000 0.0060                      1.40993                                                   | 
|    i_0_5/i_34/ZN         AOI21_X1  Rise  2.0100 0.0310 0.0230             0.275785 1.68751  1.9633            1       100                    | 
|    i_0_5/p_0[39]                   Rise  2.0100 0.0000                                                                                       | 
|    i_0_1_78/A1           AOI22_X1  Rise  2.0100 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_78/ZN           AOI22_X1  Fall  2.0280 0.0180 0.0230             0.270615 1.70023  1.97085           1       100                    | 
|    i_0_1_77/A            INV_X1    Fall  2.0280 0.0000 0.0230                      1.54936                                                   | 
|    i_0_1_77/ZN           INV_X1    Rise  2.0440 0.0160 0.0090             0.222137 0.914139 1.13628           1       100                    | 
|    Res_reg[39]/D         DLH_X1    Rise  2.0440 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[39]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[39]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9100 2.0440 | 
| data required time                       |  2.0440        | 
|                                          |                | 
| data required time                       |  2.0440        | 
| data arrival time                        | -2.0440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9100 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9100 | 
--------------------------------------------


 Timing Path to Res_reg[24]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_48/B1           AOI22_X1  Rise  1.9990 0.0250 0.0430    0.0020            1.58401                                                   | 
|    i_0_1_48/ZN           AOI22_X1  Fall  2.0290 0.0300 0.0190             0.186016 1.70023  1.88625           1       100                    | 
|    i_0_1_47/A            INV_X1    Fall  2.0290 0.0000 0.0190                      1.54936                                                   | 
|    i_0_1_47/ZN           INV_X1    Rise  2.0440 0.0150 0.0080             0.206092 0.914139 1.12023           1       100                    | 
|    Res_reg[24]/D         DLH_X1    Rise  2.0440 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[24]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[24]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9100 2.0440 | 
| data required time                       |  2.0440        | 
|                                          |                | 
| data required time                       |  2.0440        | 
| data arrival time                        | -2.0440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9100 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9100 | 
--------------------------------------------


 Timing Path to Res_reg[25]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_50/B1           AOI22_X1  Rise  1.9980 0.0240 0.0420    0.0020            1.58401                                                   | 
|    i_0_1_50/ZN           AOI22_X1  Fall  2.0280 0.0300 0.0200             0.225466 1.70023  1.9257            1       100                    | 
|    i_0_1_49/A            INV_X1    Fall  2.0280 0.0000 0.0200                      1.54936                                                   | 
|    i_0_1_49/ZN           INV_X1    Rise  2.0430 0.0150 0.0080             0.204603 0.914139 1.11874           1       100                    | 
|    Res_reg[25]/D         DLH_X1    Rise  2.0430 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[25]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[25]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9090 2.0430 | 
| data required time                       |  2.0430        | 
|                                          |                | 
| data required time                       |  2.0430        | 
| data arrival time                        | -2.0430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9090 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9090 | 
--------------------------------------------


 Timing Path to Res_reg[26]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_52/B1           AOI22_X1  Rise  1.9980 0.0240 0.0420    0.0020            1.58401                                                   | 
|    i_0_1_52/ZN           AOI22_X1  Fall  2.0280 0.0300 0.0190             0.163204 1.70023  1.86343           1       100                    | 
|    i_0_1_51/A            INV_X1    Fall  2.0280 0.0000 0.0190                      1.54936                                                   | 
|    i_0_1_51/ZN           INV_X1    Rise  2.0430 0.0150 0.0080             0.260524 0.914139 1.17466           1       100                    | 
|    Res_reg[26]/D         DLH_X1    Rise  2.0430 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[26]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[26]/G DLH_X1   Rise  1.1330 0.0040 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1330 1.1330 | 
| time borrowed from endpoint              |  0.9100 2.0430 | 
| data required time                       |  2.0430        | 
|                                          |                | 
| data required time                       |  2.0430        | 
| data arrival time                        | -2.0430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9100 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9100 | 
--------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c120/A        BUF_X8    Rise  1.9150 0.0000 0.0490                      6.58518                                                   | 
|    hfn_ipo_c120/Z        BUF_X8    Rise  1.9740 0.0590 0.0350             26.2278  85.9005  112.128           29      100                    | 
|    i_0_1_54/B1           AOI22_X1  Rise  1.9920 0.0180 0.0400    0.0010            1.58401                                                   | 
|    i_0_1_54/ZN           AOI22_X1  Fall  2.0220 0.0300 0.0190             0.260593 1.70023  1.96082           1       100                    | 
|    i_0_1_53/A            INV_X1    Fall  2.0220 0.0000 0.0190                      1.54936                                                   | 
|    i_0_1_53/ZN           INV_X1    Rise  2.0370 0.0150 0.0080             0.229719 0.914139 1.14386           1       100                    | 
|    Res_reg[27]/D         DLH_X1    Rise  2.0370 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[27]/G DLH_X1   Rise  1.1330 0.0040 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1330 1.1330 | 
| time borrowed from endpoint              |  0.9040 2.0370 | 
| data required time                       |  2.0370        | 
|                                          |                | 
| data required time                       |  2.0370        | 
| data arrival time                        | -2.0370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9040 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9040 | 
--------------------------------------------


 Timing Path to Res_reg[41]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[41] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c121/A        BUF_X4    Rise  1.9150 0.0000 0.0490                      3.40189                                                   | 
|    hfn_ipo_c121/Z        BUF_X4    Rise  1.9840 0.0690 0.0450             16.7266  56.6635  73.3901           34      100                    | 
|    i_0_1_82/B1           AOI22_X1  Rise  1.9870 0.0030 0.0450                      1.58401                                                   | 
|    i_0_1_82/ZN           AOI22_X1  Fall  2.0210 0.0340 0.0210             1.25205  1.70023  2.95228           1       100                    | 
|    i_0_1_81/A            INV_X1    Fall  2.0210 0.0000 0.0210                      1.54936                                                   | 
|    i_0_1_81/ZN           INV_X1    Rise  2.0360 0.0150 0.0080             0.173935 0.914139 1.08807           1       100                    | 
|    Res_reg[41]/D         DLH_X1    Rise  2.0360 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[41]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[41]/G DLH_X1   Rise  1.1350 0.0060 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1350 1.1350 | 
| time borrowed from endpoint              |  0.9010 2.0360 | 
| data required time                       |  2.0360        | 
|                                          |                | 
| data required time                       |  2.0360        | 
| data arrival time                        | -2.0360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9010 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9010 | 
--------------------------------------------


 Timing Path to Res_reg[44]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[44] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c121/A        BUF_X4    Rise  1.9150 0.0000 0.0490                      3.40189                                                   | 
|    hfn_ipo_c121/Z        BUF_X4    Rise  1.9840 0.0690 0.0450             16.7266  56.6635  73.3901           34      100                    | 
|    i_0_1_88/B1           AOI22_X1  Rise  1.9870 0.0030 0.0450                      1.58401                                                   | 
|    i_0_1_88/ZN           AOI22_X1  Fall  2.0180 0.0310 0.0200             0.511042 1.70023  2.21127           1       100                    | 
|    i_0_1_87/A            INV_X1    Fall  2.0180 0.0000 0.0200                      1.54936                                                   | 
|    i_0_1_87/ZN           INV_X1    Rise  2.0340 0.0160 0.0090             0.332335 0.914139 1.24647           1       100                    | 
|    Res_reg[44]/D         DLH_X1    Rise  2.0340 0.0000 0.0090                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[44]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[44]/G DLH_X1   Rise  1.1340 0.0050 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1340 1.1340 | 
| time borrowed from endpoint              |  0.9000 2.0340 | 
| data required time                       |  2.0340        | 
|                                          |                | 
| data required time                       |  2.0340        | 
| data arrival time                        | -2.0340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.9000 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.9000 | 
--------------------------------------------


 Timing Path to Res_reg[47]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c121/A        BUF_X4    Rise  1.9150 0.0000 0.0490                      3.40189                                                   | 
|    hfn_ipo_c121/Z        BUF_X4    Rise  1.9840 0.0690 0.0450             16.7266  56.6635  73.3901           34      100                    | 
|    i_0_1_94/B1           AOI22_X1  Rise  1.9880 0.0040 0.0450                      1.58401                                                   | 
|    i_0_1_94/ZN           AOI22_X1  Fall  2.0190 0.0310 0.0200             0.312016 1.70023  2.01225           1       100                    | 
|    i_0_1_93/A            INV_X1    Fall  2.0190 0.0000 0.0200                      1.54936                                                   | 
|    i_0_1_93/ZN           INV_X1    Rise  2.0340 0.0150 0.0080             0.195631 0.914139 1.10977           1       100                    | 
|    Res_reg[47]/D         DLH_X1    Rise  2.0340 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[47]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[47]/G DLH_X1   Rise  1.1350 0.0060 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1350 1.1350 | 
| time borrowed from endpoint              |  0.8990 2.0340 | 
| data required time                       |  2.0340        | 
|                                          |                | 
| data required time                       |  2.0340        | 
| data arrival time                        | -2.0340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.8990 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.8990 | 
--------------------------------------------


 Timing Path to Res_reg[52]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[52] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    B_in_reg[0]/D         DLH_X2    Fall  0.2760 0.0000 0.0100                      1.10965                                     F             | 
|    B_in_reg[0]/Q         DLH_X2    Fall  0.3460 0.0700 0.0140             0.271818 6.58518  6.857             1       100      F             | 
|    drc_ipo_c166/A        BUF_X8    Fall  0.3460 0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8    Fall  0.3800 0.0340 0.0130             40.6076  77.3507  117.958           45      100                    | 
|    i_0_0/B_in[0]                   Fall  0.3800 0.0000                                                                                       | 
|    i_0_0/i_36/A          INV_X2    Fall  0.3830 0.0030 0.0190                      2.94332                                                   | 
|    i_0_0/i_36/ZN         INV_X2    Rise  0.4100 0.0270 0.0150             0.963128 9.4316   10.3947           3       100                    | 
|    i_0_0/sgo__sro_c46/A1 NAND3_X4  Rise  0.4100 0.0000 0.0150                      6.25103                                                   | 
|    i_0_0/sgo__sro_c46/ZN NAND3_X4  Fall  0.4330 0.0230 0.0140             1.64059  9.41034  11.0509           5       100                    | 
|    i_0_0/i_24/A          INV_X1    Fall  0.4330 0.0000 0.0140                      1.54936                                                   | 
|    i_0_0/i_24/ZN         INV_X1    Rise  0.4500 0.0170 0.0090             0.665239 1.62635  2.29159           1       100                    | 
|    i_0_0/i_0/A           AOI21_X1  Rise  0.4500 0.0000 0.0090                      1.62635                                                   | 
|    i_0_0/i_0/ZN          AOI21_X1  Fall  0.4620 0.0120 0.0100             0.70735  0.944775 1.65213           1       100                    | 
|    i_0_0/p_0[3]                    Fall  0.4620 0.0000                                                                                       | 
|    i_0_1_252/B           MUX2_X1   Fall  0.4620 0.0000 0.0100                      0.899702                                                  | 
|    i_0_1_252/Z           MUX2_X1   Fall  0.5210 0.0590 0.0100             0.291911 1.70023  1.99214           1       100                    | 
|    sgo__c257/A           INV_X1    Fall  0.5210 0.0000 0.0100                      1.54936                                                   | 
|    sgo__c257/ZN          INV_X1    Rise  0.5590 0.0380 0.0300             0.187961 11.8107  11.9986           1       100                    | 
|    sgo__c258/A           INV_X8    Rise  0.5590 0.0000 0.0300                      11.8107                                                   | 
|    sgo__c258/ZN          INV_X8    Fall  0.5810 0.0220 0.0170             31.3563  72.1386  103.495           44      100                    | 
|    i_0_4/B_imm[3]                  Fall  0.5810 0.0000                                                                                       | 
|    i_0_4/i_6881/A        INV_X1    Fall  0.5950 0.0140 0.0260                      1.54936                                                   | 
|    i_0_4/i_6881/ZN       INV_X1    Rise  0.7050 0.1100 0.0930             16.0256  22.8632  38.8888           14      100                    | 
|    i_0_4/i_1636/B1       OAI22_X1  Rise  0.7080 0.0030 0.0930                      1.66545                                                   | 
|    i_0_4/i_1636/ZN       OAI22_X1  Fall  0.7520 0.0440 0.0400             0.699306 4.86003  5.55934           3       100                    | 
|    i_0_4/i_1631/A        OAI21_X1  Fall  0.7520 0.0000 0.0400                      1.51857                                                   | 
|    i_0_4/i_1631/ZN       OAI21_X1  Rise  0.7880 0.0360 0.0200             0.441496 1.70023  2.14173           1       100                    | 
|    i_0_4/i_1630/A        INV_X1    Rise  0.7880 0.0000 0.0200                      1.70023                                                   | 
|    i_0_4/i_1630/ZN       INV_X1    Fall  0.8040 0.0160 0.0090             0.721453 4.23566  4.95711           2       100                    | 
|    i_0_4/i_1627/B1       OAI21_X1  Fall  0.8040 0.0000 0.0090                      1.45983                                                   | 
|    i_0_4/i_1627/ZN       OAI21_X1  Rise  0.8650 0.0610 0.0500             3.53038  4.91178  8.44216           3       100                    | 
|    i_0_4/i_1625/A2       NAND2_X1  Rise  0.8690 0.0040 0.0500    0.0040            1.6642                                                    | 
|    i_0_4/i_1625/ZN       NAND2_X1  Fall  0.8890 0.0200 0.0120             0.244215 1.59903  1.84325           1       100                    | 
|    i_0_4/i_1624/A1       NAND2_X1  Fall  0.8890 0.0000 0.0120                      1.5292                                                    | 
|    i_0_4/i_1624/ZN       NAND2_X1  Rise  0.9140 0.0250 0.0210             1.96023  3.36443  5.32466           2       100                    | 
|    i_0_4/i_1623/A        INV_X1    Rise  0.9150 0.0010 0.0210    0.0010            1.70023                                                   | 
|    i_0_4/i_1623/ZN       INV_X1    Fall  0.9280 0.0130 0.0080             0.400441 3.18932  3.58976           2       100                    | 
|    i_0_4/i_1622/A1       NAND2_X1  Fall  0.9280 0.0000 0.0080                      1.5292                                                    | 
|    i_0_4/i_1622/ZN       NAND2_X1  Rise  0.9490 0.0210 0.0210             1.28662  3.12112  4.40774           2       100                    | 
|    i_0_4/i_1619/A1       NAND4_X1  Rise  0.9490 0.0000 0.0210                      1.52136                                                   | 
|    i_0_4/i_1619/ZN       NAND4_X1  Fall  0.9910 0.0420 0.0290             0.648759 4.94962  5.59838           3       100                    | 
|    i_0_4/i_1561/A2       NAND2_X1  Fall  0.9910 0.0000 0.0290                      1.50228                                                   | 
|    i_0_4/i_1561/ZN       NAND2_X1  Rise  1.0170 0.0260 0.0130             0.169041 1.59029  1.75933           1       100                    | 
|    i_0_4/i_1560/A1       NAND3_X1  Rise  1.0170 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_1560/ZN       NAND3_X1  Fall  1.0480 0.0310 0.0210             1.06755  4.83969  5.90725           3       100                    | 
|    i_0_4/i_1518/A1       NAND2_X1  Fall  1.0480 0.0000 0.0210                      1.5292                                                    | 
|    i_0_4/i_1518/ZN       NAND2_X1  Rise  1.0680 0.0200 0.0120             0.278493 1.59029  1.86878           1       100                    | 
|    i_0_4/i_1517/A1       NAND3_X1  Rise  1.0680 0.0000 0.0120                      1.59029                                                   | 
|    i_0_4/i_1517/ZN       NAND3_X1  Fall  1.0990 0.0310 0.0220             0.984195 4.86617  5.85037           3       100                    | 
|    i_0_4/i_1514/B2       AOI21_X1  Fall  1.0990 0.0000 0.0220                      1.40993                                                   | 
|    i_0_4/i_1514/ZN       AOI21_X1  Rise  1.1570 0.0580 0.0410             1.04438  4.84862  5.893             3       100                    | 
|    i_0_4/i_1403/B2       OAI21_X1  Rise  1.1570 0.0000 0.0410                      1.57189                                                   | 
|    i_0_4/i_1403/ZN       OAI21_X1  Fall  1.1920 0.0350 0.0200             0.485696 4.77975  5.26545           2       100                    | 
|    i_0_4/i_1312/A        OAI21_X2  Fall  1.1920 0.0000 0.0200                      2.88084                                                   | 
|    i_0_4/i_1312/ZN       OAI21_X2  Rise  1.2230 0.0310 0.0280             0.78029  6.93225  7.71254           3       100                    | 
|    i_0_4/i_1311/A1       NAND2_X2  Rise  1.2230 0.0000 0.0280                      3.0531                                                    | 
|    i_0_4/i_1311/ZN       NAND2_X2  Fall  1.2450 0.0220 0.0130             0.296266 6.7132   7.00946           1       100                    | 
|    i_0_4/i_1308/B2       AOI21_X4  Fall  1.2450 0.0000 0.0130                      5.63958                                                   | 
|    i_0_4/i_1308/ZN       AOI21_X4  Rise  1.2810 0.0360 0.0240             2.31077  6.89031  9.20109           3       100                    | 
|    i_0_4/i_1307/C1       OAI211_X2 Rise  1.2810 0.0000 0.0240                      2.99551                                                   | 
|    i_0_4/i_1307/ZN       OAI211_X2 Fall  1.3080 0.0270 0.0170             0.897568 4.65213  5.5497            2       100                    | 
|    i_0_4/i_1299/A1       NAND2_X2  Fall  1.3080 0.0000 0.0170                      2.92718                                                   | 
|    i_0_4/i_1299/ZN       NAND2_X2  Rise  1.3330 0.0250 0.0150             0.876218 7.32002  8.19624           2       100                    | 
|    i_0_4/i_1290/B1       AOI21_X4  Rise  1.3330 0.0000 0.0150                      6.40188                                                   | 
|    i_0_4/i_1290/ZN       AOI21_X4  Fall  1.3520 0.0190 0.0100             4.96944  6.87261  11.842            3       100                    | 
|    i_0_4/i_1202/A1       NAND3_X2  Fall  1.3530 0.0010 0.0100                      2.92717                                                   | 
|    i_0_4/i_1202/ZN       NAND3_X2  Rise  1.3750 0.0220 0.0170             3.15818  4.84118  7.99935           2       100                    | 
|    i_0_4/i_125/A1        NAND3_X1  Rise  1.3760 0.0010 0.0170    0.0010            1.59029                                                   | 
|    i_0_4/i_125/ZN        NAND3_X1  Fall  1.4100 0.0340 0.0230             0.936416 5.52327  6.45969           3       100                    | 
|    i_0_4/i_124/A1        NAND3_X1  Fall  1.4100 0.0000 0.0230                      1.56203                                                   | 
|    i_0_4/i_124/ZN        NAND3_X1  Rise  1.4330 0.0230 0.0130             0.551787 1.59029  2.14207           1       100                    | 
|    i_0_4/i_123/A1        NAND3_X1  Rise  1.4330 0.0000 0.0130                      1.59029                                                   | 
|    i_0_4/i_123/ZN        NAND3_X1  Fall  1.4680 0.0350 0.0250             1.83711  5.47004  7.30715           3       100                    | 
|    i_0_4/i_101/B1        AOI21_X1  Fall  1.4680 0.0000 0.0250                      1.44682                                                   | 
|    i_0_4/i_101/ZN        AOI21_X1  Rise  1.5140 0.0460 0.0330             0.357294 3.8948   4.2521            2       100                    | 
|    i_0_4/i_100/B1        OAI21_X1  Rise  1.5140 0.0000 0.0330                      1.66205                                                   | 
|    i_0_4/i_100/ZN        OAI21_X1  Fall  1.5470 0.0330 0.0200             1.06084  5.65079  6.71163           2       100                    | 
|    i_0_4/i_99/B1         AOI21_X1  Fall  1.5470 0.0000 0.0200                      1.44682                                                   | 
|    i_0_4/i_99/ZN         AOI21_X1  Rise  1.5820 0.0350 0.0260             0.343436 2.23275  2.57619           1       100                    | 
|    i_0_4/i_98/A          XNOR2_X1  Rise  1.5820 0.0000 0.0260                      2.23275                                                   | 
|    i_0_4/i_98/ZN         XNOR2_X1  Rise  1.6260 0.0440 0.0220             0.625056 1.70023  2.32529           1       100                    | 
|    i_0_4/i_97/A          INV_X1    Rise  1.6260 0.0000 0.0220                      1.70023                                                   | 
|    i_0_4/i_97/ZN         INV_X1    Fall  1.6580 0.0320 0.0190             6.40125  10.0123  16.4135           5       100                    | 
|    i_0_4/Res_imm[28]               Fall  1.6580 0.0000                                                                                       | 
|    i_0_1_137/A1          NOR4_X2   Fall  1.6590 0.0010 0.0190    0.0010            2.59991                                                   | 
|    i_0_1_137/ZN          NOR4_X2   Rise  1.7140 0.0550 0.0470             2.68216  1.65991  4.34208           1       100                    | 
|    i_0_1_136/A4          NAND4_X1  Rise  1.7200 0.0060 0.0470    0.0060            1.65991                                                   | 
|    i_0_1_136/ZN          NAND4_X1  Fall  1.7580 0.0380 0.0300             0.908901 1.70023  2.60913           1       100                    | 
|    sgo__sro_c221/A       INV_X1    Fall  1.7580 0.0000 0.0300                      1.54936                                                   | 
|    sgo__sro_c221/ZN      INV_X1    Rise  1.7800 0.0220 0.0120             0.347912 1.6642   2.01211           1       100                    | 
|    sgo__sro_c223/A2      NAND2_X1  Rise  1.7800 0.0000 0.0120                      1.6642                                                    | 
|    sgo__sro_c223/ZN      NAND2_X1  Fall  1.8080 0.0280 0.0200             4.68348  3.34692  8.0304            1       100                    | 
|    sgo__sro_c224/A2      NOR2_X2   Fall  1.8100 0.0020 0.0200    0.0010            3.17833                                                   | 
|    sgo__sro_c224/ZN      NOR2_X2   Rise  1.8430 0.0330 0.0170             0.144242 3.45099  3.59523           1       100                    | 
|    sgo__sro_c225/A2      NAND2_X2  Rise  1.8430 0.0000 0.0170                      3.45099                                                   | 
|    sgo__sro_c225/ZN      NAND2_X2  Fall  1.8640 0.0210 0.0110             1.3564   6.43046  7.78686           2       100                    | 
|    i_0_1_127/B1          AOI21_X2  Fall  1.8640 0.0000 0.0110                      2.72585                                                   | 
|    i_0_1_127/ZN          AOI21_X2  Rise  1.9150 0.0510 0.0490             2.62444  9.98707  12.6115           2       100                    | 
|    hfn_ipo_c121/A        BUF_X4    Rise  1.9150 0.0000 0.0490                      3.40189                                                   | 
|    hfn_ipo_c121/Z        BUF_X4    Rise  1.9840 0.0690 0.0450             16.7266  56.6635  73.3901           34      100                    | 
|    i_0_1_104/B1          AOI22_X1  Rise  1.9880 0.0040 0.0450                      1.58401                                                   | 
|    i_0_1_104/ZN          AOI22_X1  Fall  2.0190 0.0310 0.0200             0.36908  1.70023  2.06931           1       100                    | 
|    i_0_1_103/A           INV_X1    Fall  2.0190 0.0000 0.0200                      1.54936                                                   | 
|    i_0_1_103/ZN          INV_X1    Rise  2.0340 0.0150 0.0080             0.254674 0.914139 1.16881           1       100                    | 
|    Res_reg[52]/D         DLH_X1    Rise  2.0340 0.0000 0.0080                      0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[52]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Fall  1.0010 0.0010 0.1000          5.69802                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Rise  1.1290 0.1280 0.0790 63.515   57.2236  120.739           64      100      F    K        | 
|    Res_reg[52]/G DLH_X1   Rise  1.1350 0.0060 0.0790          0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1350 1.1350 | 
| time borrowed from endpoint              |  0.8990 2.0340 | 
| data required time                       |  2.0340        | 
|                                          |                | 
| data required time                       |  2.0340        | 
| data arrival time                        | -2.0340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0230 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0090 | 
| computed max time borrow          0.9860 | 
| user max time borrow              0.9770 | 
| allowed time borrow               0.9770 | 
| actual time borrow                0.8990 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.8990 | 
--------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 579M, CVMEM - 2111M, PVMEM - 2386M)
