#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 20 11:15:19 2022
# Process ID: 13880
# Current directory: d:/Downloads/coalab-master/CPU_core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17932 d:\Downloads\coalab-master\CPU_core\MiniMIPS32.xpr
# Log file: d:/Downloads/coalab-master/CPU_core/vivado.log
# Journal file: d:/Downloads/coalab-master/CPU_core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project d:/Downloads/coalab-master/CPU_core/MiniMIPS32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 712.297 ; gain = 120.074
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 782.484 ; gain = 59.016
add_bp {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v} 74
remove_bps -file {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v} -line 74
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.699 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/data_dep_data.coe}] [get_ips data_ram]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/data_dep_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol exe_in_delay_i, assumed default net type wire [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/xsim.dir/MiniMIPS32_SYS_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 20 12:16:50 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1050.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1050.340 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/branchjump_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/branchjump_data.coe}] [get_ips data_ram]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol exe_in_delay_i, assumed default net type wire [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1167.930 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/branchjump_data.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/branchjump_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol exe_in_delay_i, assumed default net type wire [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/data_dep_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol exe_in_delay_i, assumed default net type wire [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.121 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol exe_in_delay_i, assumed default net type wire [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.363 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_data.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_data.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol exe_in_delay_i, assumed default net type wire [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.062 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_data.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_data.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol exe_in_delay_i, assumed default net type wire [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.062 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_data.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_data.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.652 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/exception_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/exception_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_data.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1232.430 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/exception_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_data.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1234.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/exception_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_data.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -view {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.973 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/exception_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_data.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.926 ; gain = 0.000
save_wave_config {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/exception_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/arith_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/logic_op_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/shift_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mov_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/mem_op_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_data.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/data_dep_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/branchjump_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_inst.coe'
INFO: [SIM-utils-43] Exported 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim/pause_data.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7610dcaffef24b1f98084704173e9f72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.data_ram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 17:06:57 2022...
