# compile vhdl design source files
vhdl xil_defaultlib  "../../../and16_GATE.srcs/sources_1/new/and16_GATE.vhd"
vhdl xil_defaultlib  "../../../and16_GATE.srcs/sim_1/new/st_and16.vhd"

# Do not sort compile order
nosort
