
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//addr2line_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401980 <.init>:
  401980:	stp	x29, x30, [sp, #-16]!
  401984:	mov	x29, sp
  401988:	bl	401ed0 <ferror@plt+0x60>
  40198c:	ldp	x29, x30, [sp], #16
  401990:	ret

Disassembly of section .plt:

00000000004019a0 <memcpy@plt-0x20>:
  4019a0:	stp	x16, x30, [sp, #-16]!
  4019a4:	adrp	x16, 417000 <ferror@plt+0x15190>
  4019a8:	ldr	x17, [x16, #4088]
  4019ac:	add	x16, x16, #0xff8
  4019b0:	br	x17
  4019b4:	nop
  4019b8:	nop
  4019bc:	nop

00000000004019c0 <memcpy@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16190>
  4019c4:	ldr	x17, [x16]
  4019c8:	add	x16, x16, #0x0
  4019cc:	br	x17

00000000004019d0 <memmove@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x16190>
  4019d4:	ldr	x17, [x16, #8]
  4019d8:	add	x16, x16, #0x8
  4019dc:	br	x17

00000000004019e0 <mkstemps@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x16190>
  4019e4:	ldr	x17, [x16, #16]
  4019e8:	add	x16, x16, #0x10
  4019ec:	br	x17

00000000004019f0 <cplus_demangle_name_to_style@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x16190>
  4019f4:	ldr	x17, [x16, #24]
  4019f8:	add	x16, x16, #0x18
  4019fc:	br	x17

0000000000401a00 <strlen@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x16190>
  401a04:	ldr	x17, [x16, #32]
  401a08:	add	x16, x16, #0x20
  401a0c:	br	x17

0000000000401a10 <fputs@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x16190>
  401a14:	ldr	x17, [x16, #40]
  401a18:	add	x16, x16, #0x28
  401a1c:	br	x17

0000000000401a20 <bfd_scan_vma@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x16190>
  401a24:	ldr	x17, [x16, #48]
  401a28:	add	x16, x16, #0x30
  401a2c:	br	x17

0000000000401a30 <exit@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x16190>
  401a34:	ldr	x17, [x16, #56]
  401a38:	add	x16, x16, #0x38
  401a3c:	br	x17

0000000000401a40 <bfd_arch_list@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x16190>
  401a44:	ldr	x17, [x16, #64]
  401a48:	add	x16, x16, #0x40
  401a4c:	br	x17

0000000000401a50 <bfd_set_default_target@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x16190>
  401a54:	ldr	x17, [x16, #72]
  401a58:	add	x16, x16, #0x48
  401a5c:	br	x17

0000000000401a60 <ftell@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x16190>
  401a64:	ldr	x17, [x16, #80]
  401a68:	add	x16, x16, #0x50
  401a6c:	br	x17

0000000000401a70 <sprintf@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x16190>
  401a74:	ldr	x17, [x16, #88]
  401a78:	add	x16, x16, #0x58
  401a7c:	br	x17

0000000000401a80 <putc@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x16190>
  401a84:	ldr	x17, [x16, #96]
  401a88:	add	x16, x16, #0x60
  401a8c:	br	x17

0000000000401a90 <fputc@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x16190>
  401a94:	ldr	x17, [x16, #104]
  401a98:	add	x16, x16, #0x68
  401a9c:	br	x17

0000000000401aa0 <cplus_demangle_set_style@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401aa4:	ldr	x17, [x16, #112]
  401aa8:	add	x16, x16, #0x70
  401aac:	br	x17

0000000000401ab0 <ctime@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401ab4:	ldr	x17, [x16, #120]
  401ab8:	add	x16, x16, #0x78
  401abc:	br	x17

0000000000401ac0 <bfd_openr@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401ac4:	ldr	x17, [x16, #128]
  401ac8:	add	x16, x16, #0x80
  401acc:	br	x17

0000000000401ad0 <fclose@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401ad4:	ldr	x17, [x16, #136]
  401ad8:	add	x16, x16, #0x88
  401adc:	br	x17

0000000000401ae0 <atoi@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401ae4:	ldr	x17, [x16, #144]
  401ae8:	add	x16, x16, #0x90
  401aec:	br	x17

0000000000401af0 <fopen@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401af4:	ldr	x17, [x16, #152]
  401af8:	add	x16, x16, #0x98
  401afc:	br	x17

0000000000401b00 <xrealloc@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x16190>
  401b04:	ldr	x17, [x16, #160]
  401b08:	add	x16, x16, #0xa0
  401b0c:	br	x17

0000000000401b10 <bindtextdomain@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x16190>
  401b14:	ldr	x17, [x16, #168]
  401b18:	add	x16, x16, #0xa8
  401b1c:	br	x17

0000000000401b20 <bfd_target_list@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x16190>
  401b24:	ldr	x17, [x16, #176]
  401b28:	add	x16, x16, #0xb0
  401b2c:	br	x17

0000000000401b30 <__libc_start_main@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x16190>
  401b34:	ldr	x17, [x16, #184]
  401b38:	add	x16, x16, #0xb8
  401b3c:	br	x17

0000000000401b40 <bfd_get_error@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x16190>
  401b44:	ldr	x17, [x16, #192]
  401b48:	add	x16, x16, #0xc0
  401b4c:	br	x17

0000000000401b50 <memset@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x16190>
  401b54:	ldr	x17, [x16, #200]
  401b58:	add	x16, x16, #0xc8
  401b5c:	br	x17

0000000000401b60 <xmalloc@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x16190>
  401b64:	ldr	x17, [x16, #208]
  401b68:	add	x16, x16, #0xd0
  401b6c:	br	x17

0000000000401b70 <xmalloc_set_program_name@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x16190>
  401b74:	ldr	x17, [x16, #216]
  401b78:	add	x16, x16, #0xd8
  401b7c:	br	x17

0000000000401b80 <xstrdup@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x16190>
  401b84:	ldr	x17, [x16, #224]
  401b88:	add	x16, x16, #0xe0
  401b8c:	br	x17

0000000000401b90 <bfd_get_section_by_name@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x16190>
  401b94:	ldr	x17, [x16, #232]
  401b98:	add	x16, x16, #0xe8
  401b9c:	br	x17

0000000000401ba0 <bfd_init@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401ba4:	ldr	x17, [x16, #240]
  401ba8:	add	x16, x16, #0xf0
  401bac:	br	x17

0000000000401bb0 <strerror@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401bb4:	ldr	x17, [x16, #248]
  401bb8:	add	x16, x16, #0xf8
  401bbc:	br	x17

0000000000401bc0 <close@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401bc4:	ldr	x17, [x16, #256]
  401bc8:	add	x16, x16, #0x100
  401bcc:	br	x17

0000000000401bd0 <strrchr@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401bd4:	ldr	x17, [x16, #264]
  401bd8:	add	x16, x16, #0x108
  401bdc:	br	x17

0000000000401be0 <__gmon_start__@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401be4:	ldr	x17, [x16, #272]
  401be8:	add	x16, x16, #0x110
  401bec:	br	x17

0000000000401bf0 <bfd_set_format@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401bf4:	ldr	x17, [x16, #280]
  401bf8:	add	x16, x16, #0x118
  401bfc:	br	x17

0000000000401c00 <mkdtemp@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x16190>
  401c04:	ldr	x17, [x16, #288]
  401c08:	add	x16, x16, #0x120
  401c0c:	br	x17

0000000000401c10 <fseek@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x16190>
  401c14:	ldr	x17, [x16, #296]
  401c18:	add	x16, x16, #0x128
  401c1c:	br	x17

0000000000401c20 <abort@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x16190>
  401c24:	ldr	x17, [x16, #304]
  401c28:	add	x16, x16, #0x130
  401c2c:	br	x17

0000000000401c30 <access@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x16190>
  401c34:	ldr	x17, [x16, #312]
  401c38:	add	x16, x16, #0x138
  401c3c:	br	x17

0000000000401c40 <bfd_close_all_done@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x16190>
  401c44:	ldr	x17, [x16, #320]
  401c48:	add	x16, x16, #0x140
  401c4c:	br	x17

0000000000401c50 <puts@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x16190>
  401c54:	ldr	x17, [x16, #328]
  401c58:	add	x16, x16, #0x148
  401c5c:	br	x17

0000000000401c60 <textdomain@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x16190>
  401c64:	ldr	x17, [x16, #336]
  401c68:	add	x16, x16, #0x150
  401c6c:	br	x17

0000000000401c70 <getopt_long@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x16190>
  401c74:	ldr	x17, [x16, #344]
  401c78:	add	x16, x16, #0x158
  401c7c:	br	x17

0000000000401c80 <strcmp@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x16190>
  401c84:	ldr	x17, [x16, #352]
  401c88:	add	x16, x16, #0x160
  401c8c:	br	x17

0000000000401c90 <bfd_printable_arch_mach@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x16190>
  401c94:	ldr	x17, [x16, #360]
  401c98:	add	x16, x16, #0x168
  401c9c:	br	x17

0000000000401ca0 <fread@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401ca4:	ldr	x17, [x16, #368]
  401ca8:	add	x16, x16, #0x170
  401cac:	br	x17

0000000000401cb0 <bfd_iterate_over_targets@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401cb4:	ldr	x17, [x16, #376]
  401cb8:	add	x16, x16, #0x178
  401cbc:	br	x17

0000000000401cc0 <free@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401cc4:	ldr	x17, [x16, #384]
  401cc8:	add	x16, x16, #0x180
  401ccc:	br	x17

0000000000401cd0 <bfd_openw@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401cd4:	ldr	x17, [x16, #392]
  401cd8:	add	x16, x16, #0x188
  401cdc:	br	x17

0000000000401ce0 <fwrite@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401ce4:	ldr	x17, [x16, #400]
  401ce8:	add	x16, x16, #0x190
  401cec:	br	x17

0000000000401cf0 <bfd_set_error_program_name@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401cf4:	ldr	x17, [x16, #408]
  401cf8:	add	x16, x16, #0x198
  401cfc:	br	x17

0000000000401d00 <bfd_demangle@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x16190>
  401d04:	ldr	x17, [x16, #416]
  401d08:	add	x16, x16, #0x1a0
  401d0c:	br	x17

0000000000401d10 <fflush@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x16190>
  401d14:	ldr	x17, [x16, #424]
  401d18:	add	x16, x16, #0x1a8
  401d1c:	br	x17

0000000000401d20 <strcpy@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x16190>
  401d24:	ldr	x17, [x16, #432]
  401d28:	add	x16, x16, #0x1b0
  401d2c:	br	x17

0000000000401d30 <mkstemp@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x16190>
  401d34:	ldr	x17, [x16, #440]
  401d38:	add	x16, x16, #0x1b8
  401d3c:	br	x17

0000000000401d40 <xexit@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x16190>
  401d44:	ldr	x17, [x16, #448]
  401d48:	add	x16, x16, #0x1c0
  401d4c:	br	x17

0000000000401d50 <bfd_close@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x16190>
  401d54:	ldr	x17, [x16, #456]
  401d58:	add	x16, x16, #0x1c8
  401d5c:	br	x17

0000000000401d60 <bfd_check_format_matches@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x16190>
  401d64:	ldr	x17, [x16, #464]
  401d68:	add	x16, x16, #0x1d0
  401d6c:	br	x17

0000000000401d70 <bfd_errmsg@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x16190>
  401d74:	ldr	x17, [x16, #472]
  401d78:	add	x16, x16, #0x1d8
  401d7c:	br	x17

0000000000401d80 <bfd_check_format@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x16190>
  401d84:	ldr	x17, [x16, #480]
  401d88:	add	x16, x16, #0x1e0
  401d8c:	br	x17

0000000000401d90 <bfd_fprintf_vma@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x16190>
  401d94:	ldr	x17, [x16, #488]
  401d98:	add	x16, x16, #0x1e8
  401d9c:	br	x17

0000000000401da0 <vfprintf@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401da4:	ldr	x17, [x16, #496]
  401da8:	add	x16, x16, #0x1f0
  401dac:	br	x17

0000000000401db0 <printf@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401db4:	ldr	x17, [x16, #504]
  401db8:	add	x16, x16, #0x1f8
  401dbc:	br	x17

0000000000401dc0 <bfd_map_over_sections@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401dc4:	ldr	x17, [x16, #512]
  401dc8:	add	x16, x16, #0x200
  401dcc:	br	x17

0000000000401dd0 <__assert_fail@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401dd4:	ldr	x17, [x16, #520]
  401dd8:	add	x16, x16, #0x208
  401ddc:	br	x17

0000000000401de0 <__errno_location@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401de4:	ldr	x17, [x16, #528]
  401de8:	add	x16, x16, #0x210
  401dec:	br	x17

0000000000401df0 <getenv@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x16190>
  401df4:	ldr	x17, [x16, #536]
  401df8:	add	x16, x16, #0x218
  401dfc:	br	x17

0000000000401e00 <putchar@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x16190>
  401e04:	ldr	x17, [x16, #544]
  401e08:	add	x16, x16, #0x220
  401e0c:	br	x17

0000000000401e10 <__xstat@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x16190>
  401e14:	ldr	x17, [x16, #552]
  401e18:	add	x16, x16, #0x228
  401e1c:	br	x17

0000000000401e20 <unlink@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x16190>
  401e24:	ldr	x17, [x16, #560]
  401e28:	add	x16, x16, #0x230
  401e2c:	br	x17

0000000000401e30 <gettext@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x16190>
  401e34:	ldr	x17, [x16, #568]
  401e38:	add	x16, x16, #0x238
  401e3c:	br	x17

0000000000401e40 <fprintf@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x16190>
  401e44:	ldr	x17, [x16, #576]
  401e48:	add	x16, x16, #0x240
  401e4c:	br	x17

0000000000401e50 <fgets@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x16190>
  401e54:	ldr	x17, [x16, #584]
  401e58:	add	x16, x16, #0x248
  401e5c:	br	x17

0000000000401e60 <setlocale@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x16190>
  401e64:	ldr	x17, [x16, #592]
  401e68:	add	x16, x16, #0x250
  401e6c:	br	x17

0000000000401e70 <ferror@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x16190>
  401e74:	ldr	x17, [x16, #600]
  401e78:	add	x16, x16, #0x258
  401e7c:	br	x17

Disassembly of section .text:

0000000000401e80 <.text>:
  401e80:	mov	x29, #0x0                   	// #0
  401e84:	mov	x30, #0x0                   	// #0
  401e88:	mov	x5, x0
  401e8c:	ldr	x1, [sp]
  401e90:	add	x2, sp, #0x8
  401e94:	mov	x6, sp
  401e98:	movz	x0, #0x0, lsl #48
  401e9c:	movk	x0, #0x0, lsl #32
  401ea0:	movk	x0, #0x40, lsl #16
  401ea4:	movk	x0, #0x2bbc
  401ea8:	movz	x3, #0x0, lsl #48
  401eac:	movk	x3, #0x0, lsl #32
  401eb0:	movk	x3, #0x40, lsl #16
  401eb4:	movk	x3, #0x57c8
  401eb8:	movz	x4, #0x0, lsl #48
  401ebc:	movk	x4, #0x0, lsl #32
  401ec0:	movk	x4, #0x40, lsl #16
  401ec4:	movk	x4, #0x5848
  401ec8:	bl	401b30 <__libc_start_main@plt>
  401ecc:	bl	401c20 <abort@plt>
  401ed0:	adrp	x0, 417000 <ferror@plt+0x15190>
  401ed4:	ldr	x0, [x0, #4064]
  401ed8:	cbz	x0, 401ee0 <ferror@plt+0x70>
  401edc:	b	401be0 <__gmon_start__@plt>
  401ee0:	ret
  401ee4:	nop
  401ee8:	adrp	x0, 418000 <ferror@plt+0x16190>
  401eec:	add	x0, x0, #0x478
  401ef0:	adrp	x1, 418000 <ferror@plt+0x16190>
  401ef4:	add	x1, x1, #0x478
  401ef8:	cmp	x1, x0
  401efc:	b.eq	401f14 <ferror@plt+0xa4>  // b.none
  401f00:	adrp	x1, 405000 <ferror@plt+0x3190>
  401f04:	ldr	x1, [x1, #2168]
  401f08:	cbz	x1, 401f14 <ferror@plt+0xa4>
  401f0c:	mov	x16, x1
  401f10:	br	x16
  401f14:	ret
  401f18:	adrp	x0, 418000 <ferror@plt+0x16190>
  401f1c:	add	x0, x0, #0x478
  401f20:	adrp	x1, 418000 <ferror@plt+0x16190>
  401f24:	add	x1, x1, #0x478
  401f28:	sub	x1, x1, x0
  401f2c:	lsr	x2, x1, #63
  401f30:	add	x1, x2, x1, asr #3
  401f34:	cmp	xzr, x1, asr #1
  401f38:	asr	x1, x1, #1
  401f3c:	b.eq	401f54 <ferror@plt+0xe4>  // b.none
  401f40:	adrp	x2, 405000 <ferror@plt+0x3190>
  401f44:	ldr	x2, [x2, #2176]
  401f48:	cbz	x2, 401f54 <ferror@plt+0xe4>
  401f4c:	mov	x16, x2
  401f50:	br	x16
  401f54:	ret
  401f58:	stp	x29, x30, [sp, #-32]!
  401f5c:	mov	x29, sp
  401f60:	str	x19, [sp, #16]
  401f64:	adrp	x19, 418000 <ferror@plt+0x16190>
  401f68:	ldrb	w0, [x19, #1184]
  401f6c:	cbnz	w0, 401f7c <ferror@plt+0x10c>
  401f70:	bl	401ee8 <ferror@plt+0x78>
  401f74:	mov	w0, #0x1                   	// #1
  401f78:	strb	w0, [x19, #1184]
  401f7c:	ldr	x19, [sp, #16]
  401f80:	ldp	x29, x30, [sp], #32
  401f84:	ret
  401f88:	b	401f18 <ferror@plt+0xa8>
  401f8c:	sub	sp, sp, #0x10
  401f90:	str	x0, [sp, #8]
  401f94:	ldr	x0, [sp, #8]
  401f98:	ldr	x0, [x0, #56]
  401f9c:	add	sp, sp, #0x10
  401fa0:	ret
  401fa4:	sub	sp, sp, #0x10
  401fa8:	str	x0, [sp, #8]
  401fac:	ldr	x0, [sp, #8]
  401fb0:	ldr	x0, [x0, #40]
  401fb4:	add	sp, sp, #0x10
  401fb8:	ret
  401fbc:	sub	sp, sp, #0x10
  401fc0:	str	x0, [sp, #8]
  401fc4:	ldr	x0, [sp, #8]
  401fc8:	ldr	w0, [x0, #32]
  401fcc:	add	sp, sp, #0x10
  401fd0:	ret
  401fd4:	sub	sp, sp, #0x10
  401fd8:	str	x0, [sp, #8]
  401fdc:	ldr	x0, [sp, #8]
  401fe0:	ldr	x0, [x0]
  401fe4:	add	sp, sp, #0x10
  401fe8:	ret
  401fec:	sub	sp, sp, #0x10
  401ff0:	str	x0, [sp, #8]
  401ff4:	ldr	x0, [sp, #8]
  401ff8:	ldr	w0, [x0, #72]
  401ffc:	add	sp, sp, #0x10
  402000:	ret
  402004:	sub	sp, sp, #0x10
  402008:	str	x0, [sp, #8]
  40200c:	ldr	x0, [sp, #8]
  402010:	ldr	x0, [x0, #8]
  402014:	ldr	w0, [x0, #8]
  402018:	add	sp, sp, #0x10
  40201c:	ret
  402020:	stp	x29, x30, [sp, #-32]!
  402024:	mov	x29, sp
  402028:	str	x0, [sp, #24]
  40202c:	str	w1, [sp, #20]
  402030:	adrp	x0, 405000 <ferror@plt+0x3190>
  402034:	add	x0, x0, #0x958
  402038:	bl	401e30 <gettext@plt>
  40203c:	mov	x1, x0
  402040:	adrp	x0, 418000 <ferror@plt+0x16190>
  402044:	add	x0, x0, #0x518
  402048:	ldr	x0, [x0]
  40204c:	mov	x2, x0
  402050:	ldr	x0, [sp, #24]
  402054:	bl	401e40 <fprintf@plt>
  402058:	adrp	x0, 405000 <ferror@plt+0x3190>
  40205c:	add	x0, x0, #0x980
  402060:	bl	401e30 <gettext@plt>
  402064:	mov	x1, x0
  402068:	ldr	x0, [sp, #24]
  40206c:	bl	401e40 <fprintf@plt>
  402070:	adrp	x0, 405000 <ferror@plt+0x3190>
  402074:	add	x0, x0, #0x9b8
  402078:	bl	401e30 <gettext@plt>
  40207c:	mov	x1, x0
  402080:	ldr	x0, [sp, #24]
  402084:	bl	401e40 <fprintf@plt>
  402088:	adrp	x0, 405000 <ferror@plt+0x3190>
  40208c:	add	x0, x0, #0xa10
  402090:	bl	401e30 <gettext@plt>
  402094:	mov	x1, x0
  402098:	ldr	x0, [sp, #24]
  40209c:	bl	401e40 <fprintf@plt>
  4020a0:	adrp	x0, 418000 <ferror@plt+0x16190>
  4020a4:	add	x0, x0, #0x518
  4020a8:	ldr	x0, [x0]
  4020ac:	ldr	x1, [sp, #24]
  4020b0:	bl	403674 <ferror@plt+0x1804>
  4020b4:	mov	w0, #0x3c                  	// #60
  4020b8:	cmp	w0, #0x0
  4020bc:	b.eq	4020ec <ferror@plt+0x27c>  // b.none
  4020c0:	ldr	w0, [sp, #20]
  4020c4:	cmp	w0, #0x0
  4020c8:	b.ne	4020ec <ferror@plt+0x27c>  // b.any
  4020cc:	adrp	x0, 405000 <ferror@plt+0x3190>
  4020d0:	add	x0, x0, #0xd48
  4020d4:	bl	401e30 <gettext@plt>
  4020d8:	mov	x1, x0
  4020dc:	adrp	x0, 405000 <ferror@plt+0x3190>
  4020e0:	add	x2, x0, #0xd60
  4020e4:	ldr	x0, [sp, #24]
  4020e8:	bl	401e40 <fprintf@plt>
  4020ec:	ldr	w0, [sp, #20]
  4020f0:	bl	401a30 <exit@plt>
  4020f4:	stp	x29, x30, [sp, #-64]!
  4020f8:	mov	x29, sp
  4020fc:	str	x0, [sp, #24]
  402100:	str	wzr, [sp, #44]
  402104:	ldr	x0, [sp, #24]
  402108:	bl	401fec <ferror@plt+0x17c>
  40210c:	and	w0, w0, #0x10
  402110:	cmp	w0, #0x0
  402114:	b.eq	4022bc <ferror@plt+0x44c>  // b.none
  402118:	ldr	x0, [sp, #24]
  40211c:	ldr	x0, [x0, #8]
  402120:	ldr	x1, [x0, #496]
  402124:	ldr	x0, [sp, #24]
  402128:	blr	x1
  40212c:	str	x0, [sp, #56]
  402130:	ldr	x0, [sp, #56]
  402134:	cmp	x0, #0x0
  402138:	b.ne	40215c <ferror@plt+0x2ec>  // b.any
  40213c:	ldr	x0, [sp, #24]
  402140:	ldr	x0, [x0, #8]
  402144:	ldr	x1, [x0, #832]
  402148:	ldr	x0, [sp, #24]
  40214c:	blr	x1
  402150:	str	x0, [sp, #56]
  402154:	mov	w0, #0x1                   	// #1
  402158:	str	w0, [sp, #44]
  40215c:	ldr	x0, [sp, #56]
  402160:	cmp	x0, #0x0
  402164:	b.ge	402174 <ferror@plt+0x304>  // b.tcont
  402168:	ldr	x0, [sp, #24]
  40216c:	bl	401fd4 <ferror@plt+0x164>
  402170:	bl	403344 <ferror@plt+0x14d4>
  402174:	ldr	x0, [sp, #56]
  402178:	bl	401b60 <xmalloc@plt>
  40217c:	mov	x1, x0
  402180:	adrp	x0, 418000 <ferror@plt+0x16190>
  402184:	add	x0, x0, #0x4d0
  402188:	str	x1, [x0]
  40218c:	ldr	w0, [sp, #44]
  402190:	cmp	w0, #0x0
  402194:	b.eq	4021c4 <ferror@plt+0x354>  // b.none
  402198:	ldr	x0, [sp, #24]
  40219c:	ldr	x0, [x0, #8]
  4021a0:	ldr	x2, [x0, #840]
  4021a4:	adrp	x0, 418000 <ferror@plt+0x16190>
  4021a8:	add	x0, x0, #0x4d0
  4021ac:	ldr	x0, [x0]
  4021b0:	mov	x1, x0
  4021b4:	ldr	x0, [sp, #24]
  4021b8:	blr	x2
  4021bc:	str	x0, [sp, #48]
  4021c0:	b	4021ec <ferror@plt+0x37c>
  4021c4:	ldr	x0, [sp, #24]
  4021c8:	ldr	x0, [x0, #8]
  4021cc:	ldr	x2, [x0, #504]
  4021d0:	adrp	x0, 418000 <ferror@plt+0x16190>
  4021d4:	add	x0, x0, #0x4d0
  4021d8:	ldr	x0, [x0]
  4021dc:	mov	x1, x0
  4021e0:	ldr	x0, [sp, #24]
  4021e4:	blr	x2
  4021e8:	str	x0, [sp, #48]
  4021ec:	ldr	x0, [sp, #48]
  4021f0:	cmp	x0, #0x0
  4021f4:	b.ge	402204 <ferror@plt+0x394>  // b.tcont
  4021f8:	ldr	x0, [sp, #24]
  4021fc:	bl	401fd4 <ferror@plt+0x164>
  402200:	bl	403344 <ferror@plt+0x14d4>
  402204:	ldr	x0, [sp, #48]
  402208:	cmp	x0, #0x0
  40220c:	b.ne	402290 <ferror@plt+0x420>  // b.any
  402210:	ldr	w0, [sp, #44]
  402214:	cmp	w0, #0x0
  402218:	b.ne	402290 <ferror@plt+0x420>  // b.any
  40221c:	ldr	x0, [sp, #24]
  402220:	ldr	x0, [x0, #8]
  402224:	ldr	x1, [x0, #832]
  402228:	ldr	x0, [sp, #24]
  40222c:	blr	x1
  402230:	str	x0, [sp, #56]
  402234:	ldr	x0, [sp, #56]
  402238:	cmp	x0, #0x0
  40223c:	b.le	402290 <ferror@plt+0x420>
  402240:	adrp	x0, 418000 <ferror@plt+0x16190>
  402244:	add	x0, x0, #0x4d0
  402248:	ldr	x0, [x0]
  40224c:	bl	401cc0 <free@plt>
  402250:	ldr	x0, [sp, #56]
  402254:	bl	401b60 <xmalloc@plt>
  402258:	mov	x1, x0
  40225c:	adrp	x0, 418000 <ferror@plt+0x16190>
  402260:	add	x0, x0, #0x4d0
  402264:	str	x1, [x0]
  402268:	ldr	x0, [sp, #24]
  40226c:	ldr	x0, [x0, #8]
  402270:	ldr	x2, [x0, #840]
  402274:	adrp	x0, 418000 <ferror@plt+0x16190>
  402278:	add	x0, x0, #0x4d0
  40227c:	ldr	x0, [x0]
  402280:	mov	x1, x0
  402284:	ldr	x0, [sp, #24]
  402288:	blr	x2
  40228c:	str	x0, [sp, #48]
  402290:	ldr	x0, [sp, #48]
  402294:	cmp	x0, #0x0
  402298:	b.gt	4022c0 <ferror@plt+0x450>
  40229c:	adrp	x0, 418000 <ferror@plt+0x16190>
  4022a0:	add	x0, x0, #0x4d0
  4022a4:	ldr	x0, [x0]
  4022a8:	bl	401cc0 <free@plt>
  4022ac:	adrp	x0, 418000 <ferror@plt+0x16190>
  4022b0:	add	x0, x0, #0x4d0
  4022b4:	str	xzr, [x0]
  4022b8:	b	4022c0 <ferror@plt+0x450>
  4022bc:	nop
  4022c0:	ldp	x29, x30, [sp], #64
  4022c4:	ret
  4022c8:	stp	x29, x30, [sp, #-64]!
  4022cc:	mov	x29, sp
  4022d0:	str	x0, [sp, #40]
  4022d4:	str	x1, [sp, #32]
  4022d8:	str	x2, [sp, #24]
  4022dc:	adrp	x0, 418000 <ferror@plt+0x16190>
  4022e0:	add	x0, x0, #0x4f8
  4022e4:	ldr	w0, [x0]
  4022e8:	cmp	w0, #0x0
  4022ec:	b.ne	4023c8 <ferror@plt+0x558>  // b.any
  4022f0:	ldr	x0, [sp, #32]
  4022f4:	bl	401fbc <ferror@plt+0x14c>
  4022f8:	and	w0, w0, #0x1
  4022fc:	cmp	w0, #0x0
  402300:	b.eq	4023d0 <ferror@plt+0x560>  // b.none
  402304:	ldr	x0, [sp, #32]
  402308:	bl	401fa4 <ferror@plt+0x134>
  40230c:	str	x0, [sp, #56]
  402310:	adrp	x0, 418000 <ferror@plt+0x16190>
  402314:	add	x0, x0, #0x4d8
  402318:	ldr	x0, [x0]
  40231c:	ldr	x1, [sp, #56]
  402320:	cmp	x1, x0
  402324:	b.hi	4023d8 <ferror@plt+0x568>  // b.pmore
  402328:	ldr	x0, [sp, #32]
  40232c:	bl	401f8c <ferror@plt+0x11c>
  402330:	str	x0, [sp, #48]
  402334:	ldr	x1, [sp, #56]
  402338:	ldr	x0, [sp, #48]
  40233c:	add	x1, x1, x0
  402340:	adrp	x0, 418000 <ferror@plt+0x16190>
  402344:	add	x0, x0, #0x4d8
  402348:	ldr	x0, [x0]
  40234c:	cmp	x1, x0
  402350:	b.ls	4023e0 <ferror@plt+0x570>  // b.plast
  402354:	ldr	x0, [sp, #40]
  402358:	ldr	x0, [x0, #8]
  40235c:	ldr	x8, [x0, #568]
  402360:	adrp	x0, 418000 <ferror@plt+0x16190>
  402364:	add	x0, x0, #0x4d0
  402368:	ldr	x9, [x0]
  40236c:	adrp	x0, 418000 <ferror@plt+0x16190>
  402370:	add	x0, x0, #0x4d8
  402374:	ldr	x1, [x0]
  402378:	ldr	x0, [sp, #56]
  40237c:	sub	x1, x1, x0
  402380:	adrp	x0, 418000 <ferror@plt+0x16190>
  402384:	add	x7, x0, #0x4f4
  402388:	adrp	x0, 418000 <ferror@plt+0x16190>
  40238c:	add	x6, x0, #0x4f0
  402390:	adrp	x0, 418000 <ferror@plt+0x16190>
  402394:	add	x5, x0, #0x4e8
  402398:	adrp	x0, 418000 <ferror@plt+0x16190>
  40239c:	add	x4, x0, #0x4e0
  4023a0:	mov	x3, x1
  4023a4:	ldr	x2, [sp, #32]
  4023a8:	mov	x1, x9
  4023ac:	ldr	x0, [sp, #40]
  4023b0:	blr	x8
  4023b4:	mov	w1, w0
  4023b8:	adrp	x0, 418000 <ferror@plt+0x16190>
  4023bc:	add	x0, x0, #0x4f8
  4023c0:	str	w1, [x0]
  4023c4:	b	4023e4 <ferror@plt+0x574>
  4023c8:	nop
  4023cc:	b	4023e4 <ferror@plt+0x574>
  4023d0:	nop
  4023d4:	b	4023e4 <ferror@plt+0x574>
  4023d8:	nop
  4023dc:	b	4023e4 <ferror@plt+0x574>
  4023e0:	nop
  4023e4:	ldp	x29, x30, [sp], #64
  4023e8:	ret
  4023ec:	stp	x29, x30, [sp, #-48]!
  4023f0:	mov	x29, sp
  4023f4:	str	x0, [sp, #24]
  4023f8:	str	x1, [sp, #16]
  4023fc:	adrp	x0, 418000 <ferror@plt+0x16190>
  402400:	add	x0, x0, #0x4f8
  402404:	ldr	w0, [x0]
  402408:	cmp	w0, #0x0
  40240c:	b.ne	4024b0 <ferror@plt+0x640>  // b.any
  402410:	ldr	x0, [sp, #16]
  402414:	bl	401fbc <ferror@plt+0x14c>
  402418:	and	w0, w0, #0x1
  40241c:	cmp	w0, #0x0
  402420:	b.eq	4024b8 <ferror@plt+0x648>  // b.none
  402424:	ldr	x0, [sp, #16]
  402428:	bl	401f8c <ferror@plt+0x11c>
  40242c:	str	x0, [sp, #40]
  402430:	adrp	x0, 418000 <ferror@plt+0x16190>
  402434:	add	x0, x0, #0x4d8
  402438:	ldr	x0, [x0]
  40243c:	ldr	x1, [sp, #40]
  402440:	cmp	x1, x0
  402444:	b.ls	4024c0 <ferror@plt+0x650>  // b.plast
  402448:	ldr	x0, [sp, #24]
  40244c:	ldr	x0, [x0, #8]
  402450:	ldr	x8, [x0, #568]
  402454:	adrp	x0, 418000 <ferror@plt+0x16190>
  402458:	add	x0, x0, #0x4d0
  40245c:	ldr	x1, [x0]
  402460:	adrp	x0, 418000 <ferror@plt+0x16190>
  402464:	add	x0, x0, #0x4d8
  402468:	ldr	x2, [x0]
  40246c:	adrp	x0, 418000 <ferror@plt+0x16190>
  402470:	add	x7, x0, #0x4f4
  402474:	adrp	x0, 418000 <ferror@plt+0x16190>
  402478:	add	x6, x0, #0x4f0
  40247c:	adrp	x0, 418000 <ferror@plt+0x16190>
  402480:	add	x5, x0, #0x4e8
  402484:	adrp	x0, 418000 <ferror@plt+0x16190>
  402488:	add	x4, x0, #0x4e0
  40248c:	mov	x3, x2
  402490:	ldr	x2, [sp, #16]
  402494:	ldr	x0, [sp, #24]
  402498:	blr	x8
  40249c:	mov	w1, w0
  4024a0:	adrp	x0, 418000 <ferror@plt+0x16190>
  4024a4:	add	x0, x0, #0x4f8
  4024a8:	str	w1, [x0]
  4024ac:	b	4024c4 <ferror@plt+0x654>
  4024b0:	nop
  4024b4:	b	4024c4 <ferror@plt+0x654>
  4024b8:	nop
  4024bc:	b	4024c4 <ferror@plt+0x654>
  4024c0:	nop
  4024c4:	ldp	x29, x30, [sp], #48
  4024c8:	ret
  4024cc:	stp	x29, x30, [sp, #-192]!
  4024d0:	mov	x29, sp
  4024d4:	str	x0, [sp, #24]
  4024d8:	str	x1, [sp, #16]
  4024dc:	adrp	x0, 418000 <ferror@plt+0x16190>
  4024e0:	add	x0, x0, #0x4c0
  4024e4:	ldr	w0, [x0]
  4024e8:	cmp	w0, #0x0
  4024ec:	cset	w0, eq  // eq = none
  4024f0:	and	w0, w0, #0xff
  4024f4:	str	w0, [sp, #172]
  4024f8:	ldr	w0, [sp, #172]
  4024fc:	cmp	w0, #0x0
  402500:	b.eq	402554 <ferror@plt+0x6e4>  // b.none
  402504:	adrp	x0, 418000 <ferror@plt+0x16190>
  402508:	add	x0, x0, #0x498
  40250c:	ldr	x1, [x0]
  402510:	add	x0, sp, #0x28
  402514:	mov	x2, x1
  402518:	mov	w1, #0x64                  	// #100
  40251c:	bl	401e50 <fgets@plt>
  402520:	cmp	x0, #0x0
  402524:	b.ne	402530 <ferror@plt+0x6c0>  // b.any
  402528:	nop
  40252c:	b	402a3c <ferror@plt+0xbcc>
  402530:	add	x0, sp, #0x28
  402534:	mov	w2, #0x10                  	// #16
  402538:	mov	x1, #0x0                   	// #0
  40253c:	bl	401a20 <bfd_scan_vma@plt>
  402540:	mov	x1, x0
  402544:	adrp	x0, 418000 <ferror@plt+0x16190>
  402548:	add	x0, x0, #0x4d8
  40254c:	str	x1, [x0]
  402550:	b	4025c0 <ferror@plt+0x750>
  402554:	adrp	x0, 418000 <ferror@plt+0x16190>
  402558:	add	x0, x0, #0x4c0
  40255c:	ldr	w0, [x0]
  402560:	cmp	w0, #0x0
  402564:	b.le	402a38 <ferror@plt+0xbc8>
  402568:	adrp	x0, 418000 <ferror@plt+0x16190>
  40256c:	add	x0, x0, #0x4c0
  402570:	ldr	w0, [x0]
  402574:	sub	w1, w0, #0x1
  402578:	adrp	x0, 418000 <ferror@plt+0x16190>
  40257c:	add	x0, x0, #0x4c0
  402580:	str	w1, [x0]
  402584:	adrp	x0, 418000 <ferror@plt+0x16190>
  402588:	add	x0, x0, #0x4c8
  40258c:	ldr	x0, [x0]
  402590:	add	x2, x0, #0x8
  402594:	adrp	x1, 418000 <ferror@plt+0x16190>
  402598:	add	x1, x1, #0x4c8
  40259c:	str	x2, [x1]
  4025a0:	ldr	x0, [x0]
  4025a4:	mov	w2, #0x10                  	// #16
  4025a8:	mov	x1, #0x0                   	// #0
  4025ac:	bl	401a20 <bfd_scan_vma@plt>
  4025b0:	mov	x1, x0
  4025b4:	adrp	x0, 418000 <ferror@plt+0x16190>
  4025b8:	add	x0, x0, #0x4d8
  4025bc:	str	x1, [x0]
  4025c0:	ldr	x0, [sp, #24]
  4025c4:	bl	402004 <ferror@plt+0x194>
  4025c8:	cmp	w0, #0x5
  4025cc:	b.ne	402664 <ferror@plt+0x7f4>  // b.any
  4025d0:	ldr	x0, [sp, #24]
  4025d4:	ldr	x0, [x0, #8]
  4025d8:	ldr	x0, [x0, #880]
  4025dc:	str	x0, [sp, #160]
  4025e0:	ldr	x0, [sp, #160]
  4025e4:	ldr	x0, [x0, #784]
  4025e8:	ldrb	w0, [x0, #10]
  4025ec:	sub	w0, w0, #0x1
  4025f0:	mov	x1, #0x1                   	// #1
  4025f4:	lsl	x0, x1, x0
  4025f8:	str	x0, [sp, #152]
  4025fc:	ldr	x0, [sp, #152]
  402600:	lsl	x0, x0, #1
  402604:	sub	x1, x0, #0x1
  402608:	adrp	x0, 418000 <ferror@plt+0x16190>
  40260c:	add	x0, x0, #0x4d8
  402610:	ldr	x0, [x0]
  402614:	and	x1, x1, x0
  402618:	adrp	x0, 418000 <ferror@plt+0x16190>
  40261c:	add	x0, x0, #0x4d8
  402620:	str	x1, [x0]
  402624:	ldr	x0, [sp, #160]
  402628:	ldrb	w0, [x0, #929]
  40262c:	and	w0, w0, #0x1
  402630:	and	w0, w0, #0xff
  402634:	cmp	w0, #0x0
  402638:	b.eq	402664 <ferror@plt+0x7f4>  // b.none
  40263c:	adrp	x0, 418000 <ferror@plt+0x16190>
  402640:	add	x0, x0, #0x4d8
  402644:	ldr	x1, [x0]
  402648:	ldr	x0, [sp, #152]
  40264c:	eor	x1, x1, x0
  402650:	ldr	x0, [sp, #152]
  402654:	sub	x1, x1, x0
  402658:	adrp	x0, 418000 <ferror@plt+0x16190>
  40265c:	add	x0, x0, #0x4d8
  402660:	str	x1, [x0]
  402664:	adrp	x0, 418000 <ferror@plt+0x16190>
  402668:	add	x0, x0, #0x4ac
  40266c:	ldr	w0, [x0]
  402670:	cmp	w0, #0x0
  402674:	b.eq	4026d4 <ferror@plt+0x864>  // b.none
  402678:	adrp	x0, 405000 <ferror@plt+0x3190>
  40267c:	add	x0, x0, #0xd88
  402680:	bl	401db0 <printf@plt>
  402684:	adrp	x0, 418000 <ferror@plt+0x16190>
  402688:	add	x0, x0, #0x490
  40268c:	ldr	x1, [x0]
  402690:	adrp	x0, 418000 <ferror@plt+0x16190>
  402694:	add	x0, x0, #0x4d8
  402698:	ldr	x0, [x0]
  40269c:	mov	x2, x0
  4026a0:	ldr	x0, [sp, #24]
  4026a4:	bl	401d90 <bfd_fprintf_vma@plt>
  4026a8:	adrp	x0, 418000 <ferror@plt+0x16190>
  4026ac:	add	x0, x0, #0x4b8
  4026b0:	ldr	w0, [x0]
  4026b4:	cmp	w0, #0x0
  4026b8:	b.eq	4026cc <ferror@plt+0x85c>  // b.none
  4026bc:	adrp	x0, 405000 <ferror@plt+0x3190>
  4026c0:	add	x0, x0, #0xd90
  4026c4:	bl	401db0 <printf@plt>
  4026c8:	b	4026d4 <ferror@plt+0x864>
  4026cc:	mov	w0, #0xa                   	// #10
  4026d0:	bl	401e00 <putchar@plt>
  4026d4:	adrp	x0, 418000 <ferror@plt+0x16190>
  4026d8:	add	x0, x0, #0x4f8
  4026dc:	str	wzr, [x0]
  4026e0:	ldr	x0, [sp, #16]
  4026e4:	cmp	x0, #0x0
  4026e8:	b.eq	4026fc <ferror@plt+0x88c>  // b.none
  4026ec:	ldr	x1, [sp, #16]
  4026f0:	ldr	x0, [sp, #24]
  4026f4:	bl	4023ec <ferror@plt+0x57c>
  4026f8:	b	402710 <ferror@plt+0x8a0>
  4026fc:	mov	x2, #0x0                   	// #0
  402700:	adrp	x0, 402000 <ferror@plt+0x190>
  402704:	add	x1, x0, #0x2c8
  402708:	ldr	x0, [sp, #24]
  40270c:	bl	401dc0 <bfd_map_over_sections@plt>
  402710:	adrp	x0, 418000 <ferror@plt+0x16190>
  402714:	add	x0, x0, #0x4f8
  402718:	ldr	w0, [x0]
  40271c:	cmp	w0, #0x0
  402720:	b.ne	402778 <ferror@plt+0x908>  // b.any
  402724:	adrp	x0, 418000 <ferror@plt+0x16190>
  402728:	add	x0, x0, #0x4b0
  40272c:	ldr	w0, [x0]
  402730:	cmp	w0, #0x0
  402734:	b.eq	402768 <ferror@plt+0x8f8>  // b.none
  402738:	adrp	x0, 418000 <ferror@plt+0x16190>
  40273c:	add	x0, x0, #0x4b8
  402740:	ldr	w0, [x0]
  402744:	cmp	w0, #0x0
  402748:	b.eq	40275c <ferror@plt+0x8ec>  // b.none
  40274c:	adrp	x0, 405000 <ferror@plt+0x3190>
  402750:	add	x0, x0, #0xd98
  402754:	bl	401db0 <printf@plt>
  402758:	b	402768 <ferror@plt+0x8f8>
  40275c:	adrp	x0, 405000 <ferror@plt+0x3190>
  402760:	add	x0, x0, #0xda0
  402764:	bl	401c50 <puts@plt>
  402768:	adrp	x0, 405000 <ferror@plt+0x3190>
  40276c:	add	x0, x0, #0xda8
  402770:	bl	401c50 <puts@plt>
  402774:	b	402a24 <ferror@plt+0xbb4>
  402778:	adrp	x0, 418000 <ferror@plt+0x16190>
  40277c:	add	x0, x0, #0x4b0
  402780:	ldr	w0, [x0]
  402784:	cmp	w0, #0x0
  402788:	b.eq	402868 <ferror@plt+0x9f8>  // b.none
  40278c:	str	xzr, [sp, #176]
  402790:	adrp	x0, 418000 <ferror@plt+0x16190>
  402794:	add	x0, x0, #0x4e8
  402798:	ldr	x0, [x0]
  40279c:	str	x0, [sp, #184]
  4027a0:	ldr	x0, [sp, #184]
  4027a4:	cmp	x0, #0x0
  4027a8:	b.eq	4027bc <ferror@plt+0x94c>  // b.none
  4027ac:	ldr	x0, [sp, #184]
  4027b0:	ldrb	w0, [x0]
  4027b4:	cmp	w0, #0x0
  4027b8:	b.ne	4027cc <ferror@plt+0x95c>  // b.any
  4027bc:	adrp	x0, 405000 <ferror@plt+0x3190>
  4027c0:	add	x0, x0, #0xda0
  4027c4:	str	x0, [sp, #184]
  4027c8:	b	402814 <ferror@plt+0x9a4>
  4027cc:	adrp	x0, 418000 <ferror@plt+0x16190>
  4027d0:	add	x0, x0, #0x4b4
  4027d4:	ldr	w0, [x0]
  4027d8:	cmp	w0, #0x0
  4027dc:	b.eq	402814 <ferror@plt+0x9a4>  // b.none
  4027e0:	adrp	x0, 418000 <ferror@plt+0x16190>
  4027e4:	add	x0, x0, #0x270
  4027e8:	ldr	w0, [x0]
  4027ec:	mov	w2, w0
  4027f0:	ldr	x1, [sp, #184]
  4027f4:	ldr	x0, [sp, #24]
  4027f8:	bl	401d00 <bfd_demangle@plt>
  4027fc:	str	x0, [sp, #176]
  402800:	ldr	x0, [sp, #176]
  402804:	cmp	x0, #0x0
  402808:	b.eq	402814 <ferror@plt+0x9a4>  // b.none
  40280c:	ldr	x0, [sp, #176]
  402810:	str	x0, [sp, #184]
  402814:	ldr	x1, [sp, #184]
  402818:	adrp	x0, 405000 <ferror@plt+0x3190>
  40281c:	add	x0, x0, #0xdb0
  402820:	bl	401db0 <printf@plt>
  402824:	adrp	x0, 418000 <ferror@plt+0x16190>
  402828:	add	x0, x0, #0x4b8
  40282c:	ldr	w0, [x0]
  402830:	cmp	w0, #0x0
  402834:	b.eq	40284c <ferror@plt+0x9dc>  // b.none
  402838:	adrp	x0, 405000 <ferror@plt+0x3190>
  40283c:	add	x0, x0, #0xdb8
  402840:	bl	401e30 <gettext@plt>
  402844:	bl	401db0 <printf@plt>
  402848:	b	402854 <ferror@plt+0x9e4>
  40284c:	mov	w0, #0xa                   	// #10
  402850:	bl	401e00 <putchar@plt>
  402854:	ldr	x0, [sp, #176]
  402858:	cmp	x0, #0x0
  40285c:	b.eq	402868 <ferror@plt+0x9f8>  // b.none
  402860:	ldr	x0, [sp, #176]
  402864:	bl	401cc0 <free@plt>
  402868:	adrp	x0, 418000 <ferror@plt+0x16190>
  40286c:	add	x0, x0, #0x4bc
  402870:	ldr	w0, [x0]
  402874:	cmp	w0, #0x0
  402878:	b.eq	4028c8 <ferror@plt+0xa58>  // b.none
  40287c:	adrp	x0, 418000 <ferror@plt+0x16190>
  402880:	add	x0, x0, #0x4e0
  402884:	ldr	x0, [x0]
  402888:	cmp	x0, #0x0
  40288c:	b.eq	4028c8 <ferror@plt+0xa58>  // b.none
  402890:	adrp	x0, 418000 <ferror@plt+0x16190>
  402894:	add	x0, x0, #0x4e0
  402898:	ldr	x0, [x0]
  40289c:	mov	w1, #0x2f                  	// #47
  4028a0:	bl	401bd0 <strrchr@plt>
  4028a4:	str	x0, [sp, #144]
  4028a8:	ldr	x0, [sp, #144]
  4028ac:	cmp	x0, #0x0
  4028b0:	b.eq	4028c8 <ferror@plt+0xa58>  // b.none
  4028b4:	ldr	x0, [sp, #144]
  4028b8:	add	x1, x0, #0x1
  4028bc:	adrp	x0, 418000 <ferror@plt+0x16190>
  4028c0:	add	x0, x0, #0x4e0
  4028c4:	str	x1, [x0]
  4028c8:	adrp	x0, 418000 <ferror@plt+0x16190>
  4028cc:	add	x0, x0, #0x4e0
  4028d0:	ldr	x0, [x0]
  4028d4:	cmp	x0, #0x0
  4028d8:	b.eq	4028ec <ferror@plt+0xa7c>  // b.none
  4028dc:	adrp	x0, 418000 <ferror@plt+0x16190>
  4028e0:	add	x0, x0, #0x4e0
  4028e4:	ldr	x0, [x0]
  4028e8:	b	4028f4 <ferror@plt+0xa84>
  4028ec:	adrp	x0, 405000 <ferror@plt+0x3190>
  4028f0:	add	x0, x0, #0xda0
  4028f4:	mov	x1, x0
  4028f8:	adrp	x0, 405000 <ferror@plt+0x3190>
  4028fc:	add	x0, x0, #0xdc0
  402900:	bl	401db0 <printf@plt>
  402904:	adrp	x0, 418000 <ferror@plt+0x16190>
  402908:	add	x0, x0, #0x4f0
  40290c:	ldr	w0, [x0]
  402910:	cmp	w0, #0x0
  402914:	b.eq	402978 <ferror@plt+0xb08>  // b.none
  402918:	adrp	x0, 418000 <ferror@plt+0x16190>
  40291c:	add	x0, x0, #0x4f4
  402920:	ldr	w0, [x0]
  402924:	cmp	w0, #0x0
  402928:	b.eq	402958 <ferror@plt+0xae8>  // b.none
  40292c:	adrp	x0, 418000 <ferror@plt+0x16190>
  402930:	add	x0, x0, #0x4f0
  402934:	ldr	w1, [x0]
  402938:	adrp	x0, 418000 <ferror@plt+0x16190>
  40293c:	add	x0, x0, #0x4f4
  402940:	ldr	w0, [x0]
  402944:	mov	w2, w0
  402948:	adrp	x0, 405000 <ferror@plt+0x3190>
  40294c:	add	x0, x0, #0xdc8
  402950:	bl	401db0 <printf@plt>
  402954:	b	402984 <ferror@plt+0xb14>
  402958:	adrp	x0, 418000 <ferror@plt+0x16190>
  40295c:	add	x0, x0, #0x4f0
  402960:	ldr	w0, [x0]
  402964:	mov	w1, w0
  402968:	adrp	x0, 405000 <ferror@plt+0x3190>
  40296c:	add	x0, x0, #0xde0
  402970:	bl	401db0 <printf@plt>
  402974:	b	402984 <ferror@plt+0xb14>
  402978:	adrp	x0, 405000 <ferror@plt+0x3190>
  40297c:	add	x0, x0, #0xde8
  402980:	bl	401c50 <puts@plt>
  402984:	adrp	x0, 418000 <ferror@plt+0x16190>
  402988:	add	x0, x0, #0x4a8
  40298c:	ldr	w0, [x0]
  402990:	cmp	w0, #0x0
  402994:	b.ne	4029a8 <ferror@plt+0xb38>  // b.any
  402998:	adrp	x0, 418000 <ferror@plt+0x16190>
  40299c:	add	x0, x0, #0x4f8
  4029a0:	str	wzr, [x0]
  4029a4:	b	4029e4 <ferror@plt+0xb74>
  4029a8:	ldr	x0, [sp, #24]
  4029ac:	ldr	x0, [x0, #8]
  4029b0:	ldr	x4, [x0, #584]
  4029b4:	adrp	x0, 418000 <ferror@plt+0x16190>
  4029b8:	add	x3, x0, #0x4f0
  4029bc:	adrp	x0, 418000 <ferror@plt+0x16190>
  4029c0:	add	x2, x0, #0x4e8
  4029c4:	adrp	x0, 418000 <ferror@plt+0x16190>
  4029c8:	add	x1, x0, #0x4e0
  4029cc:	ldr	x0, [sp, #24]
  4029d0:	blr	x4
  4029d4:	mov	w1, w0
  4029d8:	adrp	x0, 418000 <ferror@plt+0x16190>
  4029dc:	add	x0, x0, #0x4f8
  4029e0:	str	w1, [x0]
  4029e4:	adrp	x0, 418000 <ferror@plt+0x16190>
  4029e8:	add	x0, x0, #0x4f8
  4029ec:	ldr	w0, [x0]
  4029f0:	cmp	w0, #0x0
  4029f4:	b.eq	402a20 <ferror@plt+0xbb0>  // b.none
  4029f8:	adrp	x0, 418000 <ferror@plt+0x16190>
  4029fc:	add	x0, x0, #0x4b8
  402a00:	ldr	w0, [x0]
  402a04:	cmp	w0, #0x0
  402a08:	b.eq	402778 <ferror@plt+0x908>  // b.none
  402a0c:	adrp	x0, 405000 <ferror@plt+0x3190>
  402a10:	add	x0, x0, #0xdf0
  402a14:	bl	401e30 <gettext@plt>
  402a18:	bl	401db0 <printf@plt>
  402a1c:	b	402778 <ferror@plt+0x908>
  402a20:	nop
  402a24:	adrp	x0, 418000 <ferror@plt+0x16190>
  402a28:	add	x0, x0, #0x490
  402a2c:	ldr	x0, [x0]
  402a30:	bl	401d10 <fflush@plt>
  402a34:	b	4024f8 <ferror@plt+0x688>
  402a38:	nop
  402a3c:	nop
  402a40:	ldp	x29, x30, [sp], #192
  402a44:	ret
  402a48:	stp	x29, x30, [sp, #-80]!
  402a4c:	mov	x29, sp
  402a50:	str	x0, [sp, #40]
  402a54:	str	x1, [sp, #32]
  402a58:	str	x2, [sp, #24]
  402a5c:	ldr	x0, [sp, #40]
  402a60:	bl	404338 <ferror@plt+0x24c8>
  402a64:	cmp	x0, #0x0
  402a68:	b.gt	402a74 <ferror@plt+0xc04>
  402a6c:	mov	w0, #0x1                   	// #1
  402a70:	b	402bb4 <ferror@plt+0xd44>
  402a74:	ldr	x1, [sp, #24]
  402a78:	ldr	x0, [sp, #40]
  402a7c:	bl	401ac0 <bfd_openr@plt>
  402a80:	str	x0, [sp, #64]
  402a84:	ldr	x0, [sp, #64]
  402a88:	cmp	x0, #0x0
  402a8c:	b.ne	402a98 <ferror@plt+0xc28>  // b.any
  402a90:	ldr	x0, [sp, #40]
  402a94:	bl	403344 <ferror@plt+0x14d4>
  402a98:	ldr	x0, [sp, #64]
  402a9c:	ldr	w0, [x0, #72]
  402aa0:	orr	w1, w0, #0x8000
  402aa4:	ldr	x0, [sp, #64]
  402aa8:	str	w1, [x0, #72]
  402aac:	mov	w1, #0x2                   	// #2
  402ab0:	ldr	x0, [sp, #64]
  402ab4:	bl	401d80 <bfd_check_format@plt>
  402ab8:	cmp	w0, #0x0
  402abc:	b.eq	402ad4 <ferror@plt+0xc64>  // b.none
  402ac0:	adrp	x0, 405000 <ferror@plt+0x3190>
  402ac4:	add	x0, x0, #0xe00
  402ac8:	bl	401e30 <gettext@plt>
  402acc:	ldr	x1, [sp, #40]
  402ad0:	bl	403410 <ferror@plt+0x15a0>
  402ad4:	add	x0, sp, #0x38
  402ad8:	mov	x2, x0
  402adc:	mov	w1, #0x1                   	// #1
  402ae0:	ldr	x0, [sp, #64]
  402ae4:	bl	401d60 <bfd_check_format_matches@plt>
  402ae8:	cmp	w0, #0x0
  402aec:	b.ne	402b20 <ferror@plt+0xcb0>  // b.any
  402af0:	ldr	x0, [sp, #64]
  402af4:	bl	401fd4 <ferror@plt+0x164>
  402af8:	bl	40307c <ferror@plt+0x120c>
  402afc:	bl	401b40 <bfd_get_error@plt>
  402b00:	cmp	w0, #0xd
  402b04:	b.ne	402b18 <ferror@plt+0xca8>  // b.any
  402b08:	ldr	x0, [sp, #56]
  402b0c:	bl	4035b4 <ferror@plt+0x1744>
  402b10:	ldr	x0, [sp, #56]
  402b14:	bl	401cc0 <free@plt>
  402b18:	mov	w0, #0x1                   	// #1
  402b1c:	bl	401d40 <xexit@plt>
  402b20:	ldr	x0, [sp, #32]
  402b24:	cmp	x0, #0x0
  402b28:	b.eq	402b60 <ferror@plt+0xcf0>  // b.none
  402b2c:	ldr	x1, [sp, #32]
  402b30:	ldr	x0, [sp, #64]
  402b34:	bl	401b90 <bfd_get_section_by_name@plt>
  402b38:	str	x0, [sp, #72]
  402b3c:	ldr	x0, [sp, #72]
  402b40:	cmp	x0, #0x0
  402b44:	b.ne	402b64 <ferror@plt+0xcf4>  // b.any
  402b48:	adrp	x0, 405000 <ferror@plt+0x3190>
  402b4c:	add	x0, x0, #0xe28
  402b50:	bl	401e30 <gettext@plt>
  402b54:	ldr	x2, [sp, #32]
  402b58:	ldr	x1, [sp, #40]
  402b5c:	bl	403410 <ferror@plt+0x15a0>
  402b60:	str	xzr, [sp, #72]
  402b64:	ldr	x0, [sp, #64]
  402b68:	bl	4020f4 <ferror@plt+0x284>
  402b6c:	ldr	x1, [sp, #72]
  402b70:	ldr	x0, [sp, #64]
  402b74:	bl	4024cc <ferror@plt+0x65c>
  402b78:	adrp	x0, 418000 <ferror@plt+0x16190>
  402b7c:	add	x0, x0, #0x4d0
  402b80:	ldr	x0, [x0]
  402b84:	cmp	x0, #0x0
  402b88:	b.eq	402ba8 <ferror@plt+0xd38>  // b.none
  402b8c:	adrp	x0, 418000 <ferror@plt+0x16190>
  402b90:	add	x0, x0, #0x4d0
  402b94:	ldr	x0, [x0]
  402b98:	bl	401cc0 <free@plt>
  402b9c:	adrp	x0, 418000 <ferror@plt+0x16190>
  402ba0:	add	x0, x0, #0x4d0
  402ba4:	str	xzr, [x0]
  402ba8:	ldr	x0, [sp, #64]
  402bac:	bl	401d50 <bfd_close@plt>
  402bb0:	mov	w0, #0x0                   	// #0
  402bb4:	ldp	x29, x30, [sp], #80
  402bb8:	ret
  402bbc:	stp	x29, x30, [sp, #-64]!
  402bc0:	mov	x29, sp
  402bc4:	str	w0, [sp, #28]
  402bc8:	str	x1, [sp, #16]
  402bcc:	adrp	x0, 405000 <ferror@plt+0x3190>
  402bd0:	add	x1, x0, #0xe48
  402bd4:	mov	w0, #0x5                   	// #5
  402bd8:	bl	401e60 <setlocale@plt>
  402bdc:	adrp	x0, 405000 <ferror@plt+0x3190>
  402be0:	add	x1, x0, #0xe48
  402be4:	mov	w0, #0x0                   	// #0
  402be8:	bl	401e60 <setlocale@plt>
  402bec:	adrp	x0, 405000 <ferror@plt+0x3190>
  402bf0:	add	x1, x0, #0xe50
  402bf4:	adrp	x0, 405000 <ferror@plt+0x3190>
  402bf8:	add	x0, x0, #0xe68
  402bfc:	bl	401b10 <bindtextdomain@plt>
  402c00:	adrp	x0, 405000 <ferror@plt+0x3190>
  402c04:	add	x0, x0, #0xe68
  402c08:	bl	401c60 <textdomain@plt>
  402c0c:	ldr	x0, [sp, #16]
  402c10:	ldr	x1, [x0]
  402c14:	adrp	x0, 418000 <ferror@plt+0x16190>
  402c18:	add	x0, x0, #0x518
  402c1c:	str	x1, [x0]
  402c20:	adrp	x0, 418000 <ferror@plt+0x16190>
  402c24:	add	x0, x0, #0x518
  402c28:	ldr	x0, [x0]
  402c2c:	bl	401b70 <xmalloc_set_program_name@plt>
  402c30:	adrp	x0, 418000 <ferror@plt+0x16190>
  402c34:	add	x0, x0, #0x518
  402c38:	ldr	x0, [x0]
  402c3c:	bl	401cf0 <bfd_set_error_program_name@plt>
  402c40:	add	x1, sp, #0x10
  402c44:	add	x0, sp, #0x1c
  402c48:	bl	405044 <ferror@plt+0x31d4>
  402c4c:	bl	401ba0 <bfd_init@plt>
  402c50:	cmp	w0, #0x118
  402c54:	b.eq	402c68 <ferror@plt+0xdf8>  // b.none
  402c58:	adrp	x0, 405000 <ferror@plt+0x3190>
  402c5c:	add	x0, x0, #0xe78
  402c60:	bl	401e30 <gettext@plt>
  402c64:	bl	403410 <ferror@plt+0x15a0>
  402c68:	bl	403554 <ferror@plt+0x16e4>
  402c6c:	str	xzr, [sp, #56]
  402c70:	str	xzr, [sp, #48]
  402c74:	str	xzr, [sp, #40]
  402c78:	b	402f80 <ferror@plt+0x1110>
  402c7c:	ldr	w0, [sp, #36]
  402c80:	cmp	w0, #0x76
  402c84:	b.eq	402f18 <ferror@plt+0x10a8>  // b.none
  402c88:	ldr	w0, [sp, #36]
  402c8c:	cmp	w0, #0x76
  402c90:	b.gt	402f68 <ferror@plt+0x10f8>
  402c94:	ldr	w0, [sp, #36]
  402c98:	cmp	w0, #0x73
  402c9c:	b.eq	402edc <ferror@plt+0x106c>  // b.none
  402ca0:	ldr	w0, [sp, #36]
  402ca4:	cmp	w0, #0x73
  402ca8:	b.gt	402f68 <ferror@plt+0x10f8>
  402cac:	ldr	w0, [sp, #36]
  402cb0:	cmp	w0, #0x72
  402cb4:	b.eq	402e88 <ferror@plt+0x1018>  // b.none
  402cb8:	ldr	w0, [sp, #36]
  402cbc:	cmp	w0, #0x72
  402cc0:	b.gt	402f68 <ferror@plt+0x10f8>
  402cc4:	ldr	w0, [sp, #36]
  402cc8:	cmp	w0, #0x70
  402ccc:	b.eq	402f04 <ferror@plt+0x1094>  // b.none
  402cd0:	ldr	w0, [sp, #36]
  402cd4:	cmp	w0, #0x70
  402cd8:	b.gt	402f68 <ferror@plt+0x10f8>
  402cdc:	ldr	w0, [sp, #36]
  402ce0:	cmp	w0, #0x6a
  402ce4:	b.eq	402f54 <ferror@plt+0x10e4>  // b.none
  402ce8:	ldr	w0, [sp, #36]
  402cec:	cmp	w0, #0x6a
  402cf0:	b.gt	402f68 <ferror@plt+0x10f8>
  402cf4:	ldr	w0, [sp, #36]
  402cf8:	cmp	w0, #0x69
  402cfc:	b.eq	402f40 <ferror@plt+0x10d0>  // b.none
  402d00:	ldr	w0, [sp, #36]
  402d04:	cmp	w0, #0x69
  402d08:	b.gt	402f68 <ferror@plt+0x10f8>
  402d0c:	ldr	w0, [sp, #36]
  402d10:	cmp	w0, #0x68
  402d14:	b.eq	402f28 <ferror@plt+0x10b8>  // b.none
  402d18:	ldr	w0, [sp, #36]
  402d1c:	cmp	w0, #0x68
  402d20:	b.gt	402f68 <ferror@plt+0x10f8>
  402d24:	ldr	w0, [sp, #36]
  402d28:	cmp	w0, #0x66
  402d2c:	b.eq	402ef0 <ferror@plt+0x1080>  // b.none
  402d30:	ldr	w0, [sp, #36]
  402d34:	cmp	w0, #0x66
  402d38:	b.gt	402f68 <ferror@plt+0x10f8>
  402d3c:	ldr	w0, [sp, #36]
  402d40:	cmp	w0, #0x65
  402d44:	b.eq	402ec8 <ferror@plt+0x1058>  // b.none
  402d48:	ldr	w0, [sp, #36]
  402d4c:	cmp	w0, #0x65
  402d50:	b.gt	402f68 <ferror@plt+0x10f8>
  402d54:	ldr	w0, [sp, #36]
  402d58:	cmp	w0, #0x62
  402d5c:	b.eq	402dfc <ferror@plt+0xf8c>  // b.none
  402d60:	ldr	w0, [sp, #36]
  402d64:	cmp	w0, #0x62
  402d68:	b.gt	402f68 <ferror@plt+0x10f8>
  402d6c:	ldr	w0, [sp, #36]
  402d70:	cmp	w0, #0x61
  402d74:	b.eq	402de8 <ferror@plt+0xf78>  // b.none
  402d78:	ldr	w0, [sp, #36]
  402d7c:	cmp	w0, #0x61
  402d80:	b.gt	402f68 <ferror@plt+0x10f8>
  402d84:	ldr	w0, [sp, #36]
  402d88:	cmp	w0, #0x56
  402d8c:	b.eq	402f18 <ferror@plt+0x10a8>  // b.none
  402d90:	ldr	w0, [sp, #36]
  402d94:	cmp	w0, #0x56
  402d98:	b.gt	402f68 <ferror@plt+0x10f8>
  402d9c:	ldr	w0, [sp, #36]
  402da0:	cmp	w0, #0x52
  402da4:	b.eq	402ea8 <ferror@plt+0x1038>  // b.none
  402da8:	ldr	w0, [sp, #36]
  402dac:	cmp	w0, #0x52
  402db0:	b.gt	402f68 <ferror@plt+0x10f8>
  402db4:	ldr	w0, [sp, #36]
  402db8:	cmp	w0, #0x48
  402dbc:	b.eq	402f28 <ferror@plt+0x10b8>  // b.none
  402dc0:	ldr	w0, [sp, #36]
  402dc4:	cmp	w0, #0x48
  402dc8:	b.gt	402f68 <ferror@plt+0x10f8>
  402dcc:	ldr	w0, [sp, #36]
  402dd0:	cmp	w0, #0x0
  402dd4:	b.eq	402f80 <ferror@plt+0x1110>  // b.none
  402dd8:	ldr	w0, [sp, #36]
  402ddc:	cmp	w0, #0x43
  402de0:	b.eq	402e10 <ferror@plt+0xfa0>  // b.none
  402de4:	b	402f68 <ferror@plt+0x10f8>
  402de8:	adrp	x0, 418000 <ferror@plt+0x16190>
  402dec:	add	x0, x0, #0x4ac
  402df0:	mov	w1, #0x1                   	// #1
  402df4:	str	w1, [x0]
  402df8:	b	402f80 <ferror@plt+0x1110>
  402dfc:	adrp	x0, 418000 <ferror@plt+0x16190>
  402e00:	add	x0, x0, #0x480
  402e04:	ldr	x0, [x0]
  402e08:	str	x0, [sp, #40]
  402e0c:	b	402f80 <ferror@plt+0x1110>
  402e10:	adrp	x0, 418000 <ferror@plt+0x16190>
  402e14:	add	x0, x0, #0x4b4
  402e18:	mov	w1, #0x1                   	// #1
  402e1c:	str	w1, [x0]
  402e20:	adrp	x0, 418000 <ferror@plt+0x16190>
  402e24:	add	x0, x0, #0x480
  402e28:	ldr	x0, [x0]
  402e2c:	cmp	x0, #0x0
  402e30:	b.eq	402f80 <ferror@plt+0x1110>  // b.none
  402e34:	adrp	x0, 418000 <ferror@plt+0x16190>
  402e38:	add	x0, x0, #0x480
  402e3c:	ldr	x0, [x0]
  402e40:	bl	4019f0 <cplus_demangle_name_to_style@plt>
  402e44:	str	w0, [sp, #32]
  402e48:	ldr	w0, [sp, #32]
  402e4c:	cmp	w0, #0x0
  402e50:	b.ne	402e7c <ferror@plt+0x100c>  // b.any
  402e54:	adrp	x0, 405000 <ferror@plt+0x3190>
  402e58:	add	x0, x0, #0xea0
  402e5c:	bl	401e30 <gettext@plt>
  402e60:	mov	x2, x0
  402e64:	adrp	x0, 418000 <ferror@plt+0x16190>
  402e68:	add	x0, x0, #0x480
  402e6c:	ldr	x0, [x0]
  402e70:	mov	x1, x0
  402e74:	mov	x0, x2
  402e78:	bl	403410 <ferror@plt+0x15a0>
  402e7c:	ldr	w0, [sp, #32]
  402e80:	bl	401aa0 <cplus_demangle_set_style@plt>
  402e84:	b	402f80 <ferror@plt+0x1110>
  402e88:	adrp	x0, 418000 <ferror@plt+0x16190>
  402e8c:	add	x0, x0, #0x270
  402e90:	ldr	w0, [x0]
  402e94:	orr	w1, w0, #0x40000
  402e98:	adrp	x0, 418000 <ferror@plt+0x16190>
  402e9c:	add	x0, x0, #0x270
  402ea0:	str	w1, [x0]
  402ea4:	b	402f80 <ferror@plt+0x1110>
  402ea8:	adrp	x0, 418000 <ferror@plt+0x16190>
  402eac:	add	x0, x0, #0x270
  402eb0:	ldr	w0, [x0]
  402eb4:	and	w1, w0, #0xfffbffff
  402eb8:	adrp	x0, 418000 <ferror@plt+0x16190>
  402ebc:	add	x0, x0, #0x270
  402ec0:	str	w1, [x0]
  402ec4:	b	402f80 <ferror@plt+0x1110>
  402ec8:	adrp	x0, 418000 <ferror@plt+0x16190>
  402ecc:	add	x0, x0, #0x480
  402ed0:	ldr	x0, [x0]
  402ed4:	str	x0, [sp, #56]
  402ed8:	b	402f80 <ferror@plt+0x1110>
  402edc:	adrp	x0, 418000 <ferror@plt+0x16190>
  402ee0:	add	x0, x0, #0x4bc
  402ee4:	mov	w1, #0x1                   	// #1
  402ee8:	str	w1, [x0]
  402eec:	b	402f80 <ferror@plt+0x1110>
  402ef0:	adrp	x0, 418000 <ferror@plt+0x16190>
  402ef4:	add	x0, x0, #0x4b0
  402ef8:	mov	w1, #0x1                   	// #1
  402efc:	str	w1, [x0]
  402f00:	b	402f80 <ferror@plt+0x1110>
  402f04:	adrp	x0, 418000 <ferror@plt+0x16190>
  402f08:	add	x0, x0, #0x4b8
  402f0c:	mov	w1, #0x1                   	// #1
  402f10:	str	w1, [x0]
  402f14:	b	402f80 <ferror@plt+0x1110>
  402f18:	adrp	x0, 405000 <ferror@plt+0x3190>
  402f1c:	add	x0, x0, #0xec0
  402f20:	bl	4046ac <ferror@plt+0x283c>
  402f24:	b	402f80 <ferror@plt+0x1110>
  402f28:	adrp	x0, 418000 <ferror@plt+0x16190>
  402f2c:	add	x0, x0, #0x490
  402f30:	ldr	x0, [x0]
  402f34:	mov	w1, #0x0                   	// #0
  402f38:	bl	402020 <ferror@plt+0x1b0>
  402f3c:	b	402f80 <ferror@plt+0x1110>
  402f40:	adrp	x0, 418000 <ferror@plt+0x16190>
  402f44:	add	x0, x0, #0x4a8
  402f48:	mov	w1, #0x1                   	// #1
  402f4c:	str	w1, [x0]
  402f50:	b	402f80 <ferror@plt+0x1110>
  402f54:	adrp	x0, 418000 <ferror@plt+0x16190>
  402f58:	add	x0, x0, #0x480
  402f5c:	ldr	x0, [x0]
  402f60:	str	x0, [sp, #48]
  402f64:	b	402f80 <ferror@plt+0x1110>
  402f68:	adrp	x0, 418000 <ferror@plt+0x16190>
  402f6c:	add	x0, x0, #0x478
  402f70:	ldr	x0, [x0]
  402f74:	mov	w1, #0x1                   	// #1
  402f78:	bl	402020 <ferror@plt+0x1b0>
  402f7c:	nop
  402f80:	ldr	w5, [sp, #28]
  402f84:	ldr	x1, [sp, #16]
  402f88:	mov	x4, #0x0                   	// #0
  402f8c:	adrp	x0, 418000 <ferror@plt+0x16190>
  402f90:	add	x3, x0, #0x278
  402f94:	adrp	x0, 405000 <ferror@plt+0x3190>
  402f98:	add	x2, x0, #0xed0
  402f9c:	mov	w0, w5
  402fa0:	bl	401c70 <getopt_long@plt>
  402fa4:	str	w0, [sp, #36]
  402fa8:	ldr	w0, [sp, #36]
  402fac:	cmn	w0, #0x1
  402fb0:	b.ne	402c7c <ferror@plt+0xe0c>  // b.any
  402fb4:	ldr	x0, [sp, #56]
  402fb8:	cmp	x0, #0x0
  402fbc:	b.ne	402fcc <ferror@plt+0x115c>  // b.any
  402fc0:	adrp	x0, 405000 <ferror@plt+0x3190>
  402fc4:	add	x0, x0, #0xee8
  402fc8:	str	x0, [sp, #56]
  402fcc:	ldr	x1, [sp, #16]
  402fd0:	adrp	x0, 418000 <ferror@plt+0x16190>
  402fd4:	add	x0, x0, #0x488
  402fd8:	ldr	w0, [x0]
  402fdc:	sxtw	x0, w0
  402fe0:	lsl	x0, x0, #3
  402fe4:	add	x1, x1, x0
  402fe8:	adrp	x0, 418000 <ferror@plt+0x16190>
  402fec:	add	x0, x0, #0x4c8
  402ff0:	str	x1, [x0]
  402ff4:	ldr	w1, [sp, #28]
  402ff8:	adrp	x0, 418000 <ferror@plt+0x16190>
  402ffc:	add	x0, x0, #0x488
  403000:	ldr	w0, [x0]
  403004:	sub	w1, w1, w0
  403008:	adrp	x0, 418000 <ferror@plt+0x16190>
  40300c:	add	x0, x0, #0x4c0
  403010:	str	w1, [x0]
  403014:	ldr	x2, [sp, #40]
  403018:	ldr	x1, [sp, #48]
  40301c:	ldr	x0, [sp, #56]
  403020:	bl	402a48 <ferror@plt+0xbd8>
  403024:	ldp	x29, x30, [sp], #64
  403028:	ret
  40302c:	sub	sp, sp, #0x10
  403030:	str	x0, [sp, #8]
  403034:	ldr	x0, [sp, #8]
  403038:	ldr	x0, [x0]
  40303c:	add	sp, sp, #0x10
  403040:	ret
  403044:	sub	sp, sp, #0x10
  403048:	str	x0, [sp, #8]
  40304c:	ldr	x0, [sp, #8]
  403050:	ldr	x0, [x0]
  403054:	add	sp, sp, #0x10
  403058:	ret
  40305c:	sub	sp, sp, #0x10
  403060:	str	x0, [sp, #8]
  403064:	ldr	x0, [sp, #8]
  403068:	ldrb	w0, [x0, #76]
  40306c:	ubfx	x0, x0, #7, #1
  403070:	and	w0, w0, #0xff
  403074:	add	sp, sp, #0x10
  403078:	ret
  40307c:	stp	x29, x30, [sp, #-48]!
  403080:	mov	x29, sp
  403084:	str	x0, [sp, #24]
  403088:	bl	401b40 <bfd_get_error@plt>
  40308c:	str	w0, [sp, #36]
  403090:	ldr	w0, [sp, #36]
  403094:	cmp	w0, #0x0
  403098:	b.ne	4030b0 <ferror@plt+0x1240>  // b.any
  40309c:	adrp	x0, 405000 <ferror@plt+0x3190>
  4030a0:	add	x0, x0, #0xef0
  4030a4:	bl	401e30 <gettext@plt>
  4030a8:	str	x0, [sp, #40]
  4030ac:	b	4030bc <ferror@plt+0x124c>
  4030b0:	ldr	w0, [sp, #36]
  4030b4:	bl	401d70 <bfd_errmsg@plt>
  4030b8:	str	x0, [sp, #40]
  4030bc:	adrp	x0, 418000 <ferror@plt+0x16190>
  4030c0:	add	x0, x0, #0x490
  4030c4:	ldr	x0, [x0]
  4030c8:	bl	401d10 <fflush@plt>
  4030cc:	ldr	x0, [sp, #24]
  4030d0:	cmp	x0, #0x0
  4030d4:	b.eq	403110 <ferror@plt+0x12a0>  // b.none
  4030d8:	adrp	x0, 418000 <ferror@plt+0x16190>
  4030dc:	add	x0, x0, #0x478
  4030e0:	ldr	x5, [x0]
  4030e4:	adrp	x0, 418000 <ferror@plt+0x16190>
  4030e8:	add	x0, x0, #0x518
  4030ec:	ldr	x0, [x0]
  4030f0:	ldr	x4, [sp, #40]
  4030f4:	ldr	x3, [sp, #24]
  4030f8:	mov	x2, x0
  4030fc:	adrp	x0, 405000 <ferror@plt+0x3190>
  403100:	add	x1, x0, #0xf08
  403104:	mov	x0, x5
  403108:	bl	401e40 <fprintf@plt>
  40310c:	b	403140 <ferror@plt+0x12d0>
  403110:	adrp	x0, 418000 <ferror@plt+0x16190>
  403114:	add	x0, x0, #0x478
  403118:	ldr	x4, [x0]
  40311c:	adrp	x0, 418000 <ferror@plt+0x16190>
  403120:	add	x0, x0, #0x518
  403124:	ldr	x0, [x0]
  403128:	ldr	x3, [sp, #40]
  40312c:	mov	x2, x0
  403130:	adrp	x0, 405000 <ferror@plt+0x3190>
  403134:	add	x1, x0, #0xf18
  403138:	mov	x0, x4
  40313c:	bl	401e40 <fprintf@plt>
  403140:	nop
  403144:	ldp	x29, x30, [sp], #48
  403148:	ret
  40314c:	stp	x29, x30, [sp, #-304]!
  403150:	mov	x29, sp
  403154:	str	x0, [sp, #72]
  403158:	str	x1, [sp, #64]
  40315c:	str	x2, [sp, #56]
  403160:	str	x3, [sp, #48]
  403164:	str	x4, [sp, #272]
  403168:	str	x5, [sp, #280]
  40316c:	str	x6, [sp, #288]
  403170:	str	x7, [sp, #296]
  403174:	str	q0, [sp, #144]
  403178:	str	q1, [sp, #160]
  40317c:	str	q2, [sp, #176]
  403180:	str	q3, [sp, #192]
  403184:	str	q4, [sp, #208]
  403188:	str	q5, [sp, #224]
  40318c:	str	q6, [sp, #240]
  403190:	str	q7, [sp, #256]
  403194:	bl	401b40 <bfd_get_error@plt>
  403198:	str	w0, [sp, #124]
  40319c:	ldr	w0, [sp, #124]
  4031a0:	cmp	w0, #0x0
  4031a4:	b.ne	4031bc <ferror@plt+0x134c>  // b.any
  4031a8:	adrp	x0, 405000 <ferror@plt+0x3190>
  4031ac:	add	x0, x0, #0xef0
  4031b0:	bl	401e30 <gettext@plt>
  4031b4:	str	x0, [sp, #136]
  4031b8:	b	4031c8 <ferror@plt+0x1358>
  4031bc:	ldr	w0, [sp, #124]
  4031c0:	bl	401d70 <bfd_errmsg@plt>
  4031c4:	str	x0, [sp, #136]
  4031c8:	adrp	x0, 418000 <ferror@plt+0x16190>
  4031cc:	add	x0, x0, #0x490
  4031d0:	ldr	x0, [x0]
  4031d4:	bl	401d10 <fflush@plt>
  4031d8:	str	xzr, [sp, #128]
  4031dc:	add	x0, sp, #0x130
  4031e0:	str	x0, [sp, #88]
  4031e4:	add	x0, sp, #0x130
  4031e8:	str	x0, [sp, #96]
  4031ec:	add	x0, sp, #0x110
  4031f0:	str	x0, [sp, #104]
  4031f4:	mov	w0, #0xffffffe0            	// #-32
  4031f8:	str	w0, [sp, #112]
  4031fc:	mov	w0, #0xffffff80            	// #-128
  403200:	str	w0, [sp, #116]
  403204:	adrp	x0, 418000 <ferror@plt+0x16190>
  403208:	add	x0, x0, #0x478
  40320c:	ldr	x1, [x0]
  403210:	adrp	x0, 418000 <ferror@plt+0x16190>
  403214:	add	x0, x0, #0x518
  403218:	ldr	x0, [x0]
  40321c:	bl	401a10 <fputs@plt>
  403220:	ldr	x0, [sp, #64]
  403224:	cmp	x0, #0x0
  403228:	b.eq	40325c <ferror@plt+0x13ec>  // b.none
  40322c:	ldr	x0, [sp, #72]
  403230:	cmp	x0, #0x0
  403234:	b.ne	403244 <ferror@plt+0x13d4>  // b.any
  403238:	ldr	x0, [sp, #64]
  40323c:	bl	404458 <ferror@plt+0x25e8>
  403240:	str	x0, [sp, #72]
  403244:	ldr	x0, [sp, #56]
  403248:	cmp	x0, #0x0
  40324c:	b.eq	40325c <ferror@plt+0x13ec>  // b.none
  403250:	ldr	x0, [sp, #56]
  403254:	bl	40302c <ferror@plt+0x11bc>
  403258:	str	x0, [sp, #128]
  40325c:	ldr	x0, [sp, #128]
  403260:	cmp	x0, #0x0
  403264:	b.eq	403290 <ferror@plt+0x1420>  // b.none
  403268:	adrp	x0, 418000 <ferror@plt+0x16190>
  40326c:	add	x0, x0, #0x478
  403270:	ldr	x4, [x0]
  403274:	ldr	x3, [sp, #128]
  403278:	ldr	x2, [sp, #72]
  40327c:	adrp	x0, 405000 <ferror@plt+0x3190>
  403280:	add	x1, x0, #0xf20
  403284:	mov	x0, x4
  403288:	bl	401e40 <fprintf@plt>
  40328c:	b	4032b0 <ferror@plt+0x1440>
  403290:	adrp	x0, 418000 <ferror@plt+0x16190>
  403294:	add	x0, x0, #0x478
  403298:	ldr	x3, [x0]
  40329c:	ldr	x2, [sp, #72]
  4032a0:	adrp	x0, 405000 <ferror@plt+0x3190>
  4032a4:	add	x1, x0, #0xf30
  4032a8:	mov	x0, x3
  4032ac:	bl	401e40 <fprintf@plt>
  4032b0:	ldr	x0, [sp, #48]
  4032b4:	cmp	x0, #0x0
  4032b8:	b.eq	403318 <ferror@plt+0x14a8>  // b.none
  4032bc:	adrp	x0, 418000 <ferror@plt+0x16190>
  4032c0:	add	x0, x0, #0x478
  4032c4:	ldr	x0, [x0]
  4032c8:	mov	x3, x0
  4032cc:	mov	x2, #0x2                   	// #2
  4032d0:	mov	x1, #0x1                   	// #1
  4032d4:	adrp	x0, 405000 <ferror@plt+0x3190>
  4032d8:	add	x0, x0, #0xf38
  4032dc:	bl	401ce0 <fwrite@plt>
  4032e0:	adrp	x0, 418000 <ferror@plt+0x16190>
  4032e4:	add	x0, x0, #0x478
  4032e8:	ldr	x4, [x0]
  4032ec:	add	x2, sp, #0x10
  4032f0:	add	x3, sp, #0x58
  4032f4:	ldp	x0, x1, [x3]
  4032f8:	stp	x0, x1, [x2]
  4032fc:	ldp	x0, x1, [x3, #16]
  403300:	stp	x0, x1, [x2, #16]
  403304:	add	x0, sp, #0x10
  403308:	mov	x2, x0
  40330c:	ldr	x1, [sp, #48]
  403310:	mov	x0, x4
  403314:	bl	401da0 <vfprintf@plt>
  403318:	adrp	x0, 418000 <ferror@plt+0x16190>
  40331c:	add	x0, x0, #0x478
  403320:	ldr	x3, [x0]
  403324:	ldr	x2, [sp, #136]
  403328:	adrp	x0, 405000 <ferror@plt+0x3190>
  40332c:	add	x1, x0, #0xf40
  403330:	mov	x0, x3
  403334:	bl	401e40 <fprintf@plt>
  403338:	nop
  40333c:	ldp	x29, x30, [sp], #304
  403340:	ret
  403344:	stp	x29, x30, [sp, #-32]!
  403348:	mov	x29, sp
  40334c:	str	x0, [sp, #24]
  403350:	ldr	x0, [sp, #24]
  403354:	bl	40307c <ferror@plt+0x120c>
  403358:	mov	w0, #0x1                   	// #1
  40335c:	bl	401d40 <xexit@plt>
  403360:	stp	x29, x30, [sp, #-80]!
  403364:	mov	x29, sp
  403368:	str	x19, [sp, #16]
  40336c:	str	x0, [sp, #72]
  403370:	mov	x19, x1
  403374:	adrp	x0, 418000 <ferror@plt+0x16190>
  403378:	add	x0, x0, #0x490
  40337c:	ldr	x0, [x0]
  403380:	bl	401d10 <fflush@plt>
  403384:	adrp	x0, 418000 <ferror@plt+0x16190>
  403388:	add	x0, x0, #0x478
  40338c:	ldr	x3, [x0]
  403390:	adrp	x0, 418000 <ferror@plt+0x16190>
  403394:	add	x0, x0, #0x518
  403398:	ldr	x0, [x0]
  40339c:	mov	x2, x0
  4033a0:	adrp	x0, 405000 <ferror@plt+0x3190>
  4033a4:	add	x1, x0, #0xf48
  4033a8:	mov	x0, x3
  4033ac:	bl	401e40 <fprintf@plt>
  4033b0:	adrp	x0, 418000 <ferror@plt+0x16190>
  4033b4:	add	x0, x0, #0x478
  4033b8:	ldr	x4, [x0]
  4033bc:	add	x2, sp, #0x20
  4033c0:	mov	x3, x19
  4033c4:	ldp	x0, x1, [x3]
  4033c8:	stp	x0, x1, [x2]
  4033cc:	ldp	x0, x1, [x3, #16]
  4033d0:	stp	x0, x1, [x2, #16]
  4033d4:	add	x0, sp, #0x20
  4033d8:	mov	x2, x0
  4033dc:	ldr	x1, [sp, #72]
  4033e0:	mov	x0, x4
  4033e4:	bl	401da0 <vfprintf@plt>
  4033e8:	adrp	x0, 418000 <ferror@plt+0x16190>
  4033ec:	add	x0, x0, #0x478
  4033f0:	ldr	x0, [x0]
  4033f4:	mov	x1, x0
  4033f8:	mov	w0, #0xa                   	// #10
  4033fc:	bl	401a80 <putc@plt>
  403400:	nop
  403404:	ldr	x19, [sp, #16]
  403408:	ldp	x29, x30, [sp], #80
  40340c:	ret
  403410:	stp	x29, x30, [sp, #-288]!
  403414:	mov	x29, sp
  403418:	str	x0, [sp, #56]
  40341c:	str	x1, [sp, #232]
  403420:	str	x2, [sp, #240]
  403424:	str	x3, [sp, #248]
  403428:	str	x4, [sp, #256]
  40342c:	str	x5, [sp, #264]
  403430:	str	x6, [sp, #272]
  403434:	str	x7, [sp, #280]
  403438:	str	q0, [sp, #96]
  40343c:	str	q1, [sp, #112]
  403440:	str	q2, [sp, #128]
  403444:	str	q3, [sp, #144]
  403448:	str	q4, [sp, #160]
  40344c:	str	q5, [sp, #176]
  403450:	str	q6, [sp, #192]
  403454:	str	q7, [sp, #208]
  403458:	add	x0, sp, #0x120
  40345c:	str	x0, [sp, #64]
  403460:	add	x0, sp, #0x120
  403464:	str	x0, [sp, #72]
  403468:	add	x0, sp, #0xe0
  40346c:	str	x0, [sp, #80]
  403470:	mov	w0, #0xffffffc8            	// #-56
  403474:	str	w0, [sp, #88]
  403478:	mov	w0, #0xffffff80            	// #-128
  40347c:	str	w0, [sp, #92]
  403480:	add	x2, sp, #0x10
  403484:	add	x3, sp, #0x40
  403488:	ldp	x0, x1, [x3]
  40348c:	stp	x0, x1, [x2]
  403490:	ldp	x0, x1, [x3, #16]
  403494:	stp	x0, x1, [x2, #16]
  403498:	add	x0, sp, #0x10
  40349c:	mov	x1, x0
  4034a0:	ldr	x0, [sp, #56]
  4034a4:	bl	403360 <ferror@plt+0x14f0>
  4034a8:	mov	w0, #0x1                   	// #1
  4034ac:	bl	401d40 <xexit@plt>
  4034b0:	stp	x29, x30, [sp, #-288]!
  4034b4:	mov	x29, sp
  4034b8:	str	x0, [sp, #56]
  4034bc:	str	x1, [sp, #232]
  4034c0:	str	x2, [sp, #240]
  4034c4:	str	x3, [sp, #248]
  4034c8:	str	x4, [sp, #256]
  4034cc:	str	x5, [sp, #264]
  4034d0:	str	x6, [sp, #272]
  4034d4:	str	x7, [sp, #280]
  4034d8:	str	q0, [sp, #96]
  4034dc:	str	q1, [sp, #112]
  4034e0:	str	q2, [sp, #128]
  4034e4:	str	q3, [sp, #144]
  4034e8:	str	q4, [sp, #160]
  4034ec:	str	q5, [sp, #176]
  4034f0:	str	q6, [sp, #192]
  4034f4:	str	q7, [sp, #208]
  4034f8:	add	x0, sp, #0x120
  4034fc:	str	x0, [sp, #64]
  403500:	add	x0, sp, #0x120
  403504:	str	x0, [sp, #72]
  403508:	add	x0, sp, #0xe0
  40350c:	str	x0, [sp, #80]
  403510:	mov	w0, #0xffffffc8            	// #-56
  403514:	str	w0, [sp, #88]
  403518:	mov	w0, #0xffffff80            	// #-128
  40351c:	str	w0, [sp, #92]
  403520:	add	x2, sp, #0x10
  403524:	add	x3, sp, #0x40
  403528:	ldp	x0, x1, [x3]
  40352c:	stp	x0, x1, [x2]
  403530:	ldp	x0, x1, [x3, #16]
  403534:	stp	x0, x1, [x2, #16]
  403538:	add	x0, sp, #0x10
  40353c:	mov	x1, x0
  403540:	ldr	x0, [sp, #56]
  403544:	bl	403360 <ferror@plt+0x14f0>
  403548:	nop
  40354c:	ldp	x29, x30, [sp], #288
  403550:	ret
  403554:	stp	x29, x30, [sp, #-48]!
  403558:	mov	x29, sp
  40355c:	str	x19, [sp, #16]
  403560:	adrp	x0, 405000 <ferror@plt+0x3190>
  403564:	add	x0, x0, #0xf50
  403568:	str	x0, [sp, #40]
  40356c:	ldr	x0, [sp, #40]
  403570:	bl	401a50 <bfd_set_default_target@plt>
  403574:	cmp	w0, #0x0
  403578:	b.ne	4035a4 <ferror@plt+0x1734>  // b.any
  40357c:	adrp	x0, 405000 <ferror@plt+0x3190>
  403580:	add	x0, x0, #0xf70
  403584:	bl	401e30 <gettext@plt>
  403588:	mov	x19, x0
  40358c:	bl	401b40 <bfd_get_error@plt>
  403590:	bl	401d70 <bfd_errmsg@plt>
  403594:	mov	x2, x0
  403598:	ldr	x1, [sp, #40]
  40359c:	mov	x0, x19
  4035a0:	bl	403410 <ferror@plt+0x15a0>
  4035a4:	nop
  4035a8:	ldr	x19, [sp, #16]
  4035ac:	ldp	x29, x30, [sp], #48
  4035b0:	ret
  4035b4:	stp	x29, x30, [sp, #-48]!
  4035b8:	mov	x29, sp
  4035bc:	str	x19, [sp, #16]
  4035c0:	str	x0, [sp, #40]
  4035c4:	adrp	x0, 418000 <ferror@plt+0x16190>
  4035c8:	add	x0, x0, #0x490
  4035cc:	ldr	x0, [x0]
  4035d0:	bl	401d10 <fflush@plt>
  4035d4:	adrp	x0, 418000 <ferror@plt+0x16190>
  4035d8:	add	x0, x0, #0x478
  4035dc:	ldr	x19, [x0]
  4035e0:	adrp	x0, 405000 <ferror@plt+0x3190>
  4035e4:	add	x0, x0, #0xfa0
  4035e8:	bl	401e30 <gettext@plt>
  4035ec:	mov	x1, x0
  4035f0:	adrp	x0, 418000 <ferror@plt+0x16190>
  4035f4:	add	x0, x0, #0x518
  4035f8:	ldr	x0, [x0]
  4035fc:	mov	x2, x0
  403600:	mov	x0, x19
  403604:	bl	401e40 <fprintf@plt>
  403608:	b	40363c <ferror@plt+0x17cc>
  40360c:	adrp	x0, 418000 <ferror@plt+0x16190>
  403610:	add	x0, x0, #0x478
  403614:	ldr	x3, [x0]
  403618:	ldr	x0, [sp, #40]
  40361c:	add	x1, x0, #0x8
  403620:	str	x1, [sp, #40]
  403624:	ldr	x0, [x0]
  403628:	mov	x2, x0
  40362c:	adrp	x0, 405000 <ferror@plt+0x3190>
  403630:	add	x1, x0, #0xfb8
  403634:	mov	x0, x3
  403638:	bl	401e40 <fprintf@plt>
  40363c:	ldr	x0, [sp, #40]
  403640:	ldr	x0, [x0]
  403644:	cmp	x0, #0x0
  403648:	b.ne	40360c <ferror@plt+0x179c>  // b.any
  40364c:	adrp	x0, 418000 <ferror@plt+0x16190>
  403650:	add	x0, x0, #0x478
  403654:	ldr	x0, [x0]
  403658:	mov	x1, x0
  40365c:	mov	w0, #0xa                   	// #10
  403660:	bl	401a90 <fputc@plt>
  403664:	nop
  403668:	ldr	x19, [sp, #16]
  40366c:	ldp	x29, x30, [sp], #48
  403670:	ret
  403674:	stp	x29, x30, [sp, #-48]!
  403678:	mov	x29, sp
  40367c:	str	x0, [sp, #24]
  403680:	str	x1, [sp, #16]
  403684:	ldr	x0, [sp, #24]
  403688:	cmp	x0, #0x0
  40368c:	b.ne	4036ac <ferror@plt+0x183c>  // b.any
  403690:	adrp	x0, 405000 <ferror@plt+0x3190>
  403694:	add	x0, x0, #0xfc0
  403698:	bl	401e30 <gettext@plt>
  40369c:	mov	x1, x0
  4036a0:	ldr	x0, [sp, #16]
  4036a4:	bl	401e40 <fprintf@plt>
  4036a8:	b	4036c8 <ferror@plt+0x1858>
  4036ac:	adrp	x0, 405000 <ferror@plt+0x3190>
  4036b0:	add	x0, x0, #0xfd8
  4036b4:	bl	401e30 <gettext@plt>
  4036b8:	ldr	x2, [sp, #24]
  4036bc:	mov	x1, x0
  4036c0:	ldr	x0, [sp, #16]
  4036c4:	bl	401e40 <fprintf@plt>
  4036c8:	bl	401b20 <bfd_target_list@plt>
  4036cc:	str	x0, [sp, #32]
  4036d0:	str	wzr, [sp, #44]
  4036d4:	b	40370c <ferror@plt+0x189c>
  4036d8:	ldrsw	x0, [sp, #44]
  4036dc:	lsl	x0, x0, #3
  4036e0:	ldr	x1, [sp, #32]
  4036e4:	add	x0, x1, x0
  4036e8:	ldr	x0, [x0]
  4036ec:	mov	x2, x0
  4036f0:	adrp	x0, 405000 <ferror@plt+0x3190>
  4036f4:	add	x1, x0, #0xfb8
  4036f8:	ldr	x0, [sp, #16]
  4036fc:	bl	401e40 <fprintf@plt>
  403700:	ldr	w0, [sp, #44]
  403704:	add	w0, w0, #0x1
  403708:	str	w0, [sp, #44]
  40370c:	ldrsw	x0, [sp, #44]
  403710:	lsl	x0, x0, #3
  403714:	ldr	x1, [sp, #32]
  403718:	add	x0, x1, x0
  40371c:	ldr	x0, [x0]
  403720:	cmp	x0, #0x0
  403724:	b.ne	4036d8 <ferror@plt+0x1868>  // b.any
  403728:	ldr	x1, [sp, #16]
  40372c:	mov	w0, #0xa                   	// #10
  403730:	bl	401a90 <fputc@plt>
  403734:	ldr	x0, [sp, #32]
  403738:	bl	401cc0 <free@plt>
  40373c:	nop
  403740:	ldp	x29, x30, [sp], #48
  403744:	ret
  403748:	stp	x29, x30, [sp, #-48]!
  40374c:	mov	x29, sp
  403750:	str	x0, [sp, #24]
  403754:	str	x1, [sp, #16]
  403758:	ldr	x0, [sp, #24]
  40375c:	cmp	x0, #0x0
  403760:	b.ne	403780 <ferror@plt+0x1910>  // b.any
  403764:	adrp	x0, 405000 <ferror@plt+0x3190>
  403768:	add	x0, x0, #0xff0
  40376c:	bl	401e30 <gettext@plt>
  403770:	mov	x1, x0
  403774:	ldr	x0, [sp, #16]
  403778:	bl	401e40 <fprintf@plt>
  40377c:	b	40379c <ferror@plt+0x192c>
  403780:	adrp	x0, 406000 <ferror@plt+0x4190>
  403784:	add	x0, x0, #0x10
  403788:	bl	401e30 <gettext@plt>
  40378c:	ldr	x2, [sp, #24]
  403790:	mov	x1, x0
  403794:	ldr	x0, [sp, #16]
  403798:	bl	401e40 <fprintf@plt>
  40379c:	bl	401a40 <bfd_arch_list@plt>
  4037a0:	str	x0, [sp, #32]
  4037a4:	ldr	x0, [sp, #32]
  4037a8:	str	x0, [sp, #40]
  4037ac:	b	4037d8 <ferror@plt+0x1968>
  4037b0:	ldr	x0, [sp, #40]
  4037b4:	ldr	x0, [x0]
  4037b8:	mov	x2, x0
  4037bc:	adrp	x0, 405000 <ferror@plt+0x3190>
  4037c0:	add	x1, x0, #0xfb8
  4037c4:	ldr	x0, [sp, #16]
  4037c8:	bl	401e40 <fprintf@plt>
  4037cc:	ldr	x0, [sp, #40]
  4037d0:	add	x0, x0, #0x8
  4037d4:	str	x0, [sp, #40]
  4037d8:	ldr	x0, [sp, #40]
  4037dc:	ldr	x0, [x0]
  4037e0:	cmp	x0, #0x0
  4037e4:	b.ne	4037b0 <ferror@plt+0x1940>  // b.any
  4037e8:	ldr	x1, [sp, #16]
  4037ec:	mov	w0, #0xa                   	// #10
  4037f0:	bl	401a90 <fputc@plt>
  4037f4:	ldr	x0, [sp, #32]
  4037f8:	bl	401cc0 <free@plt>
  4037fc:	nop
  403800:	ldp	x29, x30, [sp], #48
  403804:	ret
  403808:	stp	x29, x30, [sp, #-32]!
  40380c:	mov	x29, sp
  403810:	str	w0, [sp, #28]
  403814:	ldr	w0, [sp, #28]
  403818:	cmp	w0, #0x0
  40381c:	b.eq	403830 <ferror@plt+0x19c0>  // b.none
  403820:	ldr	w0, [sp, #28]
  403824:	cmp	w0, #0x1
  403828:	b.eq	403840 <ferror@plt+0x19d0>  // b.none
  40382c:	b	403850 <ferror@plt+0x19e0>
  403830:	adrp	x0, 406000 <ferror@plt+0x4190>
  403834:	add	x0, x0, #0x30
  403838:	bl	401e30 <gettext@plt>
  40383c:	b	40385c <ferror@plt+0x19ec>
  403840:	adrp	x0, 406000 <ferror@plt+0x4190>
  403844:	add	x0, x0, #0x40
  403848:	bl	401e30 <gettext@plt>
  40384c:	b	40385c <ferror@plt+0x19ec>
  403850:	adrp	x0, 406000 <ferror@plt+0x4190>
  403854:	add	x0, x0, #0x50
  403858:	bl	401e30 <gettext@plt>
  40385c:	ldp	x29, x30, [sp], #32
  403860:	ret
  403864:	stp	x29, x30, [sp, #-112]!
  403868:	mov	x29, sp
  40386c:	stp	x19, x20, [sp, #16]
  403870:	str	x21, [sp, #32]
  403874:	str	x0, [sp, #56]
  403878:	str	x1, [sp, #48]
  40387c:	ldr	x0, [sp, #48]
  403880:	str	x0, [sp, #96]
  403884:	ldr	x0, [sp, #96]
  403888:	ldr	w0, [x0, #12]
  40388c:	add	w1, w0, #0x1
  403890:	ldr	x0, [sp, #96]
  403894:	str	w1, [x0, #12]
  403898:	ldr	x0, [sp, #96]
  40389c:	ldr	w0, [x0, #12]
  4038a0:	sxtw	x1, w0
  4038a4:	mov	x0, x1
  4038a8:	lsl	x0, x0, #1
  4038ac:	add	x0, x0, x1
  4038b0:	lsl	x0, x0, #5
  4038b4:	str	x0, [sp, #88]
  4038b8:	ldr	x0, [sp, #96]
  4038bc:	ldr	x0, [x0, #16]
  4038c0:	ldr	x1, [sp, #88]
  4038c4:	cmp	x1, x0
  4038c8:	b.ls	403960 <ferror@plt+0x1af0>  // b.plast
  4038cc:	ldr	x0, [sp, #96]
  4038d0:	ldr	w0, [x0, #12]
  4038d4:	cmp	w0, #0x3f
  4038d8:	b.le	4038fc <ferror@plt+0x1a8c>
  4038dc:	ldr	x0, [sp, #96]
  4038e0:	ldr	w0, [x0, #12]
  4038e4:	sxtw	x1, w0
  4038e8:	mov	x0, x1
  4038ec:	lsl	x0, x0, #1
  4038f0:	add	x0, x0, x1
  4038f4:	lsl	x0, x0, #6
  4038f8:	b	403900 <ferror@plt+0x1a90>
  4038fc:	mov	x0, #0x3000                	// #12288
  403900:	str	x0, [sp, #80]
  403904:	ldr	x0, [sp, #96]
  403908:	ldr	x0, [x0, #24]
  40390c:	ldr	x1, [sp, #80]
  403910:	bl	401b00 <xrealloc@plt>
  403914:	mov	x1, x0
  403918:	ldr	x0, [sp, #96]
  40391c:	str	x1, [x0, #24]
  403920:	ldr	x0, [sp, #96]
  403924:	ldr	x1, [x0, #24]
  403928:	ldr	x0, [sp, #96]
  40392c:	ldr	x0, [x0, #16]
  403930:	add	x3, x1, x0
  403934:	ldr	x0, [sp, #96]
  403938:	ldr	x0, [x0, #16]
  40393c:	ldr	x1, [sp, #80]
  403940:	sub	x0, x1, x0
  403944:	mov	x2, x0
  403948:	mov	w1, #0x0                   	// #0
  40394c:	mov	x0, x3
  403950:	bl	401b50 <memset@plt>
  403954:	ldr	x0, [sp, #96]
  403958:	ldr	x1, [sp, #80]
  40395c:	str	x1, [x0, #16]
  403960:	ldr	x0, [sp, #96]
  403964:	ldr	x2, [x0, #24]
  403968:	ldr	x0, [sp, #96]
  40396c:	ldr	w0, [x0, #12]
  403970:	sxtw	x1, w0
  403974:	mov	x0, x1
  403978:	lsl	x0, x0, #1
  40397c:	add	x0, x0, x1
  403980:	lsl	x0, x0, #5
  403984:	sub	x0, x0, #0x60
  403988:	add	x0, x2, x0
  40398c:	ldr	x1, [sp, #56]
  403990:	ldr	x1, [x1]
  403994:	str	x1, [x0]
  403998:	adrp	x0, 406000 <ferror@plt+0x4190>
  40399c:	add	x0, x0, #0x68
  4039a0:	bl	401e30 <gettext@plt>
  4039a4:	mov	x20, x0
  4039a8:	ldr	x0, [sp, #56]
  4039ac:	ldr	x19, [x0]
  4039b0:	ldr	x0, [sp, #56]
  4039b4:	ldr	w0, [x0, #16]
  4039b8:	bl	403808 <ferror@plt+0x1998>
  4039bc:	mov	x21, x0
  4039c0:	ldr	x0, [sp, #56]
  4039c4:	ldr	w0, [x0, #12]
  4039c8:	bl	403808 <ferror@plt+0x1998>
  4039cc:	mov	x3, x0
  4039d0:	mov	x2, x21
  4039d4:	mov	x1, x19
  4039d8:	mov	x0, x20
  4039dc:	bl	401db0 <printf@plt>
  4039e0:	ldr	x0, [sp, #96]
  4039e4:	ldr	x2, [x0]
  4039e8:	ldr	x0, [sp, #56]
  4039ec:	ldr	x0, [x0]
  4039f0:	mov	x1, x0
  4039f4:	mov	x0, x2
  4039f8:	bl	401cd0 <bfd_openw@plt>
  4039fc:	str	x0, [sp, #72]
  403a00:	ldr	x0, [sp, #72]
  403a04:	cmp	x0, #0x0
  403a08:	b.ne	403a28 <ferror@plt+0x1bb8>  // b.any
  403a0c:	ldr	x0, [sp, #96]
  403a10:	ldr	x0, [x0]
  403a14:	bl	40307c <ferror@plt+0x120c>
  403a18:	ldr	x0, [sp, #96]
  403a1c:	mov	w1, #0x1                   	// #1
  403a20:	str	w1, [x0, #8]
  403a24:	b	403b0c <ferror@plt+0x1c9c>
  403a28:	mov	w1, #0x1                   	// #1
  403a2c:	ldr	x0, [sp, #72]
  403a30:	bl	401bf0 <bfd_set_format@plt>
  403a34:	cmp	w0, #0x0
  403a38:	b.ne	403a64 <ferror@plt+0x1bf4>  // b.any
  403a3c:	bl	401b40 <bfd_get_error@plt>
  403a40:	cmp	w0, #0x5
  403a44:	b.eq	403b0c <ferror@plt+0x1c9c>  // b.none
  403a48:	ldr	x0, [sp, #56]
  403a4c:	ldr	x0, [x0]
  403a50:	bl	40307c <ferror@plt+0x120c>
  403a54:	ldr	x0, [sp, #96]
  403a58:	mov	w1, #0x1                   	// #1
  403a5c:	str	w1, [x0, #8]
  403a60:	b	403b0c <ferror@plt+0x1c9c>
  403a64:	mov	w0, #0x2                   	// #2
  403a68:	str	w0, [sp, #108]
  403a6c:	b	403b00 <ferror@plt+0x1c90>
  403a70:	ldr	x0, [sp, #72]
  403a74:	ldr	x0, [x0, #8]
  403a78:	ldr	x3, [x0, #656]
  403a7c:	mov	x2, #0x0                   	// #0
  403a80:	ldr	w1, [sp, #108]
  403a84:	ldr	x0, [sp, #72]
  403a88:	blr	x3
  403a8c:	cmp	w0, #0x0
  403a90:	b.eq	403af4 <ferror@plt+0x1c84>  // b.none
  403a94:	mov	x1, #0x0                   	// #0
  403a98:	ldr	w0, [sp, #108]
  403a9c:	bl	401c90 <bfd_printable_arch_mach@plt>
  403aa0:	mov	x1, x0
  403aa4:	adrp	x0, 406000 <ferror@plt+0x4190>
  403aa8:	add	x0, x0, #0x88
  403aac:	bl	401db0 <printf@plt>
  403ab0:	ldr	x0, [sp, #96]
  403ab4:	ldr	x2, [x0, #24]
  403ab8:	ldr	x0, [sp, #96]
  403abc:	ldr	w0, [x0, #12]
  403ac0:	sxtw	x1, w0
  403ac4:	mov	x0, x1
  403ac8:	lsl	x0, x0, #1
  403acc:	add	x0, x0, x1
  403ad0:	lsl	x0, x0, #5
  403ad4:	sub	x0, x0, #0x60
  403ad8:	add	x1, x2, x0
  403adc:	ldr	w0, [sp, #108]
  403ae0:	sub	w0, w0, #0x2
  403ae4:	mov	w0, w0
  403ae8:	add	x0, x1, x0
  403aec:	mov	w1, #0x1                   	// #1
  403af0:	strb	w1, [x0, #8]
  403af4:	ldr	w0, [sp, #108]
  403af8:	add	w0, w0, #0x1
  403afc:	str	w0, [sp, #108]
  403b00:	ldr	w0, [sp, #108]
  403b04:	cmp	w0, #0x58
  403b08:	b.ls	403a70 <ferror@plt+0x1c00>  // b.plast
  403b0c:	ldr	x0, [sp, #72]
  403b10:	cmp	x0, #0x0
  403b14:	b.eq	403b20 <ferror@plt+0x1cb0>  // b.none
  403b18:	ldr	x0, [sp, #72]
  403b1c:	bl	401c40 <bfd_close_all_done@plt>
  403b20:	ldr	x0, [sp, #96]
  403b24:	ldr	w0, [x0, #8]
  403b28:	ldp	x19, x20, [sp, #16]
  403b2c:	ldr	x21, [sp, #32]
  403b30:	ldp	x29, x30, [sp], #112
  403b34:	ret
  403b38:	stp	x29, x30, [sp, #-32]!
  403b3c:	mov	x29, sp
  403b40:	str	x0, [sp, #24]
  403b44:	mov	x0, #0x0                   	// #0
  403b48:	bl	4057a4 <ferror@plt+0x3934>
  403b4c:	mov	x1, x0
  403b50:	ldr	x0, [sp, #24]
  403b54:	str	x1, [x0]
  403b58:	ldr	x0, [sp, #24]
  403b5c:	str	wzr, [x0, #8]
  403b60:	ldr	x0, [sp, #24]
  403b64:	str	wzr, [x0, #12]
  403b68:	ldr	x0, [sp, #24]
  403b6c:	str	xzr, [x0, #16]
  403b70:	ldr	x0, [sp, #24]
  403b74:	str	xzr, [x0, #24]
  403b78:	ldr	x1, [sp, #24]
  403b7c:	adrp	x0, 403000 <ferror@plt+0x1190>
  403b80:	add	x0, x0, #0x864
  403b84:	bl	401cb0 <bfd_iterate_over_targets@plt>
  403b88:	ldr	x0, [sp, #24]
  403b8c:	ldr	x0, [x0]
  403b90:	bl	401e20 <unlink@plt>
  403b94:	ldr	x0, [sp, #24]
  403b98:	ldr	x0, [x0]
  403b9c:	bl	401cc0 <free@plt>
  403ba0:	nop
  403ba4:	ldp	x29, x30, [sp], #32
  403ba8:	ret
  403bac:	stp	x29, x30, [sp, #-48]!
  403bb0:	mov	x29, sp
  403bb4:	str	x19, [sp, #16]
  403bb8:	str	w0, [sp, #44]
  403bbc:	str	w1, [sp, #40]
  403bc0:	str	x2, [sp, #32]
  403bc4:	b	403c20 <ferror@plt+0x1db0>
  403bc8:	ldr	w19, [sp, #40]
  403bcc:	ldr	x0, [sp, #32]
  403bd0:	ldr	x2, [x0, #24]
  403bd4:	ldrsw	x1, [sp, #44]
  403bd8:	mov	x0, x1
  403bdc:	lsl	x0, x0, #1
  403be0:	add	x0, x0, x1
  403be4:	lsl	x0, x0, #5
  403be8:	add	x0, x2, x0
  403bec:	ldr	x0, [x0]
  403bf0:	bl	401a00 <strlen@plt>
  403bf4:	sub	w0, w19, w0
  403bf8:	sub	w0, w0, #0x1
  403bfc:	str	w0, [sp, #40]
  403c00:	ldr	w0, [sp, #40]
  403c04:	cmp	w0, #0x0
  403c08:	b.ge	403c14 <ferror@plt+0x1da4>  // b.tcont
  403c0c:	ldr	w0, [sp, #44]
  403c10:	b	403c38 <ferror@plt+0x1dc8>
  403c14:	ldr	w0, [sp, #44]
  403c18:	add	w0, w0, #0x1
  403c1c:	str	w0, [sp, #44]
  403c20:	ldr	x0, [sp, #32]
  403c24:	ldr	w0, [x0, #12]
  403c28:	ldr	w1, [sp, #44]
  403c2c:	cmp	w1, w0
  403c30:	b.lt	403bc8 <ferror@plt+0x1d58>  // b.tstop
  403c34:	ldr	w0, [sp, #44]
  403c38:	ldr	x19, [sp, #16]
  403c3c:	ldp	x29, x30, [sp], #48
  403c40:	ret
  403c44:	stp	x29, x30, [sp, #-32]!
  403c48:	mov	x29, sp
  403c4c:	str	w0, [sp, #28]
  403c50:	str	w1, [sp, #24]
  403c54:	str	x2, [sp, #16]
  403c58:	b	403c9c <ferror@plt+0x1e2c>
  403c5c:	ldr	x0, [sp, #16]
  403c60:	ldr	x2, [x0, #24]
  403c64:	ldr	w0, [sp, #28]
  403c68:	add	w1, w0, #0x1
  403c6c:	str	w1, [sp, #28]
  403c70:	sxtw	x1, w0
  403c74:	mov	x0, x1
  403c78:	lsl	x0, x0, #1
  403c7c:	add	x0, x0, x1
  403c80:	lsl	x0, x0, #5
  403c84:	add	x0, x2, x0
  403c88:	ldr	x0, [x0]
  403c8c:	mov	x1, x0
  403c90:	adrp	x0, 406000 <ferror@plt+0x4190>
  403c94:	add	x0, x0, #0x90
  403c98:	bl	401db0 <printf@plt>
  403c9c:	ldr	w1, [sp, #28]
  403ca0:	ldr	w0, [sp, #24]
  403ca4:	cmp	w1, w0
  403ca8:	b.ne	403c5c <ferror@plt+0x1dec>  // b.any
  403cac:	nop
  403cb0:	nop
  403cb4:	ldp	x29, x30, [sp], #32
  403cb8:	ret
  403cbc:	stp	x29, x30, [sp, #-64]!
  403cc0:	mov	x29, sp
  403cc4:	str	w0, [sp, #44]
  403cc8:	str	w1, [sp, #40]
  403ccc:	str	w2, [sp, #36]
  403cd0:	str	x3, [sp, #24]
  403cd4:	b	403dc4 <ferror@plt+0x1f54>
  403cd8:	ldr	x0, [sp, #24]
  403cdc:	ldr	x2, [x0, #24]
  403ce0:	ldrsw	x1, [sp, #44]
  403ce4:	mov	x0, x1
  403ce8:	lsl	x0, x0, #1
  403cec:	add	x0, x0, x1
  403cf0:	lsl	x0, x0, #5
  403cf4:	add	x1, x2, x0
  403cf8:	ldr	w0, [sp, #36]
  403cfc:	sub	w0, w0, #0x2
  403d00:	mov	w0, w0
  403d04:	add	x0, x1, x0
  403d08:	ldrb	w0, [x0, #8]
  403d0c:	cmp	w0, #0x0
  403d10:	b.eq	403d54 <ferror@plt+0x1ee4>  // b.none
  403d14:	ldr	x0, [sp, #24]
  403d18:	ldr	x2, [x0, #24]
  403d1c:	ldrsw	x1, [sp, #44]
  403d20:	mov	x0, x1
  403d24:	lsl	x0, x0, #1
  403d28:	add	x0, x0, x1
  403d2c:	lsl	x0, x0, #5
  403d30:	add	x0, x2, x0
  403d34:	ldr	x2, [x0]
  403d38:	adrp	x0, 418000 <ferror@plt+0x16190>
  403d3c:	add	x0, x0, #0x490
  403d40:	ldr	x0, [x0]
  403d44:	mov	x1, x0
  403d48:	mov	x0, x2
  403d4c:	bl	401a10 <fputs@plt>
  403d50:	b	403da0 <ferror@plt+0x1f30>
  403d54:	ldr	x0, [sp, #24]
  403d58:	ldr	x2, [x0, #24]
  403d5c:	ldrsw	x1, [sp, #44]
  403d60:	mov	x0, x1
  403d64:	lsl	x0, x0, #1
  403d68:	add	x0, x0, x1
  403d6c:	lsl	x0, x0, #5
  403d70:	add	x0, x2, x0
  403d74:	ldr	x0, [x0]
  403d78:	bl	401a00 <strlen@plt>
  403d7c:	str	w0, [sp, #60]
  403d80:	b	403d8c <ferror@plt+0x1f1c>
  403d84:	mov	w0, #0x2d                  	// #45
  403d88:	bl	401e00 <putchar@plt>
  403d8c:	ldr	w0, [sp, #60]
  403d90:	sub	w1, w0, #0x1
  403d94:	str	w1, [sp, #60]
  403d98:	cmp	w0, #0x0
  403d9c:	b.ne	403d84 <ferror@plt+0x1f14>  // b.any
  403da0:	ldr	w0, [sp, #44]
  403da4:	add	w0, w0, #0x1
  403da8:	str	w0, [sp, #44]
  403dac:	ldr	w1, [sp, #44]
  403db0:	ldr	w0, [sp, #40]
  403db4:	cmp	w1, w0
  403db8:	b.eq	403dc4 <ferror@plt+0x1f54>  // b.none
  403dbc:	mov	w0, #0x20                  	// #32
  403dc0:	bl	401e00 <putchar@plt>
  403dc4:	ldr	w1, [sp, #44]
  403dc8:	ldr	w0, [sp, #40]
  403dcc:	cmp	w1, w0
  403dd0:	b.ne	403cd8 <ferror@plt+0x1e68>  // b.any
  403dd4:	nop
  403dd8:	nop
  403ddc:	ldp	x29, x30, [sp], #64
  403de0:	ret
  403de4:	stp	x29, x30, [sp, #-80]!
  403de8:	mov	x29, sp
  403dec:	str	x0, [sp, #24]
  403df0:	str	wzr, [sp, #64]
  403df4:	mov	w0, #0x2                   	// #2
  403df8:	str	w0, [sp, #68]
  403dfc:	b	403e40 <ferror@plt+0x1fd0>
  403e00:	mov	x1, #0x0                   	// #0
  403e04:	ldr	w0, [sp, #68]
  403e08:	bl	401c90 <bfd_printable_arch_mach@plt>
  403e0c:	str	x0, [sp, #40]
  403e10:	ldr	x0, [sp, #40]
  403e14:	bl	401a00 <strlen@plt>
  403e18:	str	w0, [sp, #36]
  403e1c:	ldr	w1, [sp, #36]
  403e20:	ldr	w0, [sp, #64]
  403e24:	cmp	w1, w0
  403e28:	b.le	403e34 <ferror@plt+0x1fc4>
  403e2c:	ldr	w0, [sp, #36]
  403e30:	str	w0, [sp, #64]
  403e34:	ldr	w0, [sp, #68]
  403e38:	add	w0, w0, #0x1
  403e3c:	str	w0, [sp, #68]
  403e40:	ldr	w0, [sp, #68]
  403e44:	cmp	w0, #0x58
  403e48:	b.ls	403e00 <ferror@plt+0x1f90>  // b.plast
  403e4c:	str	wzr, [sp, #76]
  403e50:	adrp	x0, 406000 <ferror@plt+0x4190>
  403e54:	add	x0, x0, #0x98
  403e58:	bl	401df0 <getenv@plt>
  403e5c:	str	x0, [sp, #56]
  403e60:	ldr	x0, [sp, #56]
  403e64:	cmp	x0, #0x0
  403e68:	b.eq	403e78 <ferror@plt+0x2008>  // b.none
  403e6c:	ldr	x0, [sp, #56]
  403e70:	bl	401ae0 <atoi@plt>
  403e74:	str	w0, [sp, #76]
  403e78:	ldr	w0, [sp, #76]
  403e7c:	cmp	w0, #0x0
  403e80:	b.ne	403e8c <ferror@plt+0x201c>  // b.any
  403e84:	mov	w0, #0x50                  	// #80
  403e88:	str	w0, [sp, #76]
  403e8c:	str	wzr, [sp, #72]
  403e90:	b	403f7c <ferror@plt+0x210c>
  403e94:	ldr	w1, [sp, #76]
  403e98:	ldr	w0, [sp, #64]
  403e9c:	sub	w0, w1, w0
  403ea0:	sub	w0, w0, #0x1
  403ea4:	ldr	x2, [sp, #24]
  403ea8:	mov	w1, w0
  403eac:	ldr	w0, [sp, #72]
  403eb0:	bl	403bac <ferror@plt+0x1d3c>
  403eb4:	str	w0, [sp, #52]
  403eb8:	ldr	w0, [sp, #64]
  403ebc:	add	w1, w0, #0x1
  403ec0:	adrp	x0, 406000 <ferror@plt+0x4190>
  403ec4:	add	x2, x0, #0xa0
  403ec8:	adrp	x0, 406000 <ferror@plt+0x4190>
  403ecc:	add	x0, x0, #0xa8
  403ed0:	bl	401db0 <printf@plt>
  403ed4:	ldr	x2, [sp, #24]
  403ed8:	ldr	w1, [sp, #52]
  403edc:	ldr	w0, [sp, #72]
  403ee0:	bl	403c44 <ferror@plt+0x1dd4>
  403ee4:	mov	w0, #0xa                   	// #10
  403ee8:	bl	401e00 <putchar@plt>
  403eec:	mov	w0, #0x2                   	// #2
  403ef0:	str	w0, [sp, #68]
  403ef4:	b	403f68 <ferror@plt+0x20f8>
  403ef8:	mov	x1, #0x0                   	// #0
  403efc:	ldr	w0, [sp, #68]
  403f00:	bl	401c90 <bfd_printable_arch_mach@plt>
  403f04:	mov	x2, x0
  403f08:	adrp	x0, 406000 <ferror@plt+0x4190>
  403f0c:	add	x1, x0, #0xb0
  403f10:	mov	x0, x2
  403f14:	bl	401c80 <strcmp@plt>
  403f18:	cmp	w0, #0x0
  403f1c:	b.eq	403f5c <ferror@plt+0x20ec>  // b.none
  403f20:	mov	x1, #0x0                   	// #0
  403f24:	ldr	w0, [sp, #68]
  403f28:	bl	401c90 <bfd_printable_arch_mach@plt>
  403f2c:	mov	x2, x0
  403f30:	ldr	w1, [sp, #64]
  403f34:	adrp	x0, 406000 <ferror@plt+0x4190>
  403f38:	add	x0, x0, #0xc0
  403f3c:	bl	401db0 <printf@plt>
  403f40:	ldr	x3, [sp, #24]
  403f44:	ldr	w2, [sp, #68]
  403f48:	ldr	w1, [sp, #52]
  403f4c:	ldr	w0, [sp, #72]
  403f50:	bl	403cbc <ferror@plt+0x1e4c>
  403f54:	mov	w0, #0xa                   	// #10
  403f58:	bl	401e00 <putchar@plt>
  403f5c:	ldr	w0, [sp, #68]
  403f60:	add	w0, w0, #0x1
  403f64:	str	w0, [sp, #68]
  403f68:	ldr	w0, [sp, #68]
  403f6c:	cmp	w0, #0x58
  403f70:	b.ls	403ef8 <ferror@plt+0x2088>  // b.plast
  403f74:	ldr	w0, [sp, #52]
  403f78:	str	w0, [sp, #72]
  403f7c:	ldr	x0, [sp, #24]
  403f80:	ldr	w0, [x0, #12]
  403f84:	ldr	w1, [sp, #72]
  403f88:	cmp	w1, w0
  403f8c:	b.lt	403e94 <ferror@plt+0x2024>  // b.tstop
  403f90:	nop
  403f94:	nop
  403f98:	ldp	x29, x30, [sp], #80
  403f9c:	ret
  403fa0:	stp	x29, x30, [sp, #-48]!
  403fa4:	mov	x29, sp
  403fa8:	adrp	x0, 406000 <ferror@plt+0x4190>
  403fac:	add	x0, x0, #0xc8
  403fb0:	bl	401e30 <gettext@plt>
  403fb4:	mov	x2, x0
  403fb8:	adrp	x0, 406000 <ferror@plt+0x4190>
  403fbc:	add	x1, x0, #0xe8
  403fc0:	mov	x0, x2
  403fc4:	bl	401db0 <printf@plt>
  403fc8:	add	x0, sp, #0x10
  403fcc:	bl	403b38 <ferror@plt+0x1cc8>
  403fd0:	ldr	w0, [sp, #24]
  403fd4:	cmp	w0, #0x0
  403fd8:	b.ne	403fe4 <ferror@plt+0x2174>  // b.any
  403fdc:	add	x0, sp, #0x10
  403fe0:	bl	403de4 <ferror@plt+0x1f74>
  403fe4:	ldr	w0, [sp, #24]
  403fe8:	ldp	x29, x30, [sp], #48
  403fec:	ret
  403ff0:	stp	x29, x30, [sp, #-256]!
  403ff4:	mov	x29, sp
  403ff8:	str	x0, [sp, #40]
  403ffc:	str	x1, [sp, #32]
  404000:	str	w2, [sp, #28]
  404004:	str	w3, [sp, #24]
  404008:	ldr	w0, [sp, #28]
  40400c:	cmp	w0, #0x0
  404010:	b.eq	4040fc <ferror@plt+0x228c>  // b.none
  404014:	ldr	x0, [sp, #32]
  404018:	ldr	x0, [x0, #8]
  40401c:	ldr	x2, [x0, #480]
  404020:	add	x0, sp, #0x70
  404024:	mov	x1, x0
  404028:	ldr	x0, [sp, #32]
  40402c:	blr	x2
  404030:	cmp	w0, #0x0
  404034:	b.ne	4040fc <ferror@plt+0x228c>  // b.any
  404038:	ldr	x0, [sp, #200]
  40403c:	str	x0, [sp, #88]
  404040:	add	x0, sp, #0x58
  404044:	bl	401ab0 <ctime@plt>
  404048:	str	x0, [sp, #248]
  40404c:	ldr	x0, [sp, #248]
  404050:	cmp	x0, #0x0
  404054:	b.ne	404074 <ferror@plt+0x2204>  // b.any
  404058:	adrp	x0, 406000 <ferror@plt+0x4190>
  40405c:	add	x0, x0, #0x100
  404060:	bl	401e30 <gettext@plt>
  404064:	mov	x1, x0
  404068:	add	x0, sp, #0x30
  40406c:	bl	401a70 <sprintf@plt>
  404070:	b	4040a0 <ferror@plt+0x2230>
  404074:	ldr	x0, [sp, #248]
  404078:	add	x1, x0, #0x4
  40407c:	ldr	x0, [sp, #248]
  404080:	add	x0, x0, #0x14
  404084:	add	x4, sp, #0x30
  404088:	mov	x3, x0
  40408c:	mov	x2, x1
  404090:	adrp	x0, 406000 <ferror@plt+0x4190>
  404094:	add	x1, x0, #0x118
  404098:	mov	x0, x4
  40409c:	bl	401a70 <sprintf@plt>
  4040a0:	ldr	w0, [sp, #128]
  4040a4:	mov	w0, w0
  4040a8:	add	x1, sp, #0x60
  4040ac:	bl	4046f8 <ferror@plt+0x2888>
  4040b0:	strb	wzr, [sp, #106]
  4040b4:	ldr	x0, [sp, #160]
  4040b8:	str	x0, [sp, #240]
  4040bc:	add	x0, sp, #0x60
  4040c0:	add	x0, x0, #0x1
  4040c4:	ldr	w1, [sp, #136]
  4040c8:	mov	w1, w1
  4040cc:	ldr	w2, [sp, #140]
  4040d0:	mov	w2, w2
  4040d4:	add	x3, sp, #0x30
  4040d8:	mov	x6, x3
  4040dc:	ldr	x5, [sp, #240]
  4040e0:	mov	x4, x2
  4040e4:	mov	x3, x1
  4040e8:	mov	x2, x0
  4040ec:	adrp	x0, 406000 <ferror@plt+0x4190>
  4040f0:	add	x1, x0, #0x128
  4040f4:	ldr	x0, [sp, #40]
  4040f8:	bl	401e40 <fprintf@plt>
  4040fc:	ldr	x0, [sp, #32]
  404100:	bl	403044 <ferror@plt+0x11d4>
  404104:	ldr	x1, [sp, #40]
  404108:	bl	401a10 <fputs@plt>
  40410c:	ldr	w0, [sp, #24]
  404110:	cmp	w0, #0x0
  404114:	b.eq	404194 <ferror@plt+0x2324>  // b.none
  404118:	ldr	x0, [sp, #32]
  40411c:	bl	40305c <ferror@plt+0x11ec>
  404120:	cmp	w0, #0x0
  404124:	b.eq	404158 <ferror@plt+0x22e8>  // b.none
  404128:	ldr	x0, [sp, #32]
  40412c:	ldr	x0, [x0, #96]
  404130:	cmp	x0, #0x0
  404134:	b.eq	404158 <ferror@plt+0x22e8>  // b.none
  404138:	ldr	x0, [sp, #32]
  40413c:	ldr	x0, [x0, #96]
  404140:	mov	x2, x0
  404144:	adrp	x0, 406000 <ferror@plt+0x4190>
  404148:	add	x1, x0, #0x140
  40414c:	ldr	x0, [sp, #40]
  404150:	bl	401e40 <fprintf@plt>
  404154:	b	404194 <ferror@plt+0x2324>
  404158:	ldr	x0, [sp, #32]
  40415c:	bl	40305c <ferror@plt+0x11ec>
  404160:	cmp	w0, #0x0
  404164:	b.ne	404194 <ferror@plt+0x2324>  // b.any
  404168:	ldr	x0, [sp, #32]
  40416c:	ldr	x0, [x0, #88]
  404170:	cmp	x0, #0x0
  404174:	b.eq	404194 <ferror@plt+0x2324>  // b.none
  404178:	ldr	x0, [sp, #32]
  40417c:	ldr	x0, [x0, #88]
  404180:	mov	x2, x0
  404184:	adrp	x0, 406000 <ferror@plt+0x4190>
  404188:	add	x1, x0, #0x140
  40418c:	ldr	x0, [sp, #40]
  404190:	bl	401e40 <fprintf@plt>
  404194:	ldr	x1, [sp, #40]
  404198:	mov	w0, #0xa                   	// #10
  40419c:	bl	401a90 <fputc@plt>
  4041a0:	nop
  4041a4:	ldp	x29, x30, [sp], #256
  4041a8:	ret
  4041ac:	stp	x29, x30, [sp, #-64]!
  4041b0:	mov	x29, sp
  4041b4:	str	x0, [sp, #24]
  4041b8:	mov	w1, #0x2f                  	// #47
  4041bc:	ldr	x0, [sp, #24]
  4041c0:	bl	401bd0 <strrchr@plt>
  4041c4:	str	x0, [sp, #40]
  4041c8:	ldr	x0, [sp, #40]
  4041cc:	cmp	x0, #0x0
  4041d0:	b.eq	404224 <ferror@plt+0x23b4>  // b.none
  4041d4:	ldr	x1, [sp, #40]
  4041d8:	ldr	x0, [sp, #24]
  4041dc:	sub	x0, x1, x0
  4041e0:	str	x0, [sp, #48]
  4041e4:	ldr	x0, [sp, #48]
  4041e8:	add	x0, x0, #0xb
  4041ec:	bl	401b60 <xmalloc@plt>
  4041f0:	str	x0, [sp, #56]
  4041f4:	ldr	x2, [sp, #48]
  4041f8:	ldr	x1, [sp, #24]
  4041fc:	ldr	x0, [sp, #56]
  404200:	bl	4019c0 <memcpy@plt>
  404204:	ldr	x0, [sp, #48]
  404208:	add	x1, x0, #0x1
  40420c:	str	x1, [sp, #48]
  404210:	ldr	x1, [sp, #56]
  404214:	add	x0, x1, x0
  404218:	mov	w1, #0x2f                  	// #47
  40421c:	strb	w1, [x0]
  404220:	b	404234 <ferror@plt+0x23c4>
  404224:	mov	x0, #0x9                   	// #9
  404228:	bl	401b60 <xmalloc@plt>
  40422c:	str	x0, [sp, #56]
  404230:	str	xzr, [sp, #48]
  404234:	ldr	x1, [sp, #56]
  404238:	ldr	x0, [sp, #48]
  40423c:	add	x3, x1, x0
  404240:	mov	x2, #0x9                   	// #9
  404244:	adrp	x0, 406000 <ferror@plt+0x4190>
  404248:	add	x1, x0, #0x148
  40424c:	mov	x0, x3
  404250:	bl	4019c0 <memcpy@plt>
  404254:	ldr	x0, [sp, #56]
  404258:	ldp	x29, x30, [sp], #64
  40425c:	ret
  404260:	stp	x29, x30, [sp, #-48]!
  404264:	mov	x29, sp
  404268:	str	x0, [sp, #24]
  40426c:	ldr	x0, [sp, #24]
  404270:	bl	4041ac <ferror@plt+0x233c>
  404274:	str	x0, [sp, #40]
  404278:	ldr	x0, [sp, #40]
  40427c:	bl	401d30 <mkstemp@plt>
  404280:	str	w0, [sp, #36]
  404284:	ldr	w0, [sp, #36]
  404288:	cmn	w0, #0x1
  40428c:	b.ne	4042a0 <ferror@plt+0x2430>  // b.any
  404290:	ldr	x0, [sp, #40]
  404294:	bl	401cc0 <free@plt>
  404298:	mov	x0, #0x0                   	// #0
  40429c:	b	4042ac <ferror@plt+0x243c>
  4042a0:	ldr	w0, [sp, #36]
  4042a4:	bl	401bc0 <close@plt>
  4042a8:	ldr	x0, [sp, #40]
  4042ac:	ldp	x29, x30, [sp], #48
  4042b0:	ret
  4042b4:	stp	x29, x30, [sp, #-48]!
  4042b8:	mov	x29, sp
  4042bc:	str	x0, [sp, #24]
  4042c0:	ldr	x0, [sp, #24]
  4042c4:	bl	4041ac <ferror@plt+0x233c>
  4042c8:	str	x0, [sp, #40]
  4042cc:	ldr	x0, [sp, #40]
  4042d0:	bl	401c00 <mkdtemp@plt>
  4042d4:	ldp	x29, x30, [sp], #48
  4042d8:	ret
  4042dc:	stp	x29, x30, [sp, #-48]!
  4042e0:	mov	x29, sp
  4042e4:	str	x0, [sp, #24]
  4042e8:	str	x1, [sp, #16]
  4042ec:	add	x0, sp, #0x20
  4042f0:	mov	w2, #0x0                   	// #0
  4042f4:	mov	x1, x0
  4042f8:	ldr	x0, [sp, #24]
  4042fc:	bl	401a20 <bfd_scan_vma@plt>
  404300:	str	x0, [sp, #40]
  404304:	ldr	x0, [sp, #32]
  404308:	ldrb	w0, [x0]
  40430c:	cmp	w0, #0x0
  404310:	b.eq	40432c <ferror@plt+0x24bc>  // b.none
  404314:	adrp	x0, 406000 <ferror@plt+0x4190>
  404318:	add	x0, x0, #0x158
  40431c:	bl	401e30 <gettext@plt>
  404320:	ldr	x2, [sp, #24]
  404324:	ldr	x1, [sp, #16]
  404328:	bl	403410 <ferror@plt+0x15a0>
  40432c:	ldr	x0, [sp, #40]
  404330:	ldp	x29, x30, [sp], #48
  404334:	ret
  404338:	stp	x29, x30, [sp, #-176]!
  40433c:	mov	x29, sp
  404340:	str	x19, [sp, #16]
  404344:	str	x0, [sp, #40]
  404348:	ldr	x0, [sp, #40]
  40434c:	cmp	x0, #0x0
  404350:	b.ne	40435c <ferror@plt+0x24ec>  // b.any
  404354:	mov	x0, #0xffffffffffffffff    	// #-1
  404358:	b	40444c <ferror@plt+0x25dc>
  40435c:	add	x0, sp, #0x30
  404360:	mov	x1, x0
  404364:	ldr	x0, [sp, #40]
  404368:	bl	405850 <ferror@plt+0x39e0>
  40436c:	cmp	w0, #0x0
  404370:	b.ge	4043cc <ferror@plt+0x255c>  // b.tcont
  404374:	bl	401de0 <__errno_location@plt>
  404378:	ldr	w0, [x0]
  40437c:	cmp	w0, #0x2
  404380:	b.ne	40439c <ferror@plt+0x252c>  // b.any
  404384:	adrp	x0, 406000 <ferror@plt+0x4190>
  404388:	add	x0, x0, #0x170
  40438c:	bl	401e30 <gettext@plt>
  404390:	ldr	x1, [sp, #40]
  404394:	bl	4034b0 <ferror@plt+0x1640>
  404398:	b	404448 <ferror@plt+0x25d8>
  40439c:	adrp	x0, 406000 <ferror@plt+0x4190>
  4043a0:	add	x0, x0, #0x188
  4043a4:	bl	401e30 <gettext@plt>
  4043a8:	mov	x19, x0
  4043ac:	bl	401de0 <__errno_location@plt>
  4043b0:	ldr	w0, [x0]
  4043b4:	bl	401bb0 <strerror@plt>
  4043b8:	mov	x2, x0
  4043bc:	ldr	x1, [sp, #40]
  4043c0:	mov	x0, x19
  4043c4:	bl	4034b0 <ferror@plt+0x1640>
  4043c8:	b	404448 <ferror@plt+0x25d8>
  4043cc:	ldr	w0, [sp, #64]
  4043d0:	and	w0, w0, #0xf000
  4043d4:	cmp	w0, #0x4, lsl #12
  4043d8:	b.ne	4043f4 <ferror@plt+0x2584>  // b.any
  4043dc:	adrp	x0, 406000 <ferror@plt+0x4190>
  4043e0:	add	x0, x0, #0x1b8
  4043e4:	bl	401e30 <gettext@plt>
  4043e8:	ldr	x1, [sp, #40]
  4043ec:	bl	4034b0 <ferror@plt+0x1640>
  4043f0:	b	404448 <ferror@plt+0x25d8>
  4043f4:	ldr	w0, [sp, #64]
  4043f8:	and	w0, w0, #0xf000
  4043fc:	cmp	w0, #0x8, lsl #12
  404400:	b.eq	40441c <ferror@plt+0x25ac>  // b.none
  404404:	adrp	x0, 406000 <ferror@plt+0x4190>
  404408:	add	x0, x0, #0x1d8
  40440c:	bl	401e30 <gettext@plt>
  404410:	ldr	x1, [sp, #40]
  404414:	bl	4034b0 <ferror@plt+0x1640>
  404418:	b	404448 <ferror@plt+0x25d8>
  40441c:	ldr	x0, [sp, #96]
  404420:	cmp	x0, #0x0
  404424:	b.ge	404440 <ferror@plt+0x25d0>  // b.tcont
  404428:	adrp	x0, 406000 <ferror@plt+0x4190>
  40442c:	add	x0, x0, #0x200
  404430:	bl	401e30 <gettext@plt>
  404434:	ldr	x1, [sp, #40]
  404438:	bl	4034b0 <ferror@plt+0x1640>
  40443c:	b	404448 <ferror@plt+0x25d8>
  404440:	ldr	x0, [sp, #96]
  404444:	b	40444c <ferror@plt+0x25dc>
  404448:	mov	x0, #0xffffffffffffffff    	// #-1
  40444c:	ldr	x19, [sp, #16]
  404450:	ldp	x29, x30, [sp], #176
  404454:	ret
  404458:	stp	x29, x30, [sp, #-64]!
  40445c:	mov	x29, sp
  404460:	stp	x19, x20, [sp, #16]
  404464:	str	x0, [sp, #40]
  404468:	ldr	x0, [sp, #40]
  40446c:	cmp	x0, #0x0
  404470:	b.ne	404494 <ferror@plt+0x2624>  // b.any
  404474:	adrp	x0, 406000 <ferror@plt+0x4190>
  404478:	add	x3, x0, #0x270
  40447c:	mov	w2, #0x281                 	// #641
  404480:	adrp	x0, 406000 <ferror@plt+0x4190>
  404484:	add	x1, x0, #0x240
  404488:	adrp	x0, 406000 <ferror@plt+0x4190>
  40448c:	add	x0, x0, #0x258
  404490:	bl	401dd0 <__assert_fail@plt>
  404494:	ldr	x0, [sp, #40]
  404498:	ldr	x0, [x0, #208]
  40449c:	cmp	x0, #0x0
  4044a0:	b.eq	4044b8 <ferror@plt+0x2648>  // b.none
  4044a4:	ldr	x0, [sp, #40]
  4044a8:	ldr	x0, [x0, #208]
  4044ac:	bl	40305c <ferror@plt+0x11ec>
  4044b0:	cmp	w0, #0x0
  4044b4:	b.eq	4044c4 <ferror@plt+0x2654>  // b.none
  4044b8:	ldr	x0, [sp, #40]
  4044bc:	bl	403044 <ferror@plt+0x11d4>
  4044c0:	b	4045b0 <ferror@plt+0x2740>
  4044c4:	ldr	x0, [sp, #40]
  4044c8:	ldr	x0, [x0, #208]
  4044cc:	bl	403044 <ferror@plt+0x11d4>
  4044d0:	bl	401a00 <strlen@plt>
  4044d4:	mov	x19, x0
  4044d8:	ldr	x0, [sp, #40]
  4044dc:	bl	403044 <ferror@plt+0x11d4>
  4044e0:	bl	401a00 <strlen@plt>
  4044e4:	add	x0, x19, x0
  4044e8:	add	x0, x0, #0x3
  4044ec:	str	x0, [sp, #56]
  4044f0:	adrp	x0, 418000 <ferror@plt+0x16190>
  4044f4:	add	x0, x0, #0x500
  4044f8:	ldr	x0, [x0]
  4044fc:	ldr	x1, [sp, #56]
  404500:	cmp	x1, x0
  404504:	b.ls	404568 <ferror@plt+0x26f8>  // b.plast
  404508:	adrp	x0, 418000 <ferror@plt+0x16190>
  40450c:	add	x0, x0, #0x500
  404510:	ldr	x0, [x0]
  404514:	cmp	x0, #0x0
  404518:	b.eq	40452c <ferror@plt+0x26bc>  // b.none
  40451c:	adrp	x0, 418000 <ferror@plt+0x16190>
  404520:	add	x0, x0, #0x508
  404524:	ldr	x0, [x0]
  404528:	bl	401cc0 <free@plt>
  40452c:	ldr	x0, [sp, #56]
  404530:	lsr	x1, x0, #1
  404534:	ldr	x0, [sp, #56]
  404538:	add	x1, x1, x0
  40453c:	adrp	x0, 418000 <ferror@plt+0x16190>
  404540:	add	x0, x0, #0x500
  404544:	str	x1, [x0]
  404548:	adrp	x0, 418000 <ferror@plt+0x16190>
  40454c:	add	x0, x0, #0x500
  404550:	ldr	x0, [x0]
  404554:	bl	401b60 <xmalloc@plt>
  404558:	mov	x1, x0
  40455c:	adrp	x0, 418000 <ferror@plt+0x16190>
  404560:	add	x0, x0, #0x508
  404564:	str	x1, [x0]
  404568:	adrp	x0, 418000 <ferror@plt+0x16190>
  40456c:	add	x0, x0, #0x508
  404570:	ldr	x19, [x0]
  404574:	ldr	x0, [sp, #40]
  404578:	ldr	x0, [x0, #208]
  40457c:	bl	403044 <ferror@plt+0x11d4>
  404580:	mov	x20, x0
  404584:	ldr	x0, [sp, #40]
  404588:	bl	403044 <ferror@plt+0x11d4>
  40458c:	mov	x3, x0
  404590:	mov	x2, x20
  404594:	adrp	x0, 406000 <ferror@plt+0x4190>
  404598:	add	x1, x0, #0x268
  40459c:	mov	x0, x19
  4045a0:	bl	401a70 <sprintf@plt>
  4045a4:	adrp	x0, 418000 <ferror@plt+0x16190>
  4045a8:	add	x0, x0, #0x508
  4045ac:	ldr	x0, [x0]
  4045b0:	ldp	x19, x20, [sp, #16]
  4045b4:	ldp	x29, x30, [sp], #64
  4045b8:	ret
  4045bc:	sub	sp, sp, #0x20
  4045c0:	str	x0, [sp, #8]
  4045c4:	ldr	x0, [sp, #8]
  4045c8:	str	x0, [sp, #24]
  4045cc:	ldr	x0, [sp, #24]
  4045d0:	ldrb	w0, [x0]
  4045d4:	cmp	w0, #0x2f
  4045d8:	b.ne	404690 <ferror@plt+0x2820>  // b.any
  4045dc:	mov	w0, #0x0                   	// #0
  4045e0:	b	4046a4 <ferror@plt+0x2834>
  4045e4:	ldr	x0, [sp, #24]
  4045e8:	ldrb	w0, [x0]
  4045ec:	cmp	w0, #0x2e
  4045f0:	b.ne	404650 <ferror@plt+0x27e0>  // b.any
  4045f4:	ldr	x0, [sp, #24]
  4045f8:	add	x0, x0, #0x1
  4045fc:	str	x0, [sp, #24]
  404600:	ldr	x0, [sp, #24]
  404604:	ldrb	w0, [x0]
  404608:	cmp	w0, #0x2e
  40460c:	b.ne	404650 <ferror@plt+0x27e0>  // b.any
  404610:	ldr	x0, [sp, #24]
  404614:	add	x0, x0, #0x1
  404618:	str	x0, [sp, #24]
  40461c:	ldr	x0, [sp, #24]
  404620:	ldrb	w0, [x0]
  404624:	cmp	w0, #0x0
  404628:	b.eq	40463c <ferror@plt+0x27cc>  // b.none
  40462c:	ldr	x0, [sp, #24]
  404630:	ldrb	w0, [x0]
  404634:	cmp	w0, #0x2f
  404638:	b.ne	404650 <ferror@plt+0x27e0>  // b.any
  40463c:	mov	w0, #0x0                   	// #0
  404640:	b	4046a4 <ferror@plt+0x2834>
  404644:	ldr	x0, [sp, #24]
  404648:	add	x0, x0, #0x1
  40464c:	str	x0, [sp, #24]
  404650:	ldr	x0, [sp, #24]
  404654:	ldrb	w0, [x0]
  404658:	cmp	w0, #0x0
  40465c:	b.eq	404680 <ferror@plt+0x2810>  // b.none
  404660:	ldr	x0, [sp, #24]
  404664:	ldrb	w0, [x0]
  404668:	cmp	w0, #0x2f
  40466c:	b.ne	404644 <ferror@plt+0x27d4>  // b.any
  404670:	b	404680 <ferror@plt+0x2810>
  404674:	ldr	x0, [sp, #24]
  404678:	add	x0, x0, #0x1
  40467c:	str	x0, [sp, #24]
  404680:	ldr	x0, [sp, #24]
  404684:	ldrb	w0, [x0]
  404688:	cmp	w0, #0x2f
  40468c:	b.eq	404674 <ferror@plt+0x2804>  // b.none
  404690:	ldr	x0, [sp, #24]
  404694:	ldrb	w0, [x0]
  404698:	cmp	w0, #0x0
  40469c:	b.ne	4045e4 <ferror@plt+0x2774>  // b.any
  4046a0:	mov	w0, #0x1                   	// #1
  4046a4:	add	sp, sp, #0x20
  4046a8:	ret
  4046ac:	stp	x29, x30, [sp, #-32]!
  4046b0:	mov	x29, sp
  4046b4:	str	x0, [sp, #24]
  4046b8:	adrp	x0, 406000 <ferror@plt+0x4190>
  4046bc:	add	x2, x0, #0x290
  4046c0:	ldr	x1, [sp, #24]
  4046c4:	adrp	x0, 406000 <ferror@plt+0x4190>
  4046c8:	add	x0, x0, #0x2a8
  4046cc:	bl	401db0 <printf@plt>
  4046d0:	adrp	x0, 406000 <ferror@plt+0x4190>
  4046d4:	add	x0, x0, #0x2b8
  4046d8:	bl	401e30 <gettext@plt>
  4046dc:	bl	401db0 <printf@plt>
  4046e0:	adrp	x0, 406000 <ferror@plt+0x4190>
  4046e4:	add	x0, x0, #0x2f0
  4046e8:	bl	401e30 <gettext@plt>
  4046ec:	bl	401db0 <printf@plt>
  4046f0:	mov	w0, #0x0                   	// #0
  4046f4:	bl	401a30 <exit@plt>
  4046f8:	stp	x29, x30, [sp, #-32]!
  4046fc:	mov	x29, sp
  404700:	str	x0, [sp, #24]
  404704:	str	x1, [sp, #16]
  404708:	ldr	x0, [sp, #24]
  40470c:	bl	40489c <ferror@plt+0x2a2c>
  404710:	and	w1, w0, #0xff
  404714:	ldr	x0, [sp, #16]
  404718:	strb	w1, [x0]
  40471c:	ldr	x0, [sp, #24]
  404720:	and	x0, x0, #0x100
  404724:	cmp	x0, #0x0
  404728:	b.eq	404734 <ferror@plt+0x28c4>  // b.none
  40472c:	mov	w0, #0x72                  	// #114
  404730:	b	404738 <ferror@plt+0x28c8>
  404734:	mov	w0, #0x2d                  	// #45
  404738:	ldr	x1, [sp, #16]
  40473c:	add	x1, x1, #0x1
  404740:	strb	w0, [x1]
  404744:	ldr	x0, [sp, #24]
  404748:	and	x0, x0, #0x80
  40474c:	cmp	x0, #0x0
  404750:	b.eq	40475c <ferror@plt+0x28ec>  // b.none
  404754:	mov	w0, #0x77                  	// #119
  404758:	b	404760 <ferror@plt+0x28f0>
  40475c:	mov	w0, #0x2d                  	// #45
  404760:	ldr	x1, [sp, #16]
  404764:	add	x1, x1, #0x2
  404768:	strb	w0, [x1]
  40476c:	ldr	x0, [sp, #24]
  404770:	and	x0, x0, #0x40
  404774:	cmp	x0, #0x0
  404778:	b.eq	404784 <ferror@plt+0x2914>  // b.none
  40477c:	mov	w0, #0x78                  	// #120
  404780:	b	404788 <ferror@plt+0x2918>
  404784:	mov	w0, #0x2d                  	// #45
  404788:	ldr	x1, [sp, #16]
  40478c:	add	x1, x1, #0x3
  404790:	strb	w0, [x1]
  404794:	ldr	x0, [sp, #24]
  404798:	and	x0, x0, #0x20
  40479c:	cmp	x0, #0x0
  4047a0:	b.eq	4047ac <ferror@plt+0x293c>  // b.none
  4047a4:	mov	w0, #0x72                  	// #114
  4047a8:	b	4047b0 <ferror@plt+0x2940>
  4047ac:	mov	w0, #0x2d                  	// #45
  4047b0:	ldr	x1, [sp, #16]
  4047b4:	add	x1, x1, #0x4
  4047b8:	strb	w0, [x1]
  4047bc:	ldr	x0, [sp, #24]
  4047c0:	and	x0, x0, #0x10
  4047c4:	cmp	x0, #0x0
  4047c8:	b.eq	4047d4 <ferror@plt+0x2964>  // b.none
  4047cc:	mov	w0, #0x77                  	// #119
  4047d0:	b	4047d8 <ferror@plt+0x2968>
  4047d4:	mov	w0, #0x2d                  	// #45
  4047d8:	ldr	x1, [sp, #16]
  4047dc:	add	x1, x1, #0x5
  4047e0:	strb	w0, [x1]
  4047e4:	ldr	x0, [sp, #24]
  4047e8:	and	x0, x0, #0x8
  4047ec:	cmp	x0, #0x0
  4047f0:	b.eq	4047fc <ferror@plt+0x298c>  // b.none
  4047f4:	mov	w0, #0x78                  	// #120
  4047f8:	b	404800 <ferror@plt+0x2990>
  4047fc:	mov	w0, #0x2d                  	// #45
  404800:	ldr	x1, [sp, #16]
  404804:	add	x1, x1, #0x6
  404808:	strb	w0, [x1]
  40480c:	ldr	x0, [sp, #24]
  404810:	and	x0, x0, #0x4
  404814:	cmp	x0, #0x0
  404818:	b.eq	404824 <ferror@plt+0x29b4>  // b.none
  40481c:	mov	w0, #0x72                  	// #114
  404820:	b	404828 <ferror@plt+0x29b8>
  404824:	mov	w0, #0x2d                  	// #45
  404828:	ldr	x1, [sp, #16]
  40482c:	add	x1, x1, #0x7
  404830:	strb	w0, [x1]
  404834:	ldr	x0, [sp, #24]
  404838:	and	x0, x0, #0x2
  40483c:	cmp	x0, #0x0
  404840:	b.eq	40484c <ferror@plt+0x29dc>  // b.none
  404844:	mov	w0, #0x77                  	// #119
  404848:	b	404850 <ferror@plt+0x29e0>
  40484c:	mov	w0, #0x2d                  	// #45
  404850:	ldr	x1, [sp, #16]
  404854:	add	x1, x1, #0x8
  404858:	strb	w0, [x1]
  40485c:	ldr	x0, [sp, #24]
  404860:	and	x0, x0, #0x1
  404864:	cmp	x0, #0x0
  404868:	b.eq	404874 <ferror@plt+0x2a04>  // b.none
  40486c:	mov	w0, #0x78                  	// #120
  404870:	b	404878 <ferror@plt+0x2a08>
  404874:	mov	w0, #0x2d                  	// #45
  404878:	ldr	x1, [sp, #16]
  40487c:	add	x1, x1, #0x9
  404880:	strb	w0, [x1]
  404884:	ldr	x1, [sp, #16]
  404888:	ldr	x0, [sp, #24]
  40488c:	bl	404940 <ferror@plt+0x2ad0>
  404890:	nop
  404894:	ldp	x29, x30, [sp], #32
  404898:	ret
  40489c:	sub	sp, sp, #0x10
  4048a0:	str	x0, [sp, #8]
  4048a4:	ldr	x0, [sp, #8]
  4048a8:	and	x0, x0, #0xf000
  4048ac:	cmp	x0, #0x4, lsl #12
  4048b0:	b.ne	4048bc <ferror@plt+0x2a4c>  // b.any
  4048b4:	mov	w0, #0x64                  	// #100
  4048b8:	b	404938 <ferror@plt+0x2ac8>
  4048bc:	ldr	x0, [sp, #8]
  4048c0:	and	x0, x0, #0xf000
  4048c4:	cmp	x0, #0xa, lsl #12
  4048c8:	b.ne	4048d4 <ferror@plt+0x2a64>  // b.any
  4048cc:	mov	w0, #0x6c                  	// #108
  4048d0:	b	404938 <ferror@plt+0x2ac8>
  4048d4:	ldr	x0, [sp, #8]
  4048d8:	and	x0, x0, #0xf000
  4048dc:	cmp	x0, #0x6, lsl #12
  4048e0:	b.ne	4048ec <ferror@plt+0x2a7c>  // b.any
  4048e4:	mov	w0, #0x62                  	// #98
  4048e8:	b	404938 <ferror@plt+0x2ac8>
  4048ec:	ldr	x0, [sp, #8]
  4048f0:	and	x0, x0, #0xf000
  4048f4:	cmp	x0, #0x2, lsl #12
  4048f8:	b.ne	404904 <ferror@plt+0x2a94>  // b.any
  4048fc:	mov	w0, #0x63                  	// #99
  404900:	b	404938 <ferror@plt+0x2ac8>
  404904:	ldr	x0, [sp, #8]
  404908:	and	x0, x0, #0xf000
  40490c:	cmp	x0, #0xc, lsl #12
  404910:	b.ne	40491c <ferror@plt+0x2aac>  // b.any
  404914:	mov	w0, #0x73                  	// #115
  404918:	b	404938 <ferror@plt+0x2ac8>
  40491c:	ldr	x0, [sp, #8]
  404920:	and	x0, x0, #0xf000
  404924:	cmp	x0, #0x1, lsl #12
  404928:	b.ne	404934 <ferror@plt+0x2ac4>  // b.any
  40492c:	mov	w0, #0x70                  	// #112
  404930:	b	404938 <ferror@plt+0x2ac8>
  404934:	mov	w0, #0x2d                  	// #45
  404938:	add	sp, sp, #0x10
  40493c:	ret
  404940:	sub	sp, sp, #0x10
  404944:	str	x0, [sp, #8]
  404948:	str	x1, [sp]
  40494c:	ldr	x0, [sp, #8]
  404950:	and	x0, x0, #0x800
  404954:	cmp	x0, #0x0
  404958:	b.eq	404994 <ferror@plt+0x2b24>  // b.none
  40495c:	ldr	x0, [sp]
  404960:	add	x0, x0, #0x3
  404964:	ldrb	w0, [x0]
  404968:	cmp	w0, #0x78
  40496c:	b.eq	404984 <ferror@plt+0x2b14>  // b.none
  404970:	ldr	x0, [sp]
  404974:	add	x0, x0, #0x3
  404978:	mov	w1, #0x53                  	// #83
  40497c:	strb	w1, [x0]
  404980:	b	404994 <ferror@plt+0x2b24>
  404984:	ldr	x0, [sp]
  404988:	add	x0, x0, #0x3
  40498c:	mov	w1, #0x73                  	// #115
  404990:	strb	w1, [x0]
  404994:	ldr	x0, [sp, #8]
  404998:	and	x0, x0, #0x400
  40499c:	cmp	x0, #0x0
  4049a0:	b.eq	4049dc <ferror@plt+0x2b6c>  // b.none
  4049a4:	ldr	x0, [sp]
  4049a8:	add	x0, x0, #0x6
  4049ac:	ldrb	w0, [x0]
  4049b0:	cmp	w0, #0x78
  4049b4:	b.eq	4049cc <ferror@plt+0x2b5c>  // b.none
  4049b8:	ldr	x0, [sp]
  4049bc:	add	x0, x0, #0x6
  4049c0:	mov	w1, #0x53                  	// #83
  4049c4:	strb	w1, [x0]
  4049c8:	b	4049dc <ferror@plt+0x2b6c>
  4049cc:	ldr	x0, [sp]
  4049d0:	add	x0, x0, #0x6
  4049d4:	mov	w1, #0x73                  	// #115
  4049d8:	strb	w1, [x0]
  4049dc:	ldr	x0, [sp, #8]
  4049e0:	and	x0, x0, #0x200
  4049e4:	cmp	x0, #0x0
  4049e8:	b.eq	404a24 <ferror@plt+0x2bb4>  // b.none
  4049ec:	ldr	x0, [sp]
  4049f0:	add	x0, x0, #0x9
  4049f4:	ldrb	w0, [x0]
  4049f8:	cmp	w0, #0x78
  4049fc:	b.eq	404a14 <ferror@plt+0x2ba4>  // b.none
  404a00:	ldr	x0, [sp]
  404a04:	add	x0, x0, #0x9
  404a08:	mov	w1, #0x54                  	// #84
  404a0c:	strb	w1, [x0]
  404a10:	b	404a24 <ferror@plt+0x2bb4>
  404a14:	ldr	x0, [sp]
  404a18:	add	x0, x0, #0x9
  404a1c:	mov	w1, #0x74                  	// #116
  404a20:	strb	w1, [x0]
  404a24:	nop
  404a28:	add	sp, sp, #0x10
  404a2c:	ret
  404a30:	stp	x29, x30, [sp, #-64]!
  404a34:	mov	x29, sp
  404a38:	str	x19, [sp, #16]
  404a3c:	str	x0, [sp, #40]
  404a40:	ldr	x0, [sp, #40]
  404a44:	cmp	x0, #0x0
  404a48:	b.ne	404a54 <ferror@plt+0x2be4>  // b.any
  404a4c:	mov	x0, #0x0                   	// #0
  404a50:	b	404b14 <ferror@plt+0x2ca4>
  404a54:	str	wzr, [sp, #60]
  404a58:	b	404a68 <ferror@plt+0x2bf8>
  404a5c:	ldr	w0, [sp, #60]
  404a60:	add	w0, w0, #0x1
  404a64:	str	w0, [sp, #60]
  404a68:	ldrsw	x0, [sp, #60]
  404a6c:	lsl	x0, x0, #3
  404a70:	ldr	x1, [sp, #40]
  404a74:	add	x0, x1, x0
  404a78:	ldr	x0, [x0]
  404a7c:	cmp	x0, #0x0
  404a80:	b.ne	404a5c <ferror@plt+0x2bec>  // b.any
  404a84:	ldr	w0, [sp, #60]
  404a88:	add	w0, w0, #0x1
  404a8c:	sxtw	x0, w0
  404a90:	lsl	x0, x0, #3
  404a94:	bl	401b60 <xmalloc@plt>
  404a98:	str	x0, [sp, #48]
  404a9c:	str	wzr, [sp, #60]
  404aa0:	b	404ae0 <ferror@plt+0x2c70>
  404aa4:	ldrsw	x0, [sp, #60]
  404aa8:	lsl	x0, x0, #3
  404aac:	ldr	x1, [sp, #40]
  404ab0:	add	x0, x1, x0
  404ab4:	ldr	x2, [x0]
  404ab8:	ldrsw	x0, [sp, #60]
  404abc:	lsl	x0, x0, #3
  404ac0:	ldr	x1, [sp, #48]
  404ac4:	add	x19, x1, x0
  404ac8:	mov	x0, x2
  404acc:	bl	401b80 <xstrdup@plt>
  404ad0:	str	x0, [x19]
  404ad4:	ldr	w0, [sp, #60]
  404ad8:	add	w0, w0, #0x1
  404adc:	str	w0, [sp, #60]
  404ae0:	ldrsw	x0, [sp, #60]
  404ae4:	lsl	x0, x0, #3
  404ae8:	ldr	x1, [sp, #40]
  404aec:	add	x0, x1, x0
  404af0:	ldr	x0, [x0]
  404af4:	cmp	x0, #0x0
  404af8:	b.ne	404aa4 <ferror@plt+0x2c34>  // b.any
  404afc:	ldrsw	x0, [sp, #60]
  404b00:	lsl	x0, x0, #3
  404b04:	ldr	x1, [sp, #48]
  404b08:	add	x0, x1, x0
  404b0c:	str	xzr, [x0]
  404b10:	ldr	x0, [sp, #48]
  404b14:	ldr	x19, [sp, #16]
  404b18:	ldp	x29, x30, [sp], #64
  404b1c:	ret
  404b20:	stp	x29, x30, [sp, #-48]!
  404b24:	mov	x29, sp
  404b28:	str	x19, [sp, #16]
  404b2c:	str	x0, [sp, #40]
  404b30:	ldr	x0, [sp, #40]
  404b34:	cmp	x0, #0x0
  404b38:	b.eq	404b64 <ferror@plt+0x2cf4>  // b.none
  404b3c:	ldr	x19, [sp, #40]
  404b40:	b	404b50 <ferror@plt+0x2ce0>
  404b44:	ldr	x0, [x19]
  404b48:	bl	401cc0 <free@plt>
  404b4c:	add	x19, x19, #0x8
  404b50:	ldr	x0, [x19]
  404b54:	cmp	x0, #0x0
  404b58:	b.ne	404b44 <ferror@plt+0x2cd4>  // b.any
  404b5c:	ldr	x0, [sp, #40]
  404b60:	bl	401cc0 <free@plt>
  404b64:	nop
  404b68:	ldr	x19, [sp, #16]
  404b6c:	ldp	x29, x30, [sp], #48
  404b70:	ret
  404b74:	sub	sp, sp, #0x10
  404b78:	str	x0, [sp, #8]
  404b7c:	b	404b94 <ferror@plt+0x2d24>
  404b80:	ldr	x0, [sp, #8]
  404b84:	ldr	x0, [x0]
  404b88:	add	x1, x0, #0x1
  404b8c:	ldr	x0, [sp, #8]
  404b90:	str	x1, [x0]
  404b94:	ldr	x0, [sp, #8]
  404b98:	ldr	x0, [x0]
  404b9c:	ldrb	w0, [x0]
  404ba0:	mov	w1, w0
  404ba4:	adrp	x0, 417000 <ferror@plt+0x15190>
  404ba8:	ldr	x0, [x0, #4056]
  404bac:	sxtw	x1, w1
  404bb0:	ldrh	w0, [x0, x1, lsl #1]
  404bb4:	and	w0, w0, #0x40
  404bb8:	cmp	w0, #0x0
  404bbc:	b.ne	404b80 <ferror@plt+0x2d10>  // b.any
  404bc0:	nop
  404bc4:	nop
  404bc8:	add	sp, sp, #0x10
  404bcc:	ret
  404bd0:	sub	sp, sp, #0x10
  404bd4:	str	x0, [sp, #8]
  404bd8:	b	404be8 <ferror@plt+0x2d78>
  404bdc:	ldr	x0, [sp, #8]
  404be0:	add	x0, x0, #0x1
  404be4:	str	x0, [sp, #8]
  404be8:	ldr	x0, [sp, #8]
  404bec:	ldrb	w0, [x0]
  404bf0:	cmp	w0, #0x0
  404bf4:	b.eq	404c20 <ferror@plt+0x2db0>  // b.none
  404bf8:	ldr	x0, [sp, #8]
  404bfc:	ldrb	w0, [x0]
  404c00:	mov	w1, w0
  404c04:	adrp	x0, 417000 <ferror@plt+0x15190>
  404c08:	ldr	x0, [x0, #4056]
  404c0c:	sxtw	x1, w1
  404c10:	ldrh	w0, [x0, x1, lsl #1]
  404c14:	and	w0, w0, #0x40
  404c18:	cmp	w0, #0x0
  404c1c:	b.ne	404bdc <ferror@plt+0x2d6c>  // b.any
  404c20:	ldr	x0, [sp, #8]
  404c24:	ldrb	w0, [x0]
  404c28:	cmp	w0, #0x0
  404c2c:	cset	w0, eq  // eq = none
  404c30:	and	w0, w0, #0xff
  404c34:	add	sp, sp, #0x10
  404c38:	ret
  404c3c:	stp	x29, x30, [sp, #-112]!
  404c40:	mov	x29, sp
  404c44:	str	x19, [sp, #16]
  404c48:	str	x0, [sp, #40]
  404c4c:	str	wzr, [sp, #100]
  404c50:	str	wzr, [sp, #96]
  404c54:	str	wzr, [sp, #92]
  404c58:	str	wzr, [sp, #88]
  404c5c:	str	wzr, [sp, #84]
  404c60:	str	xzr, [sp, #72]
  404c64:	ldr	x0, [sp, #40]
  404c68:	cmp	x0, #0x0
  404c6c:	b.eq	404f04 <ferror@plt+0x3094>  // b.none
  404c70:	ldr	x0, [sp, #40]
  404c74:	bl	401a00 <strlen@plt>
  404c78:	add	x0, x0, #0x1
  404c7c:	bl	401b60 <xmalloc@plt>
  404c80:	str	x0, [sp, #56]
  404c84:	add	x0, sp, #0x28
  404c88:	bl	404b74 <ferror@plt+0x2d04>
  404c8c:	ldr	w0, [sp, #84]
  404c90:	cmp	w0, #0x0
  404c94:	b.eq	404cac <ferror@plt+0x2e3c>  // b.none
  404c98:	ldr	w0, [sp, #84]
  404c9c:	sub	w0, w0, #0x1
  404ca0:	ldr	w1, [sp, #88]
  404ca4:	cmp	w1, w0
  404ca8:	b.lt	404d14 <ferror@plt+0x2ea4>  // b.tstop
  404cac:	ldr	x0, [sp, #72]
  404cb0:	cmp	x0, #0x0
  404cb4:	b.ne	404cd4 <ferror@plt+0x2e64>  // b.any
  404cb8:	mov	w0, #0x8                   	// #8
  404cbc:	str	w0, [sp, #84]
  404cc0:	ldrsw	x0, [sp, #84]
  404cc4:	lsl	x0, x0, #3
  404cc8:	bl	401b60 <xmalloc@plt>
  404ccc:	str	x0, [sp, #64]
  404cd0:	b	404cf8 <ferror@plt+0x2e88>
  404cd4:	ldr	w0, [sp, #84]
  404cd8:	lsl	w0, w0, #1
  404cdc:	str	w0, [sp, #84]
  404ce0:	ldrsw	x0, [sp, #84]
  404ce4:	lsl	x0, x0, #3
  404ce8:	mov	x1, x0
  404cec:	ldr	x0, [sp, #72]
  404cf0:	bl	401b00 <xrealloc@plt>
  404cf4:	str	x0, [sp, #64]
  404cf8:	ldr	x0, [sp, #64]
  404cfc:	str	x0, [sp, #72]
  404d00:	ldrsw	x0, [sp, #88]
  404d04:	lsl	x0, x0, #3
  404d08:	ldr	x1, [sp, #72]
  404d0c:	add	x0, x1, x0
  404d10:	str	xzr, [x0]
  404d14:	ldr	x0, [sp, #56]
  404d18:	str	x0, [sp, #104]
  404d1c:	b	404e90 <ferror@plt+0x3020>
  404d20:	ldr	x0, [sp, #40]
  404d24:	ldrb	w0, [x0]
  404d28:	mov	w1, w0
  404d2c:	adrp	x0, 417000 <ferror@plt+0x15190>
  404d30:	ldr	x0, [x0, #4056]
  404d34:	sxtw	x1, w1
  404d38:	ldrh	w0, [x0, x1, lsl #1]
  404d3c:	and	w0, w0, #0x40
  404d40:	cmp	w0, #0x0
  404d44:	b.eq	404d6c <ferror@plt+0x2efc>  // b.none
  404d48:	ldr	w0, [sp, #100]
  404d4c:	cmp	w0, #0x0
  404d50:	b.ne	404d6c <ferror@plt+0x2efc>  // b.any
  404d54:	ldr	w0, [sp, #96]
  404d58:	cmp	w0, #0x0
  404d5c:	b.ne	404d6c <ferror@plt+0x2efc>  // b.any
  404d60:	ldr	w0, [sp, #92]
  404d64:	cmp	w0, #0x0
  404d68:	b.eq	404ea0 <ferror@plt+0x3030>  // b.none
  404d6c:	ldr	w0, [sp, #92]
  404d70:	cmp	w0, #0x0
  404d74:	b.eq	404d98 <ferror@plt+0x2f28>  // b.none
  404d78:	str	wzr, [sp, #92]
  404d7c:	ldr	x1, [sp, #40]
  404d80:	ldr	x0, [sp, #104]
  404d84:	add	x2, x0, #0x1
  404d88:	str	x2, [sp, #104]
  404d8c:	ldrb	w1, [x1]
  404d90:	strb	w1, [x0]
  404d94:	b	404e84 <ferror@plt+0x3014>
  404d98:	ldr	x0, [sp, #40]
  404d9c:	ldrb	w0, [x0]
  404da0:	cmp	w0, #0x5c
  404da4:	b.ne	404db4 <ferror@plt+0x2f44>  // b.any
  404da8:	mov	w0, #0x1                   	// #1
  404dac:	str	w0, [sp, #92]
  404db0:	b	404e84 <ferror@plt+0x3014>
  404db4:	ldr	w0, [sp, #100]
  404db8:	cmp	w0, #0x0
  404dbc:	b.eq	404df4 <ferror@plt+0x2f84>  // b.none
  404dc0:	ldr	x0, [sp, #40]
  404dc4:	ldrb	w0, [x0]
  404dc8:	cmp	w0, #0x27
  404dcc:	b.ne	404dd8 <ferror@plt+0x2f68>  // b.any
  404dd0:	str	wzr, [sp, #100]
  404dd4:	b	404e84 <ferror@plt+0x3014>
  404dd8:	ldr	x1, [sp, #40]
  404ddc:	ldr	x0, [sp, #104]
  404de0:	add	x2, x0, #0x1
  404de4:	str	x2, [sp, #104]
  404de8:	ldrb	w1, [x1]
  404dec:	strb	w1, [x0]
  404df0:	b	404e84 <ferror@plt+0x3014>
  404df4:	ldr	w0, [sp, #96]
  404df8:	cmp	w0, #0x0
  404dfc:	b.eq	404e34 <ferror@plt+0x2fc4>  // b.none
  404e00:	ldr	x0, [sp, #40]
  404e04:	ldrb	w0, [x0]
  404e08:	cmp	w0, #0x22
  404e0c:	b.ne	404e18 <ferror@plt+0x2fa8>  // b.any
  404e10:	str	wzr, [sp, #96]
  404e14:	b	404e84 <ferror@plt+0x3014>
  404e18:	ldr	x1, [sp, #40]
  404e1c:	ldr	x0, [sp, #104]
  404e20:	add	x2, x0, #0x1
  404e24:	str	x2, [sp, #104]
  404e28:	ldrb	w1, [x1]
  404e2c:	strb	w1, [x0]
  404e30:	b	404e84 <ferror@plt+0x3014>
  404e34:	ldr	x0, [sp, #40]
  404e38:	ldrb	w0, [x0]
  404e3c:	cmp	w0, #0x27
  404e40:	b.ne	404e50 <ferror@plt+0x2fe0>  // b.any
  404e44:	mov	w0, #0x1                   	// #1
  404e48:	str	w0, [sp, #100]
  404e4c:	b	404e84 <ferror@plt+0x3014>
  404e50:	ldr	x0, [sp, #40]
  404e54:	ldrb	w0, [x0]
  404e58:	cmp	w0, #0x22
  404e5c:	b.ne	404e6c <ferror@plt+0x2ffc>  // b.any
  404e60:	mov	w0, #0x1                   	// #1
  404e64:	str	w0, [sp, #96]
  404e68:	b	404e84 <ferror@plt+0x3014>
  404e6c:	ldr	x1, [sp, #40]
  404e70:	ldr	x0, [sp, #104]
  404e74:	add	x2, x0, #0x1
  404e78:	str	x2, [sp, #104]
  404e7c:	ldrb	w1, [x1]
  404e80:	strb	w1, [x0]
  404e84:	ldr	x0, [sp, #40]
  404e88:	add	x0, x0, #0x1
  404e8c:	str	x0, [sp, #40]
  404e90:	ldr	x0, [sp, #40]
  404e94:	ldrb	w0, [x0]
  404e98:	cmp	w0, #0x0
  404e9c:	b.ne	404d20 <ferror@plt+0x2eb0>  // b.any
  404ea0:	ldr	x0, [sp, #104]
  404ea4:	strb	wzr, [x0]
  404ea8:	ldrsw	x0, [sp, #88]
  404eac:	lsl	x0, x0, #3
  404eb0:	ldr	x1, [sp, #72]
  404eb4:	add	x19, x1, x0
  404eb8:	ldr	x0, [sp, #56]
  404ebc:	bl	401b80 <xstrdup@plt>
  404ec0:	str	x0, [x19]
  404ec4:	ldr	w0, [sp, #88]
  404ec8:	add	w0, w0, #0x1
  404ecc:	str	w0, [sp, #88]
  404ed0:	ldrsw	x0, [sp, #88]
  404ed4:	lsl	x0, x0, #3
  404ed8:	ldr	x1, [sp, #72]
  404edc:	add	x0, x1, x0
  404ee0:	str	xzr, [x0]
  404ee4:	add	x0, sp, #0x28
  404ee8:	bl	404b74 <ferror@plt+0x2d04>
  404eec:	ldr	x0, [sp, #40]
  404ef0:	ldrb	w0, [x0]
  404ef4:	cmp	w0, #0x0
  404ef8:	b.ne	404c84 <ferror@plt+0x2e14>  // b.any
  404efc:	ldr	x0, [sp, #56]
  404f00:	bl	401cc0 <free@plt>
  404f04:	ldr	x0, [sp, #72]
  404f08:	ldr	x19, [sp, #16]
  404f0c:	ldp	x29, x30, [sp], #112
  404f10:	ret
  404f14:	stp	x29, x30, [sp, #-64]!
  404f18:	mov	x29, sp
  404f1c:	str	x0, [sp, #24]
  404f20:	str	x1, [sp, #16]
  404f24:	str	wzr, [sp, #60]
  404f28:	ldr	x0, [sp, #16]
  404f2c:	cmp	x0, #0x0
  404f30:	b.ne	405024 <ferror@plt+0x31b4>  // b.any
  404f34:	mov	w0, #0x1                   	// #1
  404f38:	b	40503c <ferror@plt+0x31cc>
  404f3c:	ldr	x0, [sp, #24]
  404f40:	ldr	x0, [x0]
  404f44:	str	x0, [sp, #48]
  404f48:	b	404fe8 <ferror@plt+0x3178>
  404f4c:	ldr	x0, [sp, #48]
  404f50:	ldrb	w0, [x0]
  404f54:	strb	w0, [sp, #47]
  404f58:	ldrb	w1, [sp, #47]
  404f5c:	adrp	x0, 417000 <ferror@plt+0x15190>
  404f60:	ldr	x0, [x0, #4056]
  404f64:	sxtw	x1, w1
  404f68:	ldrh	w0, [x0, x1, lsl #1]
  404f6c:	and	w0, w0, #0x40
  404f70:	cmp	w0, #0x0
  404f74:	b.ne	404f9c <ferror@plt+0x312c>  // b.any
  404f78:	ldrb	w0, [sp, #47]
  404f7c:	cmp	w0, #0x5c
  404f80:	b.eq	404f9c <ferror@plt+0x312c>  // b.none
  404f84:	ldrb	w0, [sp, #47]
  404f88:	cmp	w0, #0x27
  404f8c:	b.eq	404f9c <ferror@plt+0x312c>  // b.none
  404f90:	ldrb	w0, [sp, #47]
  404f94:	cmp	w0, #0x22
  404f98:	b.ne	404fbc <ferror@plt+0x314c>  // b.any
  404f9c:	ldr	x1, [sp, #16]
  404fa0:	mov	w0, #0x5c                  	// #92
  404fa4:	bl	401a90 <fputc@plt>
  404fa8:	cmn	w0, #0x1
  404fac:	b.ne	404fbc <ferror@plt+0x314c>  // b.any
  404fb0:	mov	w0, #0x1                   	// #1
  404fb4:	str	w0, [sp, #60]
  404fb8:	b	405038 <ferror@plt+0x31c8>
  404fbc:	ldrb	w0, [sp, #47]
  404fc0:	ldr	x1, [sp, #16]
  404fc4:	bl	401a90 <fputc@plt>
  404fc8:	cmn	w0, #0x1
  404fcc:	b.ne	404fdc <ferror@plt+0x316c>  // b.any
  404fd0:	mov	w0, #0x1                   	// #1
  404fd4:	str	w0, [sp, #60]
  404fd8:	b	405038 <ferror@plt+0x31c8>
  404fdc:	ldr	x0, [sp, #48]
  404fe0:	add	x0, x0, #0x1
  404fe4:	str	x0, [sp, #48]
  404fe8:	ldr	x0, [sp, #48]
  404fec:	ldrb	w0, [x0]
  404ff0:	cmp	w0, #0x0
  404ff4:	b.ne	404f4c <ferror@plt+0x30dc>  // b.any
  404ff8:	ldr	x1, [sp, #16]
  404ffc:	mov	w0, #0xa                   	// #10
  405000:	bl	401a90 <fputc@plt>
  405004:	cmn	w0, #0x1
  405008:	b.ne	405018 <ferror@plt+0x31a8>  // b.any
  40500c:	mov	w0, #0x1                   	// #1
  405010:	str	w0, [sp, #60]
  405014:	b	405038 <ferror@plt+0x31c8>
  405018:	ldr	x0, [sp, #24]
  40501c:	add	x0, x0, #0x8
  405020:	str	x0, [sp, #24]
  405024:	ldr	x0, [sp, #24]
  405028:	ldr	x0, [x0]
  40502c:	cmp	x0, #0x0
  405030:	b.ne	404f3c <ferror@plt+0x30cc>  // b.any
  405034:	nop
  405038:	ldr	w0, [sp, #60]
  40503c:	ldp	x29, x30, [sp], #64
  405040:	ret
  405044:	stp	x29, x30, [sp, #-240]!
  405048:	mov	x29, sp
  40504c:	str	x0, [sp, #24]
  405050:	str	x1, [sp, #16]
  405054:	str	wzr, [sp, #236]
  405058:	ldr	x0, [sp, #16]
  40505c:	ldr	x0, [x0]
  405060:	str	x0, [sp, #208]
  405064:	mov	w0, #0x7d0                 	// #2000
  405068:	str	w0, [sp, #232]
  40506c:	b	405404 <ferror@plt+0x3594>
  405070:	ldr	x0, [sp, #16]
  405074:	ldr	x1, [x0]
  405078:	ldrsw	x0, [sp, #236]
  40507c:	lsl	x0, x0, #3
  405080:	add	x0, x1, x0
  405084:	ldr	x0, [x0]
  405088:	str	x0, [sp, #200]
  40508c:	ldr	x0, [sp, #200]
  405090:	ldrb	w0, [x0]
  405094:	cmp	w0, #0x40
  405098:	b.ne	4053f0 <ferror@plt+0x3580>  // b.any
  40509c:	ldr	w0, [sp, #232]
  4050a0:	sub	w0, w0, #0x1
  4050a4:	str	w0, [sp, #232]
  4050a8:	ldr	w0, [sp, #232]
  4050ac:	cmp	w0, #0x0
  4050b0:	b.ne	4050e8 <ferror@plt+0x3278>  // b.any
  4050b4:	adrp	x0, 417000 <ferror@plt+0x15190>
  4050b8:	ldr	x0, [x0, #4048]
  4050bc:	ldr	x3, [x0]
  4050c0:	ldr	x0, [sp, #16]
  4050c4:	ldr	x0, [x0]
  4050c8:	ldr	x0, [x0]
  4050cc:	mov	x2, x0
  4050d0:	adrp	x0, 406000 <ferror@plt+0x4190>
  4050d4:	add	x1, x0, #0x3b8
  4050d8:	mov	x0, x3
  4050dc:	bl	401e40 <fprintf@plt>
  4050e0:	mov	w0, #0x1                   	// #1
  4050e4:	bl	401d40 <xexit@plt>
  4050e8:	ldr	x0, [sp, #200]
  4050ec:	add	x0, x0, #0x1
  4050f0:	add	x1, sp, #0x28
  4050f4:	bl	405850 <ferror@plt+0x39e0>
  4050f8:	cmp	w0, #0x0
  4050fc:	b.lt	4053f8 <ferror@plt+0x3588>  // b.tstop
  405100:	ldr	w0, [sp, #56]
  405104:	and	w0, w0, #0xf000
  405108:	cmp	w0, #0x4, lsl #12
  40510c:	b.ne	405144 <ferror@plt+0x32d4>  // b.any
  405110:	adrp	x0, 417000 <ferror@plt+0x15190>
  405114:	ldr	x0, [x0, #4048]
  405118:	ldr	x3, [x0]
  40511c:	ldr	x0, [sp, #16]
  405120:	ldr	x0, [x0]
  405124:	ldr	x0, [x0]
  405128:	mov	x2, x0
  40512c:	adrp	x0, 406000 <ferror@plt+0x4190>
  405130:	add	x1, x0, #0x3e8
  405134:	mov	x0, x3
  405138:	bl	401e40 <fprintf@plt>
  40513c:	mov	w0, #0x1                   	// #1
  405140:	bl	401d40 <xexit@plt>
  405144:	ldr	x0, [sp, #200]
  405148:	add	x0, x0, #0x1
  40514c:	str	x0, [sp, #200]
  405150:	adrp	x0, 406000 <ferror@plt+0x4190>
  405154:	add	x1, x0, #0x418
  405158:	ldr	x0, [sp, #200]
  40515c:	bl	401af0 <fopen@plt>
  405160:	str	x0, [sp, #192]
  405164:	ldr	x0, [sp, #192]
  405168:	cmp	x0, #0x0
  40516c:	b.eq	405400 <ferror@plt+0x3590>  // b.none
  405170:	mov	w2, #0x2                   	// #2
  405174:	mov	x1, #0x0                   	// #0
  405178:	ldr	x0, [sp, #192]
  40517c:	bl	401c10 <fseek@plt>
  405180:	cmn	w0, #0x1
  405184:	b.eq	4053c8 <ferror@plt+0x3558>  // b.none
  405188:	ldr	x0, [sp, #192]
  40518c:	bl	401a60 <ftell@plt>
  405190:	str	x0, [sp, #184]
  405194:	ldr	x0, [sp, #184]
  405198:	cmn	x0, #0x1
  40519c:	b.eq	4053d0 <ferror@plt+0x3560>  // b.none
  4051a0:	mov	w2, #0x0                   	// #0
  4051a4:	mov	x1, #0x0                   	// #0
  4051a8:	ldr	x0, [sp, #192]
  4051ac:	bl	401c10 <fseek@plt>
  4051b0:	cmn	w0, #0x1
  4051b4:	b.eq	4053d8 <ferror@plt+0x3568>  // b.none
  4051b8:	ldr	x0, [sp, #184]
  4051bc:	add	x0, x0, #0x1
  4051c0:	bl	401b60 <xmalloc@plt>
  4051c4:	str	x0, [sp, #176]
  4051c8:	ldr	x0, [sp, #184]
  4051cc:	ldr	x3, [sp, #192]
  4051d0:	mov	x2, x0
  4051d4:	mov	x1, #0x1                   	// #1
  4051d8:	ldr	x0, [sp, #176]
  4051dc:	bl	401ca0 <fread@plt>
  4051e0:	str	x0, [sp, #168]
  4051e4:	ldr	x0, [sp, #184]
  4051e8:	ldr	x1, [sp, #168]
  4051ec:	cmp	x1, x0
  4051f0:	b.eq	405204 <ferror@plt+0x3394>  // b.none
  4051f4:	ldr	x0, [sp, #192]
  4051f8:	bl	401e70 <ferror@plt>
  4051fc:	cmp	w0, #0x0
  405200:	b.ne	4053e0 <ferror@plt+0x3570>  // b.any
  405204:	ldr	x1, [sp, #176]
  405208:	ldr	x0, [sp, #168]
  40520c:	add	x0, x1, x0
  405210:	strb	wzr, [x0]
  405214:	ldr	x0, [sp, #176]
  405218:	bl	404bd0 <ferror@plt+0x2d60>
  40521c:	cmp	w0, #0x0
  405220:	b.eq	40523c <ferror@plt+0x33cc>  // b.none
  405224:	mov	x0, #0x8                   	// #8
  405228:	bl	401b60 <xmalloc@plt>
  40522c:	str	x0, [sp, #224]
  405230:	ldr	x0, [sp, #224]
  405234:	str	xzr, [x0]
  405238:	b	405248 <ferror@plt+0x33d8>
  40523c:	ldr	x0, [sp, #176]
  405240:	bl	404c3c <ferror@plt+0x2dcc>
  405244:	str	x0, [sp, #224]
  405248:	ldr	x0, [sp, #16]
  40524c:	ldr	x0, [x0]
  405250:	ldr	x1, [sp, #208]
  405254:	cmp	x1, x0
  405258:	b.ne	405274 <ferror@plt+0x3404>  // b.any
  40525c:	ldr	x0, [sp, #16]
  405260:	ldr	x0, [x0]
  405264:	bl	404a30 <ferror@plt+0x2bc0>
  405268:	mov	x1, x0
  40526c:	ldr	x0, [sp, #16]
  405270:	str	x1, [x0]
  405274:	str	xzr, [sp, #216]
  405278:	b	405288 <ferror@plt+0x3418>
  40527c:	ldr	x0, [sp, #216]
  405280:	add	x0, x0, #0x1
  405284:	str	x0, [sp, #216]
  405288:	ldr	x0, [sp, #216]
  40528c:	lsl	x0, x0, #3
  405290:	ldr	x1, [sp, #224]
  405294:	add	x0, x1, x0
  405298:	ldr	x0, [x0]
  40529c:	cmp	x0, #0x0
  4052a0:	b.ne	40527c <ferror@plt+0x340c>  // b.any
  4052a4:	ldr	x0, [sp, #16]
  4052a8:	ldr	x1, [x0]
  4052ac:	ldrsw	x0, [sp, #236]
  4052b0:	lsl	x0, x0, #3
  4052b4:	add	x0, x1, x0
  4052b8:	ldr	x0, [x0]
  4052bc:	bl	401cc0 <free@plt>
  4052c0:	ldr	x0, [sp, #16]
  4052c4:	ldr	x2, [x0]
  4052c8:	ldr	x0, [sp, #24]
  4052cc:	ldr	w0, [x0]
  4052d0:	sxtw	x1, w0
  4052d4:	ldr	x0, [sp, #216]
  4052d8:	add	x0, x1, x0
  4052dc:	add	x0, x0, #0x1
  4052e0:	lsl	x0, x0, #3
  4052e4:	mov	x1, x0
  4052e8:	mov	x0, x2
  4052ec:	bl	401b00 <xrealloc@plt>
  4052f0:	mov	x1, x0
  4052f4:	ldr	x0, [sp, #16]
  4052f8:	str	x1, [x0]
  4052fc:	ldr	x0, [sp, #16]
  405300:	ldr	x1, [x0]
  405304:	ldrsw	x2, [sp, #236]
  405308:	ldr	x0, [sp, #216]
  40530c:	add	x0, x2, x0
  405310:	lsl	x0, x0, #3
  405314:	add	x3, x1, x0
  405318:	ldr	x0, [sp, #16]
  40531c:	ldr	x1, [x0]
  405320:	ldrsw	x0, [sp, #236]
  405324:	add	x0, x0, #0x1
  405328:	lsl	x0, x0, #3
  40532c:	add	x4, x1, x0
  405330:	ldr	x0, [sp, #24]
  405334:	ldr	w1, [x0]
  405338:	ldr	w0, [sp, #236]
  40533c:	sub	w0, w1, w0
  405340:	sxtw	x0, w0
  405344:	lsl	x0, x0, #3
  405348:	mov	x2, x0
  40534c:	mov	x1, x4
  405350:	mov	x0, x3
  405354:	bl	4019d0 <memmove@plt>
  405358:	ldr	x0, [sp, #16]
  40535c:	ldr	x1, [x0]
  405360:	ldrsw	x0, [sp, #236]
  405364:	lsl	x0, x0, #3
  405368:	add	x3, x1, x0
  40536c:	ldr	x0, [sp, #216]
  405370:	lsl	x0, x0, #3
  405374:	mov	x2, x0
  405378:	ldr	x1, [sp, #224]
  40537c:	mov	x0, x3
  405380:	bl	4019c0 <memcpy@plt>
  405384:	ldr	x0, [sp, #24]
  405388:	ldr	w0, [x0]
  40538c:	mov	w1, w0
  405390:	ldr	x0, [sp, #216]
  405394:	add	w0, w1, w0
  405398:	sub	w0, w0, #0x1
  40539c:	mov	w1, w0
  4053a0:	ldr	x0, [sp, #24]
  4053a4:	str	w1, [x0]
  4053a8:	ldr	x0, [sp, #224]
  4053ac:	bl	401cc0 <free@plt>
  4053b0:	ldr	x0, [sp, #176]
  4053b4:	bl	401cc0 <free@plt>
  4053b8:	ldr	w0, [sp, #236]
  4053bc:	sub	w0, w0, #0x1
  4053c0:	str	w0, [sp, #236]
  4053c4:	b	4053e4 <ferror@plt+0x3574>
  4053c8:	nop
  4053cc:	b	4053e4 <ferror@plt+0x3574>
  4053d0:	nop
  4053d4:	b	4053e4 <ferror@plt+0x3574>
  4053d8:	nop
  4053dc:	b	4053e4 <ferror@plt+0x3574>
  4053e0:	nop
  4053e4:	ldr	x0, [sp, #192]
  4053e8:	bl	401ad0 <fclose@plt>
  4053ec:	b	405404 <ferror@plt+0x3594>
  4053f0:	nop
  4053f4:	b	405404 <ferror@plt+0x3594>
  4053f8:	nop
  4053fc:	b	405404 <ferror@plt+0x3594>
  405400:	nop
  405404:	ldr	w0, [sp, #236]
  405408:	add	w0, w0, #0x1
  40540c:	str	w0, [sp, #236]
  405410:	ldr	x0, [sp, #24]
  405414:	ldr	w0, [x0]
  405418:	ldr	w1, [sp, #236]
  40541c:	cmp	w1, w0
  405420:	b.lt	405070 <ferror@plt+0x3200>  // b.tstop
  405424:	nop
  405428:	nop
  40542c:	ldp	x29, x30, [sp], #240
  405430:	ret
  405434:	sub	sp, sp, #0x20
  405438:	str	x0, [sp, #8]
  40543c:	ldr	x0, [sp, #8]
  405440:	cmp	x0, #0x0
  405444:	b.ne	405450 <ferror@plt+0x35e0>  // b.any
  405448:	mov	w0, #0x0                   	// #0
  40544c:	b	405484 <ferror@plt+0x3614>
  405450:	str	wzr, [sp, #28]
  405454:	b	405464 <ferror@plt+0x35f4>
  405458:	ldr	w0, [sp, #28]
  40545c:	add	w0, w0, #0x1
  405460:	str	w0, [sp, #28]
  405464:	ldrsw	x0, [sp, #28]
  405468:	lsl	x0, x0, #3
  40546c:	ldr	x1, [sp, #8]
  405470:	add	x0, x1, x0
  405474:	ldr	x0, [x0]
  405478:	cmp	x0, #0x0
  40547c:	b.ne	405458 <ferror@plt+0x35e8>  // b.any
  405480:	ldr	w0, [sp, #28]
  405484:	add	sp, sp, #0x20
  405488:	ret
  40548c:	stp	x29, x30, [sp, #-32]!
  405490:	mov	x29, sp
  405494:	str	x0, [sp, #24]
  405498:	str	x1, [sp, #16]
  40549c:	ldr	x0, [sp, #16]
  4054a0:	cmp	x0, #0x0
  4054a4:	b.eq	4054b0 <ferror@plt+0x3640>  // b.none
  4054a8:	ldr	x0, [sp, #16]
  4054ac:	b	4054dc <ferror@plt+0x366c>
  4054b0:	ldr	x0, [sp, #24]
  4054b4:	cmp	x0, #0x0
  4054b8:	b.eq	4054d8 <ferror@plt+0x3668>  // b.none
  4054bc:	mov	w1, #0x7                   	// #7
  4054c0:	ldr	x0, [sp, #24]
  4054c4:	bl	401c30 <access@plt>
  4054c8:	cmp	w0, #0x0
  4054cc:	b.ne	4054d8 <ferror@plt+0x3668>  // b.any
  4054d0:	ldr	x0, [sp, #24]
  4054d4:	b	4054dc <ferror@plt+0x366c>
  4054d8:	mov	x0, #0x0                   	// #0
  4054dc:	ldp	x29, x30, [sp], #32
  4054e0:	ret
  4054e4:	stp	x29, x30, [sp, #-48]!
  4054e8:	mov	x29, sp
  4054ec:	adrp	x0, 418000 <ferror@plt+0x16190>
  4054f0:	add	x0, x0, #0x510
  4054f4:	ldr	x0, [x0]
  4054f8:	cmp	x0, #0x0
  4054fc:	b.ne	40561c <ferror@plt+0x37ac>  // b.any
  405500:	str	xzr, [sp, #40]
  405504:	adrp	x0, 406000 <ferror@plt+0x4190>
  405508:	add	x0, x0, #0x448
  40550c:	bl	401df0 <getenv@plt>
  405510:	ldr	x1, [sp, #40]
  405514:	bl	40548c <ferror@plt+0x361c>
  405518:	str	x0, [sp, #40]
  40551c:	adrp	x0, 406000 <ferror@plt+0x4190>
  405520:	add	x0, x0, #0x450
  405524:	bl	401df0 <getenv@plt>
  405528:	ldr	x1, [sp, #40]
  40552c:	bl	40548c <ferror@plt+0x361c>
  405530:	str	x0, [sp, #40]
  405534:	adrp	x0, 406000 <ferror@plt+0x4190>
  405538:	add	x0, x0, #0x458
  40553c:	bl	401df0 <getenv@plt>
  405540:	ldr	x1, [sp, #40]
  405544:	bl	40548c <ferror@plt+0x361c>
  405548:	str	x0, [sp, #40]
  40554c:	ldr	x1, [sp, #40]
  405550:	adrp	x0, 406000 <ferror@plt+0x4190>
  405554:	add	x0, x0, #0x460
  405558:	bl	40548c <ferror@plt+0x361c>
  40555c:	str	x0, [sp, #40]
  405560:	ldr	x1, [sp, #40]
  405564:	adrp	x0, 406000 <ferror@plt+0x4190>
  405568:	add	x0, x0, #0x438
  40556c:	bl	40548c <ferror@plt+0x361c>
  405570:	str	x0, [sp, #40]
  405574:	ldr	x1, [sp, #40]
  405578:	adrp	x0, 406000 <ferror@plt+0x4190>
  40557c:	add	x0, x0, #0x428
  405580:	bl	40548c <ferror@plt+0x361c>
  405584:	str	x0, [sp, #40]
  405588:	ldr	x1, [sp, #40]
  40558c:	adrp	x0, 406000 <ferror@plt+0x4190>
  405590:	add	x0, x0, #0x420
  405594:	bl	40548c <ferror@plt+0x361c>
  405598:	str	x0, [sp, #40]
  40559c:	ldr	x0, [sp, #40]
  4055a0:	cmp	x0, #0x0
  4055a4:	b.ne	4055b4 <ferror@plt+0x3744>  // b.any
  4055a8:	adrp	x0, 406000 <ferror@plt+0x4190>
  4055ac:	add	x0, x0, #0x468
  4055b0:	str	x0, [sp, #40]
  4055b4:	ldr	x0, [sp, #40]
  4055b8:	bl	401a00 <strlen@plt>
  4055bc:	str	w0, [sp, #36]
  4055c0:	ldr	w0, [sp, #36]
  4055c4:	add	w0, w0, #0x2
  4055c8:	mov	w0, w0
  4055cc:	bl	401b60 <xmalloc@plt>
  4055d0:	str	x0, [sp, #24]
  4055d4:	ldr	x1, [sp, #40]
  4055d8:	ldr	x0, [sp, #24]
  4055dc:	bl	401d20 <strcpy@plt>
  4055e0:	ldr	w0, [sp, #36]
  4055e4:	ldr	x1, [sp, #24]
  4055e8:	add	x0, x1, x0
  4055ec:	mov	w1, #0x2f                  	// #47
  4055f0:	strb	w1, [x0]
  4055f4:	ldr	w0, [sp, #36]
  4055f8:	add	w0, w0, #0x1
  4055fc:	mov	w0, w0
  405600:	ldr	x1, [sp, #24]
  405604:	add	x0, x1, x0
  405608:	strb	wzr, [x0]
  40560c:	adrp	x0, 418000 <ferror@plt+0x16190>
  405610:	add	x0, x0, #0x510
  405614:	ldr	x1, [sp, #24]
  405618:	str	x1, [x0]
  40561c:	adrp	x0, 418000 <ferror@plt+0x16190>
  405620:	add	x0, x0, #0x510
  405624:	ldr	x0, [x0]
  405628:	ldp	x29, x30, [sp], #48
  40562c:	ret
  405630:	stp	x29, x30, [sp, #-96]!
  405634:	mov	x29, sp
  405638:	str	x19, [sp, #16]
  40563c:	str	x0, [sp, #40]
  405640:	str	x1, [sp, #32]
  405644:	bl	4054e4 <ferror@plt+0x3674>
  405648:	str	x0, [sp, #88]
  40564c:	ldr	x0, [sp, #40]
  405650:	cmp	x0, #0x0
  405654:	b.ne	405664 <ferror@plt+0x37f4>  // b.any
  405658:	adrp	x0, 406000 <ferror@plt+0x4190>
  40565c:	add	x0, x0, #0x470
  405660:	str	x0, [sp, #40]
  405664:	ldr	x0, [sp, #32]
  405668:	cmp	x0, #0x0
  40566c:	b.ne	40567c <ferror@plt+0x380c>  // b.any
  405670:	adrp	x0, 406000 <ferror@plt+0x4190>
  405674:	add	x0, x0, #0x478
  405678:	str	x0, [sp, #32]
  40567c:	ldr	x0, [sp, #88]
  405680:	bl	401a00 <strlen@plt>
  405684:	str	w0, [sp, #84]
  405688:	ldr	x0, [sp, #40]
  40568c:	bl	401a00 <strlen@plt>
  405690:	str	w0, [sp, #80]
  405694:	ldr	x0, [sp, #32]
  405698:	bl	401a00 <strlen@plt>
  40569c:	str	w0, [sp, #76]
  4056a0:	ldrsw	x1, [sp, #84]
  4056a4:	ldrsw	x0, [sp, #76]
  4056a8:	add	x1, x1, x0
  4056ac:	ldrsw	x0, [sp, #80]
  4056b0:	add	x0, x1, x0
  4056b4:	add	x0, x0, #0x7
  4056b8:	bl	401b60 <xmalloc@plt>
  4056bc:	str	x0, [sp, #64]
  4056c0:	ldr	x1, [sp, #88]
  4056c4:	ldr	x0, [sp, #64]
  4056c8:	bl	401d20 <strcpy@plt>
  4056cc:	ldrsw	x0, [sp, #84]
  4056d0:	ldr	x1, [sp, #64]
  4056d4:	add	x0, x1, x0
  4056d8:	ldr	x1, [sp, #40]
  4056dc:	bl	401d20 <strcpy@plt>
  4056e0:	ldrsw	x1, [sp, #84]
  4056e4:	ldrsw	x0, [sp, #80]
  4056e8:	add	x0, x1, x0
  4056ec:	ldr	x1, [sp, #64]
  4056f0:	add	x2, x1, x0
  4056f4:	adrp	x0, 406000 <ferror@plt+0x4190>
  4056f8:	add	x1, x0, #0x480
  4056fc:	mov	x0, x2
  405700:	ldr	w2, [x1]
  405704:	str	w2, [x0]
  405708:	ldur	w1, [x1, #3]
  40570c:	stur	w1, [x0, #3]
  405710:	ldrsw	x1, [sp, #84]
  405714:	ldrsw	x0, [sp, #80]
  405718:	add	x0, x1, x0
  40571c:	add	x0, x0, #0x6
  405720:	ldr	x1, [sp, #64]
  405724:	add	x0, x1, x0
  405728:	ldr	x1, [sp, #32]
  40572c:	bl	401d20 <strcpy@plt>
  405730:	ldr	w1, [sp, #76]
  405734:	ldr	x0, [sp, #64]
  405738:	bl	4019e0 <mkstemps@plt>
  40573c:	str	w0, [sp, #60]
  405740:	ldr	w0, [sp, #60]
  405744:	cmn	w0, #0x1
  405748:	b.ne	405780 <ferror@plt+0x3910>  // b.any
  40574c:	adrp	x0, 417000 <ferror@plt+0x15190>
  405750:	ldr	x0, [x0, #4048]
  405754:	ldr	x19, [x0]
  405758:	bl	401de0 <__errno_location@plt>
  40575c:	ldr	w0, [x0]
  405760:	bl	401bb0 <strerror@plt>
  405764:	mov	x3, x0
  405768:	ldr	x2, [sp, #88]
  40576c:	adrp	x0, 406000 <ferror@plt+0x4190>
  405770:	add	x1, x0, #0x488
  405774:	mov	x0, x19
  405778:	bl	401e40 <fprintf@plt>
  40577c:	bl	401c20 <abort@plt>
  405780:	ldr	w0, [sp, #60]
  405784:	bl	401bc0 <close@plt>
  405788:	cmp	w0, #0x0
  40578c:	b.eq	405794 <ferror@plt+0x3924>  // b.none
  405790:	bl	401c20 <abort@plt>
  405794:	ldr	x0, [sp, #64]
  405798:	ldr	x19, [sp, #16]
  40579c:	ldp	x29, x30, [sp], #96
  4057a0:	ret
  4057a4:	stp	x29, x30, [sp, #-32]!
  4057a8:	mov	x29, sp
  4057ac:	str	x0, [sp, #24]
  4057b0:	ldr	x1, [sp, #24]
  4057b4:	mov	x0, #0x0                   	// #0
  4057b8:	bl	405630 <ferror@plt+0x37c0>
  4057bc:	ldp	x29, x30, [sp], #32
  4057c0:	ret
  4057c4:	nop
  4057c8:	stp	x29, x30, [sp, #-64]!
  4057cc:	mov	x29, sp
  4057d0:	stp	x19, x20, [sp, #16]
  4057d4:	adrp	x20, 417000 <ferror@plt+0x15190>
  4057d8:	add	x20, x20, #0xdb0
  4057dc:	stp	x21, x22, [sp, #32]
  4057e0:	adrp	x21, 417000 <ferror@plt+0x15190>
  4057e4:	add	x21, x21, #0xda8
  4057e8:	sub	x20, x20, x21
  4057ec:	mov	w22, w0
  4057f0:	stp	x23, x24, [sp, #48]
  4057f4:	mov	x23, x1
  4057f8:	mov	x24, x2
  4057fc:	bl	401980 <memcpy@plt-0x40>
  405800:	cmp	xzr, x20, asr #3
  405804:	b.eq	405830 <ferror@plt+0x39c0>  // b.none
  405808:	asr	x20, x20, #3
  40580c:	mov	x19, #0x0                   	// #0
  405810:	ldr	x3, [x21, x19, lsl #3]
  405814:	mov	x2, x24
  405818:	add	x19, x19, #0x1
  40581c:	mov	x1, x23
  405820:	mov	w0, w22
  405824:	blr	x3
  405828:	cmp	x20, x19
  40582c:	b.ne	405810 <ferror@plt+0x39a0>  // b.any
  405830:	ldp	x19, x20, [sp, #16]
  405834:	ldp	x21, x22, [sp, #32]
  405838:	ldp	x23, x24, [sp, #48]
  40583c:	ldp	x29, x30, [sp], #64
  405840:	ret
  405844:	nop
  405848:	ret
  40584c:	nop
  405850:	mov	x2, x1
  405854:	mov	x1, x0
  405858:	mov	w0, #0x0                   	// #0
  40585c:	b	401e10 <__xstat@plt>

Disassembly of section .fini:

0000000000405860 <.fini>:
  405860:	stp	x29, x30, [sp, #-16]!
  405864:	mov	x29, sp
  405868:	ldp	x29, x30, [sp], #16
  40586c:	ret
