vendor_name = ModelSim
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/WriteController_tb.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/ReadController_tb.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/FlowControlTop_tb.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/FlowControlTop.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/FIFO.cmp
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/BRAM_Origem.cmp
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/BRAM_Destino.cmp
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/FIFO.qip
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/FIFO.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/BRAM_Origem.qip
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/BRAM_Origem.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/BRAM_Destino.qip
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/BRAM_Destino.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/fifo_tb.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/BRAM_Origem_tb.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/BRAM_Destino_tb.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/WriteController.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/ReadController.vhd
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/db/lab5.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/db/altsyncram_m7a1.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/db/scfifo_b5a1.tdf
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/db/a_dpfifo_3m31.tdf
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/db/a_fefifo_jaf.tdf
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/db/cntr_6l7.tdf
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/db/dpram_9v01.tdf
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/db/altsyncram_quj1.tdf
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/db/altsyncram_soc1.tdf
source_file = 1, C:/altera/13.0sp1/reconfigurable-logic/fifo/db/cntr_qkb.tdf
design_name = FlowControlTop
instance = comp, \read_ctrl|Add0~0\, read_ctrl|Add0~0, FlowControlTop, 1
instance = comp, \read_ctrl|Add0~6\, read_ctrl|Add0~6, FlowControlTop, 1
instance = comp, \read_ctrl|Add0~10\, read_ctrl|Add0~10, FlowControlTop, 1
instance = comp, \read_ctrl|Add0~16\, read_ctrl|Add0~16, FlowControlTop, 1
instance = comp, \read_ctrl|Add0~18\, read_ctrl|Add0~18, FlowControlTop, 1
instance = comp, \read_ctrl|Add0~20\, read_ctrl|Add0~20, FlowControlTop, 1
instance = comp, \write_ctrl|Add0~2\, write_ctrl|Add0~2, FlowControlTop, 1
instance = comp, \write_ctrl|Add0~6\, write_ctrl|Add0~6, FlowControlTop, 1
instance = comp, \write_ctrl|Add0~18\, write_ctrl|Add0~18, FlowControlTop, 1
instance = comp, \write_ctrl|Add0~20\, write_ctrl|Add0~20, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[6]\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[6], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[10]\, read_ctrl|addr_counter[10], FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[5]\, read_ctrl|addr_counter[5], FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[3]\, read_ctrl|addr_counter[3], FlowControlTop, 1
instance = comp, \read_ctrl|Equal0~1\, read_ctrl|Equal0~1, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[10]~1\, read_ctrl|addr_counter[10]~1, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[5]~6\, read_ctrl|addr_counter[5]~6, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[3]~8\, read_ctrl|addr_counter[3]~8, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af~1\, fifo_inst|scfifo_component|auto_generated|dffe_af~1, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af~2\, fifo_inst|scfifo_component|auto_generated|dffe_af~2, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af~3\, fifo_inst|scfifo_component|auto_generated|dffe_af~3, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af~4\, fifo_inst|scfifo_component|auto_generated|dffe_af~4, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[7]\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[7], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[9]\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[9], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], FlowControlTop, 1
instance = comp, \write_ctrl|Selector4~0\, write_ctrl|Selector4~0, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af~0\, fifo_inst|scfifo_component|auto_generated|dffe_af~0, FlowControlTop, 1
instance = comp, \write_ctrl|Selector4~1\, write_ctrl|Selector4~1, FlowControlTop, 1
instance = comp, \write_ctrl|Selector4~2\, write_ctrl|Selector4~2, FlowControlTop, 1
instance = comp, \reset~I\, reset, FlowControlTop, 1
instance = comp, \reset~clkctrl\, reset~clkctrl, FlowControlTop, 1
instance = comp, \write_ctrl|state.S_WAIT_FIFO\, write_ctrl|state.S_WAIT_FIFO, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af~6\, fifo_inst|scfifo_component|auto_generated|dffe_af~6, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af~5\, fifo_inst|scfifo_component|auto_generated|dffe_af~5, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af~7\, fifo_inst|scfifo_component|auto_generated|dffe_af~7, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af~8\, fifo_inst|scfifo_component|auto_generated|dffe_af~8, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af\, fifo_inst|scfifo_component|auto_generated|dffe_af, FlowControlTop, 1
instance = comp, \write_ctrl|state.S_IDLE~feeder\, write_ctrl|state.S_IDLE~feeder, FlowControlTop, 1
instance = comp, \write_ctrl|state.S_IDLE\, write_ctrl|state.S_IDLE, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[2]~1\, write_ctrl|addr_counter[2]~1, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[3]~9\, write_ctrl|addr_counter[3]~9, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[3]\, write_ctrl|addr_counter[3], FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[1]~11\, write_ctrl|addr_counter[1]~11, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[1]\, write_ctrl|addr_counter[1], FlowControlTop, 1
instance = comp, \write_ctrl|Add0~0\, write_ctrl|Add0~0, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[0]~12\, write_ctrl|addr_counter[0]~12, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[0]\, write_ctrl|addr_counter[0], FlowControlTop, 1
instance = comp, \write_ctrl|Add0~4\, write_ctrl|Add0~4, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[2]~10\, write_ctrl|addr_counter[2]~10, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[2]\, write_ctrl|addr_counter[2], FlowControlTop, 1
instance = comp, \write_ctrl|Add0~8\, write_ctrl|Add0~8, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[4]~8\, write_ctrl|addr_counter[4]~8, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[4]\, write_ctrl|addr_counter[4], FlowControlTop, 1
instance = comp, \write_ctrl|Add0~10\, write_ctrl|Add0~10, FlowControlTop, 1
instance = comp, \write_ctrl|Add0~12\, write_ctrl|Add0~12, FlowControlTop, 1
instance = comp, \write_ctrl|Add0~14\, write_ctrl|Add0~14, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[7]~5\, write_ctrl|addr_counter[7]~5, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[7]\, write_ctrl|addr_counter[7], FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[10]~2\, write_ctrl|addr_counter[10]~2, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[10]\, write_ctrl|addr_counter[10], FlowControlTop, 1
instance = comp, \write_ctrl|Add0~16\, write_ctrl|Add0~16, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[9]~3\, write_ctrl|addr_counter[9]~3, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[9]\, write_ctrl|addr_counter[9], FlowControlTop, 1
instance = comp, \write_ctrl|LessThan0~0\, write_ctrl|LessThan0~0, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[6]~6\, write_ctrl|addr_counter[6]~6, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[6]\, write_ctrl|addr_counter[6], FlowControlTop, 1
instance = comp, \write_ctrl|LessThan0~1\, write_ctrl|LessThan0~1, FlowControlTop, 1
instance = comp, \write_ctrl|LessThan0~2\, write_ctrl|LessThan0~2, FlowControlTop, 1
instance = comp, \write_ctrl|process_0~2\, write_ctrl|process_0~2, FlowControlTop, 1
instance = comp, \write_ctrl|Selector1~0\, write_ctrl|Selector1~0, FlowControlTop, 1
instance = comp, \write_ctrl|state.S_LOAD_BRAM\, write_ctrl|state.S_LOAD_BRAM, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[0]~0\, write_ctrl|addr_counter[0]~0, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[5]~7\, write_ctrl|addr_counter[5]~7, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[5]\, write_ctrl|addr_counter[5], FlowControlTop, 1
instance = comp, \write_ctrl|Equal1~1\, write_ctrl|Equal1~1, FlowControlTop, 1
instance = comp, \write_ctrl|Equal1~0\, write_ctrl|Equal1~0, FlowControlTop, 1
instance = comp, \write_ctrl|Equal1~2\, write_ctrl|Equal1~2, FlowControlTop, 1
instance = comp, \write_ctrl|Equal1~3\, write_ctrl|Equal1~3, FlowControlTop, 1
instance = comp, \write_ctrl|process_0~3\, write_ctrl|process_0~3, FlowControlTop, 1
instance = comp, \write_ctrl|Selector2~0\, write_ctrl|Selector2~0, FlowControlTop, 1
instance = comp, \write_ctrl|Selector2~1\, write_ctrl|Selector2~1, FlowControlTop, 1
instance = comp, \write_ctrl|state.S_READ_BRAM\, write_ctrl|state.S_READ_BRAM, FlowControlTop, 1
instance = comp, \write_ctrl|state.S_WRITE_FIFO\, write_ctrl|state.S_WRITE_FIFO, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[8]\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[8], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dffe_af~9\, fifo_inst|scfifo_component|auto_generated|dffe_af~9, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, FlowControlTop, 1
instance = comp, \read_ctrl|state.S_IDLE~0\, read_ctrl|state.S_IDLE~0, FlowControlTop, 1
instance = comp, \read_ctrl|state.S_IDLE\, read_ctrl|state.S_IDLE, FlowControlTop, 1
instance = comp, \read_ctrl|Add0~2\, read_ctrl|Add0~2, FlowControlTop, 1
instance = comp, \read_ctrl|Add0~4\, read_ctrl|Add0~4, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[2]~9\, read_ctrl|addr_counter[2]~9, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[2]\, read_ctrl|addr_counter[2], FlowControlTop, 1
instance = comp, \read_ctrl|Add0~8\, read_ctrl|Add0~8, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[4]~7\, read_ctrl|addr_counter[4]~7, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[4]\, read_ctrl|addr_counter[4], FlowControlTop, 1
instance = comp, \read_ctrl|Add0~12\, read_ctrl|Add0~12, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[6]~5\, read_ctrl|addr_counter[6]~5, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[6]\, read_ctrl|addr_counter[6], FlowControlTop, 1
instance = comp, \read_ctrl|Add0~14\, read_ctrl|Add0~14, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[7]~4\, read_ctrl|addr_counter[7]~4, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[7]\, read_ctrl|addr_counter[7], FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[8]~3\, read_ctrl|addr_counter[8]~3, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[8]\, read_ctrl|addr_counter[8], FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[9]~2\, read_ctrl|addr_counter[9]~2, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[9]\, read_ctrl|addr_counter[9], FlowControlTop, 1
instance = comp, \read_ctrl|Equal0~0\, read_ctrl|Equal0~0, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[0]~0\, read_ctrl|addr_counter[0]~0, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[0]~11\, read_ctrl|addr_counter[0]~11, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[0]\, read_ctrl|addr_counter[0], FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[1]~10\, read_ctrl|addr_counter[1]~10, FlowControlTop, 1
instance = comp, \read_ctrl|addr_counter[1]\, read_ctrl|addr_counter[1], FlowControlTop, 1
instance = comp, \read_ctrl|Equal0~2\, read_ctrl|Equal0~2, FlowControlTop, 1
instance = comp, \read_ctrl|Equal0~3\, read_ctrl|Equal0~3, FlowControlTop, 1
instance = comp, \read_ctrl|Selector0~0\, read_ctrl|Selector0~0, FlowControlTop, 1
instance = comp, \read_ctrl|state.S_READ_FIFO\, read_ctrl|state.S_READ_FIFO, FlowControlTop, 1
instance = comp, \read_ctrl|state.S_WRITE_BRAM~feeder\, read_ctrl|state.S_WRITE_BRAM~feeder, FlowControlTop, 1
instance = comp, \read_ctrl|state.S_WRITE_BRAM\, read_ctrl|state.S_WRITE_BRAM, FlowControlTop, 1
instance = comp, \read_ctrl|state.S_DONE~0\, read_ctrl|state.S_DONE~0, FlowControlTop, 1
instance = comp, \read_ctrl|state.S_DONE\, read_ctrl|state.S_DONE, FlowControlTop, 1
instance = comp, \write_ctrl|state.S_DONE~0\, write_ctrl|state.S_DONE~0, FlowControlTop, 1
instance = comp, \write_ctrl|state.S_DONE\, write_ctrl|state.S_DONE, FlowControlTop, 1
instance = comp, \done~0\, done~0, FlowControlTop, 1
instance = comp, \clk~I\, clk, FlowControlTop, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, FlowControlTop, 1
instance = comp, \write_ctrl|bram_data_out[0]~0\, write_ctrl|bram_data_out[0]~0, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[8]~4\, write_ctrl|addr_counter[8]~4, FlowControlTop, 1
instance = comp, \write_ctrl|addr_counter[8]\, write_ctrl|addr_counter[8], FlowControlTop, 1
instance = comp, \write_ctrl|bram_data_out[1]~1\, write_ctrl|bram_data_out[1]~1, FlowControlTop, 1
instance = comp, \src_bram|altsyncram_component|auto_generated|ram_block1a0\, src_bram|altsyncram_component|auto_generated|ram_block1a0, FlowControlTop, 1
instance = comp, \write_ctrl|fifo_data_out[0]~0\, write_ctrl|fifo_data_out[0]~0, FlowControlTop, 1
instance = comp, \write_ctrl|fifo_data_out[1]~1\, write_ctrl|fifo_data_out[1]~1, FlowControlTop, 1
instance = comp, \write_ctrl|bram_data_out[2]~2\, write_ctrl|bram_data_out[2]~2, FlowControlTop, 1
instance = comp, \write_ctrl|bram_data_out[3]~3\, write_ctrl|bram_data_out[3]~3, FlowControlTop, 1
instance = comp, \src_bram|altsyncram_component|auto_generated|ram_block1a2\, src_bram|altsyncram_component|auto_generated|ram_block1a2, FlowControlTop, 1
instance = comp, \write_ctrl|fifo_data_out[2]~2\, write_ctrl|fifo_data_out[2]~2, FlowControlTop, 1
instance = comp, \write_ctrl|fifo_data_out[3]~3\, write_ctrl|fifo_data_out[3]~3, FlowControlTop, 1
instance = comp, \write_ctrl|bram_data_out[4]~4\, write_ctrl|bram_data_out[4]~4, FlowControlTop, 1
instance = comp, \write_ctrl|bram_data_out[5]~5\, write_ctrl|bram_data_out[5]~5, FlowControlTop, 1
instance = comp, \src_bram|altsyncram_component|auto_generated|ram_block1a4\, src_bram|altsyncram_component|auto_generated|ram_block1a4, FlowControlTop, 1
instance = comp, \write_ctrl|fifo_data_out[4]~4\, write_ctrl|fifo_data_out[4]~4, FlowControlTop, 1
instance = comp, \write_ctrl|fifo_data_out[5]~5\, write_ctrl|fifo_data_out[5]~5, FlowControlTop, 1
instance = comp, \write_ctrl|bram_data_out[6]~6\, write_ctrl|bram_data_out[6]~6, FlowControlTop, 1
instance = comp, \write_ctrl|bram_data_out[7]~7\, write_ctrl|bram_data_out[7]~7, FlowControlTop, 1
instance = comp, \src_bram|altsyncram_component|auto_generated|ram_block1a6\, src_bram|altsyncram_component|auto_generated|ram_block1a6, FlowControlTop, 1
instance = comp, \write_ctrl|fifo_data_out[6]~6\, write_ctrl|fifo_data_out[6]~6, FlowControlTop, 1
instance = comp, \write_ctrl|fifo_data_out[7]~7\, write_ctrl|fifo_data_out[7]~7, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[0]\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[0], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[1]\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[1], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[2]\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[2], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[3]\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[3], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[4]\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[4], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[5]\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[5], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[6]\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[6], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[7]\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[7], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[8]\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[8], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[9]\, fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit5a[9], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[0]\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[0], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[1]\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[1], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[2]\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[2], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[3]\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[3], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[4]\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[4], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[5]\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[5], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[6]\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[6], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[7]\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[7], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[8]\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[8], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[9]\, fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit5a[9], FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|altsyncram3|ram_block4a0\, fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|altsyncram3|ram_block4a0, FlowControlTop, 1
instance = comp, \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|altsyncram3|ram_block4a4\, fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|altsyncram3|ram_block4a4, FlowControlTop, 1
instance = comp, \done~I\, done, FlowControlTop, 1
instance = comp, \dados_entrada[0]~I\, dados_entrada[0], FlowControlTop, 1
instance = comp, \dados_entrada[1]~I\, dados_entrada[1], FlowControlTop, 1
instance = comp, \dados_entrada[2]~I\, dados_entrada[2], FlowControlTop, 1
instance = comp, \dados_entrada[3]~I\, dados_entrada[3], FlowControlTop, 1
instance = comp, \dados_entrada[4]~I\, dados_entrada[4], FlowControlTop, 1
instance = comp, \dados_entrada[5]~I\, dados_entrada[5], FlowControlTop, 1
instance = comp, \dados_entrada[6]~I\, dados_entrada[6], FlowControlTop, 1
instance = comp, \dados_entrada[7]~I\, dados_entrada[7], FlowControlTop, 1
instance = comp, \dados_saida[0]~I\, dados_saida[0], FlowControlTop, 1
instance = comp, \dados_saida[1]~I\, dados_saida[1], FlowControlTop, 1
instance = comp, \dados_saida[2]~I\, dados_saida[2], FlowControlTop, 1
instance = comp, \dados_saida[3]~I\, dados_saida[3], FlowControlTop, 1
instance = comp, \dados_saida[4]~I\, dados_saida[4], FlowControlTop, 1
instance = comp, \dados_saida[5]~I\, dados_saida[5], FlowControlTop, 1
instance = comp, \dados_saida[6]~I\, dados_saida[6], FlowControlTop, 1
instance = comp, \dados_saida[7]~I\, dados_saida[7], FlowControlTop, 1
