<stg><name>rv32i_pp_ip</name>


<trans_list>

<trans id="618" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32">
<![CDATA[
entry:0 %w_from_m_has_no_dest = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_from_m_has_no_dest"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32">
<![CDATA[
entry:1 %is_ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="is_ret"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32">
<![CDATA[
entry:2 %m_to_w_has_no_dest = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_to_w_has_no_dest"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %m_to_w_is_ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_to_w_is_ret"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32">
<![CDATA[
entry:4 %m_from_e_d_i_is_store = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_from_e_d_i_is_store"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %m_from_e_d_i_is_load = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_from_e_d_i_is_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32">
<![CDATA[
entry:6 %e_to_m_d_i_is_r_type = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_r_type"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32">
<![CDATA[
entry:7 %e_to_m_d_i_has_no_dest = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_has_no_dest"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32">
<![CDATA[
entry:8 %e_to_m_d_i_is_op_imm = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_op_imm"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32">
<![CDATA[
entry:9 %e_to_m_d_i_is_lui = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_lui"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32">
<![CDATA[
entry:10 %e_to_m_d_i_is_ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_ret"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32">
<![CDATA[
entry:11 %e_to_m_d_i_is_jal = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_jal"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32">
<![CDATA[
entry:12 %e_to_m_d_i_is_jalr = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_jalr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32">
<![CDATA[
entry:13 %e_to_m_d_i_is_branch = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_branch"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32">
<![CDATA[
entry:14 %e_to_m_d_i_is_store = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_store"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32">
<![CDATA[
entry:15 %e_to_m_d_i_is_load = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %counter_nbc = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter_nbc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %counter_nbi = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter_nbi"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32">
<![CDATA[
entry:18 %w_from_m_rd = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_from_m_rd"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32">
<![CDATA[
entry:19 %msize = alloca i32 1

]]></Node>
<StgValue><ssdm name="msize"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:20 %e_to_m_rv2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_rv2_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %m_from_e_result = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_from_e_result"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="32">
<![CDATA[
entry:22 %f_from_e_target_pc = alloca i32 1

]]></Node>
<StgValue><ssdm name="f_from_e_target_pc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="20" op_0_bw="32">
<![CDATA[
entry:23 %e_to_m_d_i_imm = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_imm"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="32">
<![CDATA[
entry:24 %e_to_m_d_i_type = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_type"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32">
<![CDATA[
entry:25 %e_to_m_d_i_rs2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_rs2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32">
<![CDATA[
entry:26 %e_to_m_d_i_rs1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_rs1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="32">
<![CDATA[
entry:27 %pc_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pc_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="32">
<![CDATA[
entry:28 %f_to_f_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f_to_f_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %reg_file = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
entry:30 %reg_file_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:31 %reg_file_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:32 %reg_file_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry:33 %reg_file_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
entry:34 %reg_file_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
entry:35 %reg_file_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
entry:36 %reg_file_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_7"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry:37 %reg_file_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_8"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
entry:38 %reg_file_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_9"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
entry:39 %reg_file_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_10"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
entry:40 %reg_file_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_11"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
entry:41 %reg_file_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_12"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
entry:42 %reg_file_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_13"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:43 %reg_file_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_14"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
entry:44 %reg_file_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_15"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
entry:45 %reg_file_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_16"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
entry:46 %reg_file_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_17"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry:47 %reg_file_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_18"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
entry:48 %reg_file_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_19"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
entry:49 %reg_file_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_20"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
entry:50 %reg_file_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_21"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
entry:51 %reg_file_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_22"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
entry:52 %reg_file_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_23"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
entry:53 %reg_file_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_24"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
entry:54 %reg_file_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_25"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
entry:55 %reg_file_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_26"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
entry:56 %reg_file_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_27"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
entry:57 %reg_file_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_28"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
entry:58 %reg_file_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_29"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
entry:59 %reg_file_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_30"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
entry:60 %m_to_w_result_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_to_w_result_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
entry:61 %reg_file_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_31"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32">
<![CDATA[
entry:62 %m_to_w_rd = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_to_w_rd"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="32">
<![CDATA[
entry:63 %e_to_m_d_i_func3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_func3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32">
<![CDATA[
entry:64 %e_to_m_d_i_rd = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_rd"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:65 %spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln31"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:66 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_6, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:71 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:72 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_6, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:75 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:77 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:80 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_cycle

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:84 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %start_pc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %start_pc

]]></Node>
<StgValue><ssdm name="start_pc_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="32">
<![CDATA[
entry:86 %e_to_f_target_pc = trunc i32 %start_pc_read

]]></Node>
<StgValue><ssdm name="e_to_f_target_pc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %store_ln44 = store i32 0, i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88 %store_ln44 = store i32 0, i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %store_ln44 = store i32 0, i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90 %store_ln44 = store i32 0, i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %store_ln44 = store i32 0, i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %store_ln44 = store i32 0, i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %store_ln44 = store i32 0, i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:94 %store_ln44 = store i32 0, i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:95 %store_ln44 = store i32 0, i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96 %store_ln44 = store i32 0, i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:97 %store_ln44 = store i32 0, i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:98 %store_ln44 = store i32 0, i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:99 %store_ln44 = store i32 0, i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %store_ln44 = store i32 0, i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %store_ln44 = store i32 0, i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:102 %store_ln44 = store i32 0, i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:103 %store_ln44 = store i32 0, i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %store_ln44 = store i32 0, i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %store_ln44 = store i32 0, i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:106 %store_ln44 = store i32 0, i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:107 %store_ln44 = store i32 0, i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108 %store_ln44 = store i32 0, i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:109 %store_ln44 = store i32 0, i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:110 %store_ln44 = store i32 0, i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111 %store_ln44 = store i32 0, i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:112 %store_ln44 = store i32 0, i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:113 %store_ln44 = store i32 0, i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:114 %store_ln44 = store i32 0, i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %store_ln44 = store i32 0, i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116 %store_ln44 = store i32 0, i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:117 %store_ln44 = store i32 0, i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:118 %store_ln44 = store i32 0, i32 %reg_file

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:119 %store_ln7 = store i15 %e_to_f_target_pc, i15 %f_from_e_target_pc

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:120 %store_ln25 = store i32 0, i32 %counter_nbi

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %store_ln53 = store i32 1, i32 %counter_nbc

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
entry:122 %br_ln62 = br void %do.body

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
do.body:1 %e_to_e_1 = phi i1 1, void %entry, i1 %e_to_f_set_pc, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="e_to_e_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
do.body:2 %e_to_m_cancel_1 = phi i1 1, void %entry, i1 %e_to_e_1, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="e_to_m_cancel_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
do.body:3 %m_to_w_cancel_1 = phi i1 1, void %entry, i1 %e_to_m_cancel_1, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="m_to_w_cancel_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1">
<![CDATA[
do.body:4 %w_from_m_has_no_dest_load = load i1 %w_from_m_has_no_dest

]]></Node>
<StgValue><ssdm name="w_from_m_has_no_dest_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1">
<![CDATA[
do.body:6 %m_to_w_has_no_dest_load = load i1 %m_to_w_has_no_dest

]]></Node>
<StgValue><ssdm name="m_to_w_has_no_dest_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1">
<![CDATA[
do.body:8 %m_from_e_d_i_is_store_load = load i1 %m_from_e_d_i_is_store

]]></Node>
<StgValue><ssdm name="m_from_e_d_i_is_store_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1">
<![CDATA[
do.body:10 %e_to_m_d_i_has_no_dest_load = load i1 %e_to_m_d_i_has_no_dest

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_has_no_dest_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1">
<![CDATA[
do.body:17 %e_to_m_d_i_is_store_load = load i1 %e_to_m_d_i_is_store

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_store_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5">
<![CDATA[
do.body:19 %m_to_w_rd_3 = load i5 %w_from_m_rd

]]></Node>
<StgValue><ssdm name="m_to_w_rd_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
do.body:20 %e_to_m_result_2 = load i32 %m_from_e_result

]]></Node>
<StgValue><ssdm name="e_to_m_result_2"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
do.body:21 %e_to_f_target_pc_4 = load i15 %f_from_e_target_pc

]]></Node>
<StgValue><ssdm name="e_to_f_target_pc_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5">
<![CDATA[
do.body:24 %f_to_e_d_i_rs2 = load i5 %e_to_m_d_i_rs2

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rs2"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5">
<![CDATA[
do.body:25 %f_to_e_d_i_rs1 = load i5 %e_to_m_d_i_rs1

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rs1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="15">
<![CDATA[
do.body:27 %f_to_f_2 = load i15 %f_to_f_1

]]></Node>
<StgValue><ssdm name="f_to_f_2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:28 %reg_file_32 = load i32 %reg_file

]]></Node>
<StgValue><ssdm name="reg_file_32"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:29 %reg_file_33 = load i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="reg_file_33"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:30 %reg_file_34 = load i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="reg_file_34"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:31 %reg_file_35 = load i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="reg_file_35"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:32 %reg_file_36 = load i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="reg_file_36"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:33 %reg_file_37 = load i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="reg_file_37"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:34 %reg_file_38 = load i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="reg_file_38"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:35 %reg_file_39 = load i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="reg_file_39"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:36 %reg_file_40 = load i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="reg_file_40"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:37 %reg_file_41 = load i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="reg_file_41"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:38 %reg_file_42 = load i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="reg_file_42"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:39 %reg_file_43 = load i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="reg_file_43"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:40 %reg_file_44 = load i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="reg_file_44"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:41 %reg_file_45 = load i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="reg_file_45"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:42 %reg_file_46 = load i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="reg_file_46"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:43 %reg_file_47 = load i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="reg_file_47"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:44 %reg_file_48 = load i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="reg_file_48"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:45 %reg_file_49 = load i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="reg_file_49"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:46 %reg_file_50 = load i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="reg_file_50"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:47 %reg_file_51 = load i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="reg_file_51"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:48 %reg_file_52 = load i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="reg_file_52"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:49 %reg_file_53 = load i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="reg_file_53"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:50 %reg_file_54 = load i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="reg_file_54"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:51 %reg_file_55 = load i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="reg_file_55"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:52 %reg_file_56 = load i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="reg_file_56"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:53 %reg_file_57 = load i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="reg_file_57"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:54 %reg_file_58 = load i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="reg_file_58"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:55 %reg_file_59 = load i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="reg_file_59"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:56 %reg_file_60 = load i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="reg_file_60"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:57 %reg_file_61 = load i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="reg_file_61"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:58 %reg_file_62 = load i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="reg_file_62"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
do.body:59 %m_to_w_result_2 = load i32 %m_to_w_result_3

]]></Node>
<StgValue><ssdm name="m_to_w_result_2"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:60 %reg_file_63 = load i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="reg_file_63"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="5">
<![CDATA[
do.body:61 %e_to_m_d_i_rd_3 = load i5 %m_to_w_rd

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_rd_3"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3">
<![CDATA[
do.body:62 %f_to_e_d_i_func3 = load i3 %e_to_m_d_i_func3

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_func3"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
do.body:66 %pc = select i1 %e_to_e_1, i15 %e_to_f_target_pc_4, i15 %f_to_f_2

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="15">
<![CDATA[
do.body:68 %zext_ln8 = zext i15 %pc

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
do.body:69 %code_ram_addr = getelementptr i32 %code_ram, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="code_ram_addr"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="15">
<![CDATA[
do.body:70 %instruction = load i15 %code_ram_addr

]]></Node>
<StgValue><ssdm name="instruction"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:100 %store_ln58 = store i1 %e_to_m_d_i_is_store_load, i1 %m_from_e_d_i_is_store

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:102 %store_ln58 = store i1 %e_to_m_d_i_has_no_dest_load, i1 %m_to_w_has_no_dest

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:104 %store_ln58 = store i1 %m_to_w_has_no_dest_load, i1 %w_from_m_has_no_dest

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="5" op_18_bw="32" op_19_bw="5" op_20_bw="32" op_21_bw="5" op_22_bw="32" op_23_bw="5" op_24_bw="32" op_25_bw="5" op_26_bw="32" op_27_bw="5" op_28_bw="32" op_29_bw="5" op_30_bw="32" op_31_bw="5" op_32_bw="32" op_33_bw="5" op_34_bw="32" op_35_bw="5" op_36_bw="32" op_37_bw="5" op_38_bw="32" op_39_bw="5" op_40_bw="32" op_41_bw="5" op_42_bw="32" op_43_bw="5" op_44_bw="32" op_45_bw="5" op_46_bw="32" op_47_bw="5" op_48_bw="32" op_49_bw="5" op_50_bw="32" op_51_bw="5" op_52_bw="32" op_53_bw="5" op_54_bw="32" op_55_bw="5" op_56_bw="32" op_57_bw="5" op_58_bw="32" op_59_bw="5" op_60_bw="32" op_61_bw="5" op_62_bw="32" op_63_bw="5" op_64_bw="32" op_65_bw="32" op_66_bw="5">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:1 %r1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32i32.i32.i5, i5 0, i32 %reg_file_32, i5 1, i32 %reg_file_33, i5 2, i32 %reg_file_34, i5 3, i32 %reg_file_35, i5 4, i32 %reg_file_36, i5 5, i32 %reg_file_37, i5 6, i32 %reg_file_38, i5 7, i32 %reg_file_39, i5 8, i32 %reg_file_40, i5 9, i32 %reg_file_41, i5 10, i32 %reg_file_42, i5 11, i32 %reg_file_43, i5 12, i32 %reg_file_44, i5 13, i32 %reg_file_45, i5 14, i32 %reg_file_46, i5 15, i32 %reg_file_47, i5 16, i32 %reg_file_48, i5 17, i32 %reg_file_49, i5 18, i32 %reg_file_50, i5 19, i32 %reg_file_51, i5 20, i32 %reg_file_52, i5 21, i32 %reg_file_53, i5 22, i32 %reg_file_54, i5 23, i32 %reg_file_55, i5 24, i32 %reg_file_56, i5 25, i32 %reg_file_57, i5 26, i32 %reg_file_58, i5 27, i32 %reg_file_59, i5 28, i32 %reg_file_60, i5 29, i32 %reg_file_61, i5 30, i32 %reg_file_62, i5 31, i32 %reg_file_63, i32 0, i5 %f_to_e_d_i_rs1

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="5" op_18_bw="32" op_19_bw="5" op_20_bw="32" op_21_bw="5" op_22_bw="32" op_23_bw="5" op_24_bw="32" op_25_bw="5" op_26_bw="32" op_27_bw="5" op_28_bw="32" op_29_bw="5" op_30_bw="32" op_31_bw="5" op_32_bw="32" op_33_bw="5" op_34_bw="32" op_35_bw="5" op_36_bw="32" op_37_bw="5" op_38_bw="32" op_39_bw="5" op_40_bw="32" op_41_bw="5" op_42_bw="32" op_43_bw="5" op_44_bw="32" op_45_bw="5" op_46_bw="32" op_47_bw="5" op_48_bw="32" op_49_bw="5" op_50_bw="32" op_51_bw="5" op_52_bw="32" op_53_bw="5" op_54_bw="32" op_55_bw="5" op_56_bw="32" op_57_bw="5" op_58_bw="32" op_59_bw="5" op_60_bw="32" op_61_bw="5" op_62_bw="32" op_63_bw="5" op_64_bw="32" op_65_bw="32" op_66_bw="5">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:2 %r2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32i32.i32.i5, i5 0, i32 %reg_file_32, i5 1, i32 %reg_file_33, i5 2, i32 %reg_file_34, i5 3, i32 %reg_file_35, i5 4, i32 %reg_file_36, i5 5, i32 %reg_file_37, i5 6, i32 %reg_file_38, i5 7, i32 %reg_file_39, i5 8, i32 %reg_file_40, i5 9, i32 %reg_file_41, i5 10, i32 %reg_file_42, i5 11, i32 %reg_file_43, i5 12, i32 %reg_file_44, i5 13, i32 %reg_file_45, i5 14, i32 %reg_file_46, i5 15, i32 %reg_file_47, i5 16, i32 %reg_file_48, i5 17, i32 %reg_file_49, i5 18, i32 %reg_file_50, i5 19, i32 %reg_file_51, i5 20, i32 %reg_file_52, i5 21, i32 %reg_file_53, i5 22, i32 %reg_file_54, i5 23, i32 %reg_file_55, i5 24, i32 %reg_file_56, i5 25, i32 %reg_file_57, i5 26, i32 %reg_file_58, i5 27, i32 %reg_file_59, i5 28, i32 %reg_file_60, i5 29, i32 %reg_file_61, i5 30, i32 %reg_file_62, i5 31, i32 %reg_file_63, i32 0, i5 %f_to_e_d_i_rs2

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:3 %or_ln30 = or i1 %e_to_m_cancel_1, i1 %m_to_w_has_no_dest_load

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:4 %xor_ln30 = xor i1 %or_ln30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:5 %icmp_ln31 = icmp_ne  i5 %f_to_e_d_i_rs1, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:6 %icmp_ln31_1 = icmp_eq  i5 %f_to_e_d_i_rs1, i5 %e_to_m_d_i_rd_3

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:7 %and_ln30 = and i1 %icmp_ln31_1, i1 %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:8 %m_bp_1 = and i1 %and_ln30, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="m_bp_1"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:9 %xor_ln32 = xor i1 %m_to_w_cancel_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:10 %or_ln32 = or i1 %m_to_w_cancel_1, i1 %w_from_m_has_no_dest_load

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:11 %xor_ln32_1 = xor i1 %or_ln32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln32_1"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:12 %icmp_ln33 = icmp_eq  i5 %f_to_e_d_i_rs1, i5 %m_to_w_rd_3

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:13 %and_ln32 = and i1 %icmp_ln33, i1 %xor_ln32_1

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:14 %w_bp_1 = and i1 %and_ln32, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="w_bp_1"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:15 %bypass_rs1 = or i1 %m_bp_1, i1 %w_bp_1

]]></Node>
<StgValue><ssdm name="bypass_rs1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:16 %icmp_ln36 = icmp_ne  i5 %f_to_e_d_i_rs2, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:17 %icmp_ln36_1 = icmp_eq  i5 %f_to_e_d_i_rs2, i5 %e_to_m_d_i_rd_3

]]></Node>
<StgValue><ssdm name="icmp_ln36_1"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:18 %and_ln35 = and i1 %icmp_ln36_1, i1 %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:19 %m_bp_2 = and i1 %and_ln35, i1 %icmp_ln36

]]></Node>
<StgValue><ssdm name="m_bp_2"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:20 %icmp_ln38 = icmp_eq  i5 %f_to_e_d_i_rs2, i5 %m_to_w_rd_3

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:21 %and_ln37 = and i1 %icmp_ln36, i1 %xor_ln32_1

]]></Node>
<StgValue><ssdm name="and_ln37"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:22 %w_bp_2 = and i1 %and_ln37, i1 %icmp_ln38

]]></Node>
<StgValue><ssdm name="w_bp_2"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:23 %bypass_rs2 = or i1 %m_bp_2, i1 %w_bp_2

]]></Node>
<StgValue><ssdm name="bypass_rs2"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:24 %select_ln8 = select i1 %m_bp_1, i32 %e_to_m_result_2, i32 %m_to_w_result_2

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:25 %rv1 = select i1 %bypass_rs1, i32 %select_ln8, i32 %r1

]]></Node>
<StgValue><ssdm name="rv1"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="17" op_0_bw="32">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:26 %trunc_ln59 = trunc i32 %rv1

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:27 %select_ln8_1 = select i1 %m_bp_2, i32 %e_to_m_result_2, i32 %m_to_w_result_2

]]></Node>
<StgValue><ssdm name="select_ln8_1"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:28 %rv2 = select i1 %bypass_rs2, i32 %select_ln8_1, i32 %r2

]]></Node>
<StgValue><ssdm name="rv2"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:29 %switch_ln13 = switch i3 %f_to_e_d_i_func3, void %sw.bb15.i.i, i3 0, void %sw.bb.i253.i, i3 1, void %sw.bb1.i.i, i3 2, void %sw.bb4.i.i62, i3 3, void %sw.bb4.i.i62, i3 4, void %sw.bb6.i.i63, i3 5, void %sw.bb9.i.i, i3 6, void %sw.bb12.i.i

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="3"/>
</and_exp><and_exp><literal name="f_to_e_d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i.i62:0 %br_ln20 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="3" op_0_bw="3">
<![CDATA[
if.then.i22_ifconv:0 %msize_load = load i3 %msize

]]></Node>
<StgValue><ssdm name="msize_load"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="32">
<![CDATA[
if.then.i22_ifconv:1 %a01 = trunc i32 %e_to_m_result_2

]]></Node>
<StgValue><ssdm name="a01"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i22_ifconv:2 %a1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %e_to_m_result_2, i32 1

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i22_ifconv:3 %a2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %e_to_m_result_2, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="15">
<![CDATA[
if.then.i22_ifconv:4 %zext_ln18 = zext i15 %a2

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i22_ifconv:5 %data_ram_addr = getelementptr i32 %data_ram, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="data_ram_addr"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="15">
<![CDATA[
if.then.i22_ifconv:6 %w = load i15 %data_ram_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32">
<![CDATA[
if.then12.i:0 %e_to_m_rv2_1_load = load i32 %e_to_m_rv2_1

]]></Node>
<StgValue><ssdm name="e_to_m_rv2_1_load"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="2" op_0_bw="3">
<![CDATA[
if.then12.i:1 %msize_1 = trunc i3 %msize_load

]]></Node>
<StgValue><ssdm name="msize_1"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="32">
<![CDATA[
if.then12.i:2 %rv2_0 = trunc i32 %e_to_m_rv2_1_load

]]></Node>
<StgValue><ssdm name="rv2_0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="32">
<![CDATA[
if.then12.i:3 %rv2_01 = trunc i32 %e_to_m_rv2_1_load

]]></Node>
<StgValue><ssdm name="rv2_01"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then12.i:4 %switch_ln74 = switch i2 %msize_1, void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.11.exit.i, i2 0, void %sw.bb.i.i, i2 1, void %sw.bb4.i.i, i2 2, void %sw.bb6.i.i

]]></Node>
<StgValue><ssdm name="switch_ln74"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="16">
<![CDATA[
sw.bb4.i.i:0 %zext_ln79 = zext i16 %rv2_01

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb4.i.i:1 %and_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %a1, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="2">
<![CDATA[
sw.bb4.i.i:2 %zext_ln79_1 = zext i2 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb4.i.i:3 %shl_ln79 = shl i4 3, i4 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="shl_ln79"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
sw.bb4.i.i:4 %shl_ln79_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %a1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln79_1"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="5">
<![CDATA[
sw.bb4.i.i:5 %zext_ln79_2 = zext i5 %shl_ln79_1

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb4.i.i:6 %shl_ln79_2 = shl i32 %zext_ln79, i32 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="shl_ln79_2"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="8">
<![CDATA[
sw.bb.i.i:0 %zext_ln76 = zext i8 %rv2_0

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="4" op_0_bw="2">
<![CDATA[
sw.bb.i.i:1 %zext_ln76_1 = zext i2 %a01

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb.i.i:2 %shl_ln76 = shl i4 1, i4 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="shl_ln76"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
sw.bb.i.i:3 %shl_ln76_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %a01, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln76_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="5">
<![CDATA[
sw.bb.i.i:4 %zext_ln76_2 = zext i5 %shl_ln76_1

]]></Node>
<StgValue><ssdm name="zext_ln76_2"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i.i:5 %shl_ln76_2 = shl i32 %zext_ln76, i32 %zext_ln76_2

]]></Node>
<StgValue><ssdm name="shl_ln76_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
do.body:0 %f7_6 = phi i1 0, void %entry, i1 %tmp_5, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="f7_6"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1">
<![CDATA[
do.body:5 %is_ret_load = load i1 %is_ret

]]></Node>
<StgValue><ssdm name="is_ret_load"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1">
<![CDATA[
do.body:7 %m_to_w_is_ret_load = load i1 %m_to_w_is_ret

]]></Node>
<StgValue><ssdm name="m_to_w_is_ret_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1">
<![CDATA[
do.body:9 %m_from_e_d_i_is_load_load = load i1 %m_from_e_d_i_is_load

]]></Node>
<StgValue><ssdm name="m_from_e_d_i_is_load_load"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1">
<![CDATA[
do.body:11 %e_to_m_d_i_is_op_imm_load = load i1 %e_to_m_d_i_is_op_imm

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_op_imm_load"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1">
<![CDATA[
do.body:12 %e_to_m_d_i_is_lui_load = load i1 %e_to_m_d_i_is_lui

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_lui_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1">
<![CDATA[
do.body:13 %e_to_m_d_i_is_ret_load = load i1 %e_to_m_d_i_is_ret

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_ret_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1">
<![CDATA[
do.body:14 %e_to_m_d_i_is_jal_load = load i1 %e_to_m_d_i_is_jal

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_jal_load"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1">
<![CDATA[
do.body:15 %e_to_m_d_i_is_jalr_load = load i1 %e_to_m_d_i_is_jalr

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_jalr_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1">
<![CDATA[
do.body:16 %e_to_m_d_i_is_branch_load = load i1 %e_to_m_d_i_is_branch

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_branch_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1">
<![CDATA[
do.body:18 %e_to_m_d_i_is_load_load = load i1 %e_to_m_d_i_is_load

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_load_load"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="20" op_0_bw="20">
<![CDATA[
do.body:22 %f_to_e_d_i_imm = load i20 %e_to_m_d_i_imm

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3">
<![CDATA[
do.body:23 %f_to_e_d_i_type = load i3 %e_to_m_d_i_type

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_type"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="15">
<![CDATA[
do.body:26 %f_to_e_pc = load i15 %pc_1

]]></Node>
<StgValue><ssdm name="f_to_e_pc"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5">
<![CDATA[
do.body:63 %f_to_e_d_i_rd = load i5 %e_to_m_d_i_rd

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rd"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
do.body:64 %specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln63"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
do.body:65 %specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln62"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
do.body:67 %f_to_f = add i15 %pc, i15 1

]]></Node>
<StgValue><ssdm name="f_to_f"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="15">
<![CDATA[
do.body:70 %instruction = load i15 %code_ram_addr

]]></Node>
<StgValue><ssdm name="instruction"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:71 %f_to_e_d_i_opcode = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_opcode"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:72 %f_to_e_d_i_rd_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 7, i32 11

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rd_1"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:73 %d_imm_inst_19_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="d_imm_inst_19_12"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:74 %f_to_e_d_i_func3_1 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_func3_1"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:75 %f_to_e_d_i_rs1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 15, i32 19

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rs1_1"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:76 %f_to_e_d_i_rs2_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 20, i32 24

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rs2_1"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:77 %f_to_e_d_i_is_load = icmp_eq  i5 %f_to_e_d_i_opcode, i5 0

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_load"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:78 %f_to_e_d_i_is_store = icmp_eq  i5 %f_to_e_d_i_opcode, i5 8

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_store"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:79 %f_to_e_d_i_is_branch = icmp_eq  i5 %f_to_e_d_i_opcode, i5 24

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_branch"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:80 %f_to_e_d_i_is_jalr = icmp_eq  i5 %f_to_e_d_i_opcode, i5 25

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_jalr"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:81 %f_to_e_d_i_is_jal = icmp_eq  i5 %f_to_e_d_i_opcode, i5 27

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_jal"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.body:82 %f_to_e_d_i_is_ret = icmp_eq  i32 %instruction, i32 32871

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_ret"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:83 %f_to_e_d_i_is_lui = icmp_eq  i5 %f_to_e_d_i_opcode, i5 13

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_lui"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:84 %f_to_e_d_i_is_op_imm = icmp_eq  i5 %f_to_e_d_i_opcode, i5 4

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_op_imm"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:85 %icmp_ln21 = icmp_eq  i5 %f_to_e_d_i_rd_1, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
do.body:86 %or_ln21 = or i1 %icmp_ln21, i1 %f_to_e_d_i_is_branch

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
do.body:87 %f_to_e_d_i_has_no_dest = or i1 %or_ln21, i1 %f_to_e_d_i_is_store

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_has_no_dest"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:88 %opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="opch"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:89 %opcl = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="opcl"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:90 %store_ln58 = store i1 %f_to_e_d_i_is_load, i1 %e_to_m_d_i_is_load

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:91 %store_ln58 = store i1 %f_to_e_d_i_is_store, i1 %e_to_m_d_i_is_store

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:92 %store_ln58 = store i1 %f_to_e_d_i_is_branch, i1 %e_to_m_d_i_is_branch

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:93 %store_ln58 = store i1 %f_to_e_d_i_is_jalr, i1 %e_to_m_d_i_is_jalr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:94 %store_ln58 = store i1 %f_to_e_d_i_is_jal, i1 %e_to_m_d_i_is_jal

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:95 %store_ln58 = store i1 %f_to_e_d_i_is_ret, i1 %e_to_m_d_i_is_ret

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:96 %store_ln58 = store i1 %f_to_e_d_i_is_lui, i1 %e_to_m_d_i_is_lui

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:97 %store_ln58 = store i1 %f_to_e_d_i_is_op_imm, i1 %e_to_m_d_i_is_op_imm

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:98 %store_ln58 = store i1 %f_to_e_d_i_has_no_dest, i1 %e_to_m_d_i_has_no_dest

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:99 %store_ln58 = store i1 %e_to_m_d_i_is_load_load, i1 %m_from_e_d_i_is_load

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:101 %store_ln58 = store i1 %e_to_m_d_i_is_ret_load, i1 %m_to_w_is_ret

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:103 %store_ln58 = store i1 %m_to_w_is_ret_load, i1 %is_ret

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
do.body:105 %switch_ln58 = switch i2 %opch, void %sw.bb5.i.i.i.i, i2 0, void %sw.bb.i.i.i.i, i2 1, void %sw.bb1.i.i.i.i, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="switch_ln58"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb1.i.i.i.i:0 %switch_ln17 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i, i3 0, void %sw.bb.i40.i.i.i.i, i3 5, void %sw.bb5.i55.i.i.i.i, i3 4, void %sw.bb4.i52.i.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb.i.i.i.i:0 %switch_ln4 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i, i3 0, void %sw.bb.i70.i.i.i.i, i3 5, void %sw.bb5.i85.i.i.i.i, i3 4, void %sw.bb4.i82.i.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln4"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb5.i.i.i.i:0 %switch_ln43 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i, i3 0, void %sw.bb.i.i.i.i.i, i3 1, void %sw.bb1.i.i.i.i.i, i3 3, void %sw.bb3.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln43"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i:1 %e_to_m_d_i_is_r_type_load = load i1 %e_to_m_d_i_is_r_type

]]></Node>
<StgValue><ssdm name="e_to_m_d_i_is_r_type_load"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb12.i.i:0 %icmp_ln26 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
sw.bb12.i.i:1 %br_ln27 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb9.i.i:0 %icmp_ln23 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9.i.i:1 %xor_ln23 = xor i1 %icmp_ln23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln23"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
sw.bb9.i.i:2 %br_ln24 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb6.i.i63:0 %icmp_ln21_1 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i.i63:1 %br_ln22 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb1.i.i:0 %icmp_ln16 = icmp_ne  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i.i:1 %br_ln17 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i253.i:0 %icmp_ln14 = icmp_eq  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i253.i:1 %br_ln15 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb15.i.i:0 %icmp_ln29 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb15.i.i:1 %xor_ln29 = xor i1 %icmp_ln29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
sw.bb15.i.i:2 %br_ln30 = br void %_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i:0 %result_25 = phi i1 %xor_ln29, void %sw.bb15.i.i, i1 %icmp_ln26, void %sw.bb12.i.i, i1 %xor_ln23, void %sw.bb9.i.i, i1 %icmp_ln21_1, void %sw.bb6.i.i63, i1 0, void %sw.bb4.i.i62, i1 %icmp_ln16, void %sw.bb1.i.i, i1 %icmp_ln14, void %sw.bb.i253.i

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i:1 %taken_branch = and i1 %e_to_m_d_i_is_branch_load, i1 %result_25

]]></Node>
<StgValue><ssdm name="taken_branch"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="20">
<![CDATA[
_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i:2 %sext_ln82 = sext i20 %f_to_e_d_i_imm

]]></Node>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="17" op_0_bw="20">
<![CDATA[
_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i:3 %trunc_ln81 = trunc i20 %f_to_e_d_i_imm

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i:4 %rs = select i1 %e_to_m_d_i_is_r_type_load, i32 %rv2, i32 %sext_ln82

]]></Node>
<StgValue><ssdm name="rs"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="32">
<![CDATA[
_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i:5 %shift = trunc i32 %rs

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i:6 %shift_1 = select i1 %e_to_m_d_i_is_r_type_load, i5 %shift, i5 %f_to_e_d_i_rs2

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_Z21compute_branch_resultii7ap_uintILi3EE.84.exit.i:7 %switch_ln45 = switch i3 %f_to_e_d_i_func3, void %sw.bb30.i.i77, i3 0, void %sw.bb.i225.i, i3 1, void %sw.bb11.i229.i, i3 2, void %sw.bb13.i.i, i3 3, void %sw.bb14.i.i, i3 4, void %sw.bb17.i.i, i3 5, void %sw.bb18.i232.i, i3 6, void %sw.bb29.i.i76

]]></Node>
<StgValue><ssdm name="switch_ln45"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29.i.i76:0 %result_12 = or i32 %rs, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29.i.i76:1 %br_ln65 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="5">
<![CDATA[
sw.bb18.i232.i:0 %zext_ln60 = zext i5 %shift_1

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i232.i:1 %result_9 = ashr i32 %rv1, i32 %zext_ln60

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i232.i:2 %result_10 = lshr i32 %rv1, i32 %zext_ln60

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i232.i:3 %result_11 = select i1 %f7_6, i32 %result_9, i32 %result_10

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb17.i.i:0 %result_8 = xor i32 %rs, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i.i:1 %br_ln58 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb14.i.i:0 %result_7 = icmp_ult  i32 %rv1, i32 %rs

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="1">
<![CDATA[
sw.bb14.i.i:1 %zext_ln55 = zext i1 %result_7

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.i.i:2 %br_ln56 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13.i.i:0 %result_6 = icmp_slt  i32 %rv1, i32 %rs

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="1">
<![CDATA[
sw.bb13.i.i:1 %zext_ln53 = zext i1 %result_6

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.i:2 %br_ln54 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="5">
<![CDATA[
sw.bb11.i229.i:0 %zext_ln51 = zext i5 %shift_1

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb11.i229.i:1 %result_5 = shl i32 %rv1, i32 %zext_ln51

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb.i225.i:0 %and_ln46 = and i1 %e_to_m_d_i_is_r_type_load, i1 %f7_6

]]></Node>
<StgValue><ssdm name="and_ln46"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i225.i:1 %result_2 = sub i32 %rv1, i32 %rs

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i225.i:2 %result_3 = add i32 %rs, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i225.i:3 %result_4 = select i1 %and_ln46, i32 %result_2, i32 %result_3

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i225.i:4 %br_ln50 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i.i77:0 %result = and i32 %rs, i32 %rv1

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i.i77:1 %br_ln67 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i:3 %npc = add i15 %f_to_e_pc, i15 1

]]></Node>
<StgValue><ssdm name="npc"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i:4 %trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %f_to_e_d_i_imm, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i:5 %j_b_target_pc = add i15 %trunc_ln2, i15 %f_to_e_pc

]]></Node>
<StgValue><ssdm name="j_b_target_pc"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i:6 %add_ln127 = add i17 %trunc_ln59, i17 %trunc_ln81

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="15" op_0_bw="15" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i:7 %i_target_pc = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %add_ln127, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="i_target_pc"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:1 %xor_ln92 = xor i1 %f_to_e_d_i_is_lui, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:2 %icmp_ln93 = icmp_eq  i5 %f_to_e_d_i_opcode, i5 5

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:3 %xor_ln92_1 = xor i1 %icmp_ln93, i1 %xor_ln92

]]></Node>
<StgValue><ssdm name="xor_ln92_1"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:6 %xor_ln94 = xor i1 %f_to_e_d_i_is_op_imm, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:7 %xor_ln94_1 = xor i1 %f_to_e_d_i_is_jal, i1 %f_to_e_d_i_is_jalr

]]></Node>
<StgValue><ssdm name="xor_ln94_1"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:8 %xor_ln94_2 = xor i1 %xor_ln94_1, i1 %f_to_e_d_i_is_load

]]></Node>
<StgValue><ssdm name="xor_ln94_2"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:9 %xor_ln94_3 = xor i1 %xor_ln94_2, i1 %xor_ln94

]]></Node>
<StgValue><ssdm name="xor_ln94_3"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="15">
<![CDATA[
if.then.i22_ifconv:6 %w = load i15 %data_ram_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="32">
<![CDATA[
if.then.i22_ifconv:7 %b0 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i22_ifconv:8 %b1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="a1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="32">
<![CDATA[
if.then.i22_ifconv:9 %h0 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="h0"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i22_ifconv:10 %b2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i22_ifconv:11 %b3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="b3"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="a1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i22_ifconv:12 %h1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then.i22_ifconv:13 %icmp_ln31_2 = icmp_eq  i2 %a01, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then.i22_ifconv:14 %icmp_ln31_3 = icmp_eq  i2 %a01, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln31_3"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then.i22_ifconv:15 %icmp_ln31_4 = icmp_eq  i2 %a01, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln31_4"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
if.then.i22_ifconv:16 %sel_tmp3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln31_2, i1 %icmp_ln31_3, i1 %icmp_ln31_4

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
if.then.i22_ifconv:17 %b = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %b2, i3 2, i8 %b1, i3 1, i8 %b0, i3 0, i8 %b3, i8 0, i3 %sel_tmp3

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="8">
<![CDATA[
if.then.i22_ifconv:18 %sext_ln38 = sext i8 %b

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="8">
<![CDATA[
if.then.i22_ifconv:19 %zext_ln39 = zext i8 %b

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then.i22_ifconv:20 %h = select i1 %a1, i16 %h1, i16 %h0

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="16">
<![CDATA[
if.then.i22_ifconv:21 %sext_ln42 = sext i16 %h

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="16">
<![CDATA[
if.then.i22_ifconv:22 %zext_ln43 = zext i16 %h

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i22_ifconv:23 %sel_tmp5 = xor i1 %m_from_e_d_i_is_load_load, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then.i22_ifconv:24 %icmp_ln44 = icmp_eq  i3 %msize_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i22_ifconv:25 %and_ln44 = and i1 %m_from_e_d_i_is_load_load, i1 %icmp_ln44

]]></Node>
<StgValue><ssdm name="and_ln44"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then.i22_ifconv:26 %icmp_ln44_1 = icmp_eq  i3 %msize_load, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln44_1"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i22_ifconv:27 %and_ln44_1 = and i1 %m_from_e_d_i_is_load_load, i1 %icmp_ln44_1

]]></Node>
<StgValue><ssdm name="and_ln44_1"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then.i22_ifconv:28 %icmp_ln44_2 = icmp_eq  i3 %msize_load, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln44_2"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i22_ifconv:29 %and_ln44_2 = and i1 %m_from_e_d_i_is_load_load, i1 %icmp_ln44_2

]]></Node>
<StgValue><ssdm name="and_ln44_2"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then.i22_ifconv:30 %icmp_ln44_3 = icmp_eq  i3 %msize_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln44_3"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i22_ifconv:31 %and_ln44_3 = and i1 %m_from_e_d_i_is_load_load, i1 %icmp_ln44_3

]]></Node>
<StgValue><ssdm name="and_ln44_3"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then.i22_ifconv:32 %icmp_ln44_4 = icmp_eq  i3 %msize_load, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln44_4"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i22_ifconv:33 %and_ln44_4 = and i1 %m_from_e_d_i_is_load_load, i1 %icmp_ln44_4

]]></Node>
<StgValue><ssdm name="and_ln44_4"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
if.then.i22_ifconv:34 %sel_tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %sel_tmp5, i1 %and_ln44, i1 %and_ln44_1, i1 %and_ln44_2, i1 %and_ln44_3, i1 %and_ln44_4

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="6" op_10_bw="32" op_11_bw="6" op_12_bw="32" op_13_bw="6" op_14_bw="32" op_15_bw="32" op_16_bw="6">
<![CDATA[
if.then.i22_ifconv:35 %m_to_w_result = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7i32.i32.i6, i6 32, i32 %e_to_m_result_2, i6 16, i32 %zext_ln39, i6 8, i32 %w, i6 4, i32 %sext_ln42, i6 2, i32 %sext_ln38, i6 1, i32 %zext_ln43, i6 0, i32 0, i32 0, i6 %sel_tmp

]]></Node>
<StgValue><ssdm name="m_to_w_result"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i22_ifconv:36 %br_ln100 = br i1 %m_from_e_d_i_is_store_load, void %if.end.i25, void %if.then12.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
sw.bb6.i.i:0 %store_ln82 = store void @_ssdm_op_Write.bram.i32, i15 %data_ram_addr, i32 %e_to_m_rv2_1_load, i4 15

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
sw.bb4.i.i:7 %store_ln79 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln79_2, i4 %shl_ln79

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
sw.bb.i.i:6 %store_ln76 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln76_2, i4 %shl_ln76

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i52.i.i.i.i:0 %br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i55.i.i.i.i:0 %br_ln23 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i40.i.i.i.i:0 %br_ln18 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i82.i.i.i.i:0 %br_ln9 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i85.i.i.i.i:0 %br_ln10 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i70.i.i.i.i:0 %br_ln5 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.i.i.i.i:0 %br_ln47 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i.i.i.i.i:0 %br_ln45 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i.i.i.i:0 %br_ln44 = br void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i:0 %f_to_e_d_i_type_1 = phi i3 6, void %sw.bb3.i.i.i.i.i, i3 2, void %sw.bb1.i.i.i.i.i, i3 4, void %sw.bb.i.i.i.i.i, i3 5, void %sw.bb5.i55.i.i.i.i, i3 1, void %sw.bb4.i52.i.i.i.i, i3 3, void %sw.bb.i40.i.i.i.i, i3 5, void %sw.bb5.i85.i.i.i.i, i3 2, void %sw.bb4.i82.i.i.i.i, i3 2, void %sw.bb.i70.i.i.i.i, i3 7, void %do.body, i3 7, void %sw.bb.i.i.i.i, i3 7, void %sw.bb1.i.i.i.i, i3 7, void %sw.bb5.i.i.i.i

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_type_1"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i:2 %f_to_e_d_i_is_r_type = icmp_eq  i3 %f_to_e_d_i_type_1, i3 1

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_r_type"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i:3 %d_imm_inst_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 31

]]></Node>
<StgValue><ssdm name="d_imm_inst_31"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i:4 %d_imm_inst_11_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="d_imm_inst_11_8"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i:5 %d_imm_inst_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 7

]]></Node>
<StgValue><ssdm name="d_imm_inst_7"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i:6 %store_ln36 = store i1 %f_to_e_d_i_is_r_type, i1 %e_to_m_d_i_is_r_type

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i:7 %switch_ln36 = switch i3 %f_to_e_d_i_type_1, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit, i3 6, void %sw.bb35.i.i.i, i3 5, void %sw.bb31.i.i.i, i3 2, void %sw.bb17.i.i.i, i3 3, void %sw.bb21.i.i.i, i3 4, void %sw.bb26.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb26.i.i.i:0 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4">
<![CDATA[
sw.bb26.i.i.i:1 %f_to_e_d_i_imm_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31, i1 %d_imm_inst_7, i6 %tmp_4, i4 %d_imm_inst_11_8

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_5"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="20" op_0_bw="12">
<![CDATA[
sw.bb26.i.i.i:2 %sext_ln41 = sext i12 %f_to_e_d_i_imm_5

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i.i.i:3 %br_ln41 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i.i.i:0 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
sw.bb21.i.i.i:1 %f_to_e_d_i_imm_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %f_to_e_d_i_rd_1

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_4"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="20" op_0_bw="12">
<![CDATA[
sw.bb21.i.i.i:2 %sext_ln40 = sext i12 %f_to_e_d_i_imm_4

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
sw.bb21.i.i.i:3 %br_ln40 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb17.i.i.i:0 %f_to_e_d_i_imm_3 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_3"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="20" op_0_bw="12">
<![CDATA[
sw.bb17.i.i.i:1 %sext_ln39 = sext i12 %f_to_e_d_i_imm_3

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i.i.i:2 %br_ln39 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb31.i.i.i:0 %f_to_e_d_i_imm_2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_2"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i.i.i:1 %br_ln42 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb35.i.i.i:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 20

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i.i.i:1 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="10">
<![CDATA[
sw.bb35.i.i.i:2 %f_to_e_d_i_imm_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31, i8 %d_imm_inst_19_12, i1 %tmp, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_1"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
sw.bb35.i.i.i:3 %br_ln43 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0" op_6_bw="20" op_7_bw="0" op_8_bw="20" op_9_bw="0" op_10_bw="20" op_11_bw="0">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:0 %f_to_e_d_i_imm_6 = phi i20 %f_to_e_d_i_imm_1, void %sw.bb35.i.i.i, i20 %f_to_e_d_i_imm_2, void %sw.bb31.i.i.i, i20 %sext_ln41, void %sw.bb26.i.i.i, i20 %sext_ln40, void %sw.bb21.i.i.i, i20 %sext_ln39, void %sw.bb17.i.i.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_6"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i232.i:4 %br_ln63 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i229.i:2 %br_ln52 = br void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
_Z17compute_op_result21decoded_instruction_sii.74.exit.i:0 %result_26 = phi i32 %result, void %sw.bb30.i.i77, i32 %result_12, void %sw.bb29.i.i76, i32 %result_11, void %sw.bb18.i232.i, i32 %result_8, void %sw.bb17.i.i, i32 %zext_ln55, void %sw.bb14.i.i, i32 %zext_ln53, void %sw.bb13.i.i, i32 %result_5, void %sw.bb11.i229.i, i32 %result_4, void %sw.bb.i225.i

]]></Node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
_Z17compute_op_result21decoded_instruction_sii.74.exit.i:1 %imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %f_to_e_d_i_imm, i12 0

]]></Node>
<StgValue><ssdm name="imm12"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z17compute_op_result21decoded_instruction_sii.74.exit.i:2 %pc4 = shl i15 %f_to_e_pc, i15 2

]]></Node>
<StgValue><ssdm name="pc4"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z17compute_op_result21decoded_instruction_sii.74.exit.i:3 %npc4 = add i15 %pc4, i15 4

]]></Node>
<StgValue><ssdm name="npc4"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_Z17compute_op_result21decoded_instruction_sii.74.exit.i:4 %switch_ln79 = switch i3 %f_to_e_d_i_type, void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i, i3 6, void %sw.bb33.i.i88, i3 2, void %sw.bb2.i.i, i3 3, void %sw.bb19.i178.i, i3 5, void %sw.bb25.i.i

]]></Node>
<StgValue><ssdm name="switch_ln79"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-3"/>
<literal name="e_to_m_d_i_is_lui_load" val="0"/>
<literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="15">
<![CDATA[
sw.bb25.i.i:0 %zext_ln106 = zext i15 %pc4

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-3"/>
<literal name="e_to_m_d_i_is_lui_load" val="0"/>
<literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb25.i.i:1 %result_16 = add i32 %imm12, i32 %zext_ln106

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-3"/>
<literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb25.i.i:2 %result_17 = select i1 %e_to_m_d_i_is_lui_load, i32 %imm12, i32 %result_16

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
sw.bb25.i.i:3 %br_ln107 = br void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="3"/>
<literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb19.i178.i:0 %result_15 = add i32 %rv1, i32 %sext_ln82

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
sw.bb19.i178.i:1 %br_ln97 = br void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb2.i.i:0 %br_ln85 = br i1 %e_to_m_d_i_is_jalr_load, void %if.else.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
<literal name="e_to_m_d_i_is_jalr_load" val="0"/>
<literal name="e_to_m_d_i_is_load_load" val="1"/>
<literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i.i:0 %result_18 = add i32 %rv1, i32 %sext_ln82

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
<literal name="e_to_m_d_i_is_jalr_load" val="0"/>
<literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else.i.i:1 %result_19 = select i1 %e_to_m_d_i_is_load_load, i32 %result_18, i32 0

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
<literal name="e_to_m_d_i_is_jalr_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
if.else.i.i:2 %br_ln0 = br void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
<literal name="e_to_m_d_i_is_jalr_load" val="1"/>
<literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="15">
<![CDATA[
if.then.i.i:0 %zext_ln86 = zext i15 %npc4

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
<literal name="e_to_m_d_i_is_jalr_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:1 %br_ln86 = br void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-2"/>
<literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="15">
<![CDATA[
sw.bb33.i.i88:0 %zext_ln109 = zext i15 %npc4

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
sw.bb33.i.i88:1 %br_ln110 = br void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i:0 %result_27 = phi i32 %zext_ln109, void %sw.bb33.i.i88, i32 %result_17, void %sw.bb25.i.i, i32 %result_15, void %sw.bb19.i178.i, i32 %zext_ln86, void %if.then.i.i, i32 %result_19, void %if.else.i.i, i32 0, void %_Z17compute_op_result21decoded_instruction_sii.74.exit.i

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i:1 %or_ln85 = or i1 %e_to_m_d_i_is_r_type_load, i1 %e_to_m_d_i_is_op_imm_load

]]></Node>
<StgValue><ssdm name="or_ln85"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_d_i_is_ret_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i:2 %result_21 = select i1 %or_ln85, i32 %result_26, i32 %result_27

]]></Node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i:8 %switch_ln128 = switch i3 %f_to_e_d_i_type, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i, i3 6, void %sw.bb19.i.i103, i3 2, void %sw.bb8.i.i99, i3 4, void %sw.bb11.i.i

]]></Node>
<StgValue><ssdm name="switch_ln128"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
sw.bb11.i.i:0 %select_ln139 = select i1 %result_25, i15 %j_b_target_pc, i15 %npc

]]></Node>
<StgValue><ssdm name="select_ln139"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i.i:1 %br_ln140 = br void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
sw.bb8.i.i99:0 %select_ln133 = select i1 %e_to_m_d_i_is_jalr_load, i15 %i_target_pc, i15 %npc

]]></Node>
<StgValue><ssdm name="select_ln133"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
sw.bb8.i.i99:1 %br_ln134 = br void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
sw.bb19.i.i103:0 %br_ln146 = br void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0" op_4_bw="15" op_5_bw="0" op_6_bw="15" op_7_bw="0">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:0 %next_pc = phi i15 %j_b_target_pc, void %sw.bb19.i.i103, i15 %select_ln139, void %sw.bb11.i.i, i15 %select_ln133, void %sw.bb8.i.i99, i15 %npc, void %_Z14compute_result7ap_uintILi15EE21decoded_instruction_si.70.exit.i

]]></Node>
<StgValue><ssdm name="next_pc"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:4 %xor_ln92_2 = xor i1 %xor_ln92_1, i1 %f_to_e_d_i_is_jal

]]></Node>
<StgValue><ssdm name="xor_ln92_2"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:5 %icmp_ln93_1 = icmp_ne  i5 %f_to_e_d_i_rs1_1, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln93_1"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:10 %icmp_ln97 = icmp_ne  i5 %f_to_e_d_i_rs2_1, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:11 %xor_ln98 = xor i1 %e_to_e_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:12 %xor_ln98_1 = xor i1 %e_to_m_d_i_is_load_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98_1"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:13 %or_ln98 = or i1 %e_to_e_1, i1 %xor_ln98_1

]]></Node>
<StgValue><ssdm name="or_ln98"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i:14 %br_ln98 = br i1 %or_ln98, void %land.rhs84.i, void %land.end101.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
land.rhs84.i:0 %icmp_ln99 = icmp_eq  i5 %f_to_e_d_i_rd, i5 %f_to_e_d_i_rs1_1

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.rhs84.i:1 %and_ln99_1 = and i1 %icmp_ln93_1, i1 %icmp_ln99

]]></Node>
<StgValue><ssdm name="and_ln99_1"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.rhs84.i:2 %and_ln99 = and i1 %and_ln99_1, i1 %xor_ln92_2

]]></Node>
<StgValue><ssdm name="and_ln99"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs84.i:3 %br_ln99 = br i1 %and_ln99, void %lor.rhs.i105, void %land.end101.i.thread

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98" val="0"/>
<literal name="and_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
lor.rhs.i105:0 %icmp_ln100 = icmp_eq  i5 %f_to_e_d_i_rd, i5 %f_to_e_d_i_rs2_1

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98" val="0"/>
<literal name="and_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.rhs.i105:1 %and_ln100_1 = and i1 %xor_ln92_1, i1 %xor_ln94_3

]]></Node>
<StgValue><ssdm name="and_ln100_1"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98" val="0"/>
<literal name="and_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.rhs.i105:2 %and_ln100_2 = and i1 %icmp_ln97, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="and_ln100_2"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98" val="0"/>
<literal name="and_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.rhs.i105:3 %and_ln100 = and i1 %and_ln100_2, i1 %and_ln100_1

]]></Node>
<StgValue><ssdm name="and_ln100"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98" val="0"/>
<literal name="and_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.rhs.i105:4 %br_ln101 = br i1 %and_ln100, void %land.end101.i, void %land.end101.i.thread

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98" val="0"/>
<literal name="and_ln100" val="1"/>
</and_exp><and_exp><literal name="or_ln98" val="0"/>
<literal name="and_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
land.end101.i.thread:0 %br_ln101 = br void %land.end101.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
land.end101.i:0 %empty = phi i1 1, void %land.end101.i.thread, i1 0, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i, i1 0, void %lor.rhs.i105

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0" op_4_bw="15" op_5_bw="0">
<![CDATA[
land.end101.i:1 %e_to_f_target_pc_3 = phi i15 %npc, void %land.end101.i.thread, i15 %next_pc, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_siS_ILi1EE.60.exit.i, i15 %next_pc, void %lor.rhs.i105

]]></Node>
<StgValue><ssdm name="e_to_f_target_pc_3"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end101.i:2 %or_ln102 = or i1 %empty, i1 %e_to_m_d_i_is_jal_load

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end101.i:3 %or_ln102_1 = or i1 %e_to_m_d_i_is_jalr_load, i1 %taken_branch

]]></Node>
<StgValue><ssdm name="or_ln102_1"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end101.i:4 %or_ln102_2 = or i1 %or_ln102_1, i1 %or_ln102

]]></Node>
<StgValue><ssdm name="or_ln102_2"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end101.i:5 %e_to_f_set_pc = and i1 %or_ln102_2, i1 %xor_ln98

]]></Node>
<StgValue><ssdm name="e_to_f_set_pc"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_d_i_is_ret_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="15">
<![CDATA[
land.end101.i:6 %zext_ln110 = zext i15 %e_to_f_target_pc_3

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.end101.i:7 %e_to_m_result = select i1 %e_to_m_d_i_is_ret_load, i32 %zext_ln110, i32 %result_21

]]></Node>
<StgValue><ssdm name="e_to_m_result"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end101.i:8 %br_ln95 = br i1 %e_to_m_cancel_1, void %if.then.i22_ifconv, void %_Z10mem_access13from_e_to_m_sPiP13from_m_to_w_s.10.exit

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
sw.bb6.i.i:0 %store_ln82 = store void @_ssdm_op_Write.bram.i32, i15 %data_ram_addr, i32 %e_to_m_rv2_1_load, i4 15

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i.i:1 %br_ln83 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.11.exit.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
sw.bb4.i.i:7 %store_ln79 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln79_2, i4 %shl_ln79

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i.i:8 %br_ln80 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.11.exit.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
sw.bb.i.i:6 %store_ln76 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln76_2, i4 %shl_ln76

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
<literal name="msize_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i:7 %br_ln77 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.11.exit.i

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
<literal name="m_from_e_d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.11.exit.i:0 %br_ln101 = br void %if.end.i25

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end.i25:0 %store_ln19 = store i32 %m_to_w_result, i32 %m_to_w_result_3

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_m_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
if.end.i25:1 %br_ln103 = br void %_Z10mem_access13from_e_to_m_sPiP13from_m_to_w_s.10.exit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10mem_access13from_e_to_m_sPiP13from_m_to_w_s.10.exit:0 %br_ln17 = br i1 %m_to_w_cancel_1, void %if.then.i, void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:0 %br_ln18 = br i1 %w_from_m_has_no_dest_load, void %if.then2.i, void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
if.then2.i:0 %switch_ln19 = switch i5 %m_to_w_rd_3, void %arrayidx.i405.case.31, i5 0, void %arrayidx.i405.case.0, i5 1, void %arrayidx.i405.case.1, i5 2, void %arrayidx.i405.case.2, i5 3, void %arrayidx.i405.case.3, i5 4, void %arrayidx.i405.case.4, i5 5, void %arrayidx.i405.case.5, i5 6, void %arrayidx.i405.case.6, i5 7, void %arrayidx.i405.case.7, i5 8, void %arrayidx.i405.case.8, i5 9, void %arrayidx.i405.case.9, i5 10, void %arrayidx.i405.case.10, i5 11, void %arrayidx.i405.case.11, i5 12, void %arrayidx.i405.case.12, i5 13, void %arrayidx.i405.case.13, i5 14, void %arrayidx.i405.case.14, i5 15, void %arrayidx.i405.case.15, i5 16, void %arrayidx.i405.case.16, i5 17, void %arrayidx.i405.case.17, i5 18, void %arrayidx.i405.case.18, i5 19, void %arrayidx.i405.case.19, i5 20, void %arrayidx.i405.case.20, i5 21, void %arrayidx.i405.case.21, i5 22, void %arrayidx.i405.case.22, i5 23, void %arrayidx.i405.case.23, i5 24, void %arrayidx.i405.case.24, i5 25, void %arrayidx.i405.case.25, i5 26, void %arrayidx.i405.case.26, i5 27, void %arrayidx.i405.case.27, i5 28, void %arrayidx.i405.case.28, i5 29, void %arrayidx.i405.case.29, i5 30, void %if.then2.i._Z2wb13from_m_to_w_sPi.8.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i._Z2wb13from_m_to_w_sPi.8.exit_crit_edge:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i._Z2wb13from_m_to_w_sPi.8.exit_crit_edge:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.29:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.29:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.28:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.28:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.27:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.27:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.26:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.26:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.25:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.25:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.24:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.24:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.23:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.23:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.22:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.22:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.21:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.21:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.20:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.20:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.19:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.19:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.18:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.18:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.17:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.17:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.16:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.16:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.15:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.15:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.14:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.14:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.13:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.13:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.12:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.12:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.11:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.11:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.10:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.10:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.9:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.9:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.8:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.8:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.7:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.7:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.6:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.6:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.5:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.5:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.4:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.4:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.3:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.3:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.2:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.2:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.1:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.1:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.0:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.0:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i405.case.31:0 %store_ln44 = store i32 %m_to_w_result_2, i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="m_to_w_cancel_1" val="0"/>
<literal name="w_from_m_has_no_dest_load" val="0"/>
<literal name="m_to_w_rd_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i405.case.31:1 %br_ln19 = br void %_Z2wb13from_m_to_w_sPi.8.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z2wb13from_m_to_w_sPi.8.exit:0 %counter_nbi_load = load i32 %counter_nbi

]]></Node>
<StgValue><ssdm name="counter_nbi_load"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="1">
<![CDATA[
_Z2wb13from_m_to_w_sPi.8.exit:1 %zext_ln27 = zext i1 %xor_ln32

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z2wb13from_m_to_w_sPi.8.exit:2 %c_nbi = add i32 %zext_ln27, i32 %counter_nbi_load

]]></Node>
<StgValue><ssdm name="c_nbi"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z2wb13from_m_to_w_sPi.8.exit:3 %xor_ln21 = xor i1 %is_ret_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z2wb13from_m_to_w_sPi.8.exit:4 %icmp_ln21_2 = icmp_ne  i32 %m_to_w_result_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_2"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z2wb13from_m_to_w_sPi.8.exit:5 %or_ln21_2 = or i1 %icmp_ln21_2, i1 %xor_ln21

]]></Node>
<StgValue><ssdm name="or_ln21_2"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z2wb13from_m_to_w_sPi.8.exit:6 %or_ln21_3 = or i1 %or_ln21_2, i1 %m_to_w_cancel_1

]]></Node>
<StgValue><ssdm name="or_ln21_3"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z2wb13from_m_to_w_sPi.8.exit:7 %br_ln21 = br i1 %or_ln21_3, void %do.end, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body.backedge:0 %counter_nbc_load = load i32 %counter_nbc

]]></Node>
<StgValue><ssdm name="counter_nbc_load"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body.backedge:1 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.body.backedge:2 %add_ln53 = add i32 %counter_nbc_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
do.body.backedge:3 %store_ln50 = store i5 %f_to_e_d_i_rd_1, i5 %e_to_m_d_i_rd

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
do.body.backedge:4 %store_ln50 = store i3 %f_to_e_d_i_func3_1, i3 %e_to_m_d_i_func3

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
do.body.backedge:5 %store_ln51 = store i5 %f_to_e_d_i_rd, i5 %m_to_w_rd

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
do.body.backedge:6 %store_ln6 = store i15 %f_to_f, i15 %f_to_f_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
do.body.backedge:7 %store_ln118 = store i15 %pc, i15 %pc_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
do.body.backedge:8 %store_ln50 = store i5 %f_to_e_d_i_rs1_1, i5 %e_to_m_d_i_rs1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
do.body.backedge:9 %store_ln50 = store i5 %f_to_e_d_i_rs2_1, i5 %e_to_m_d_i_rs2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
do.body.backedge:10 %store_ln50 = store i3 %f_to_e_d_i_type_1, i3 %e_to_m_d_i_type

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0">
<![CDATA[
do.body.backedge:11 %store_ln50 = store i20 %f_to_e_d_i_imm_6, i20 %e_to_m_d_i_imm

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.body.backedge:12 %store_ln7 = store i15 %e_to_f_target_pc_3, i15 %f_from_e_target_pc

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
do.body.backedge:13 %store_ln89 = store i32 %e_to_m_result, i32 %m_from_e_result

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
do.body.backedge:14 %store_ln66 = store i32 %rv2, i32 %e_to_m_rv2_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
do.body.backedge:15 %store_ln7 = store i3 %f_to_e_d_i_func3, i3 %msize

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
do.body.backedge:16 %store_ln15 = store i5 %e_to_m_d_i_rd_3, i5 %w_from_m_rd

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.body.backedge:17 %store_ln25 = store i32 %c_nbi, i32 %counter_nbi

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.body.backedge:18 %store_ln53 = store i32 %add_ln53, i32 %counter_nbc

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
do.body.backedge:19 %br_ln53 = br void %do.body

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.end:0 %counter_nbc_load_1 = load i32 %counter_nbc

]]></Node>
<StgValue><ssdm name="counter_nbc_load_1"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.end:1 %write_ln78 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %c_nbi

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.end:2 %write_ln79 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_cycle, i32 %counter_nbc_load_1

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0">
<![CDATA[
do.end:3 %ret_ln85 = ret

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
