wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
20972819 0
wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 10, imm: 20
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5243539 4
wb_stage 
mem_stage 
ex_stage some execution occurs
20
when it returns zero as alu result : reg value 10
id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 5, imm: 5
addi  instr correctly recognised
print10 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
8388847 8
wb_stage 
mem_stage 
no mem op
20 10 
ex_stage some execution occurs
5
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 10
####jal instr####
3 
5 0 0
should have gone hereeeee
helloooooo ID no stall toh true h
jalr instr. is recogniseddddd
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
787 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
5 5 
ex_stage some execution occurs
12
when it returns zero as alu result : reg value 1
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
5571507 16
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
12 1 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction5571507
register values of add instr : 10 5 7
print0 1
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
32871 20
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
25
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 0
6 
7 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
mem_stage 
no mem op
25 7 
ex_stage some execution occurs
24
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
24 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571507 16
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction5571507
register values of add instr : 10 5 7
print6 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
32871 20
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage some execution occurs
25
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 6
10 
7 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
25 7 
ex_stage some execution occurs
24
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
24 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571507 16
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction5571507
register values of add instr : 10 5 7
print6 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
32871 20
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage some execution occurs
25
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 6
14 
7 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
25 7 
ex_stage some execution occurs
24
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
24 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571507 16
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction5571507
register values of add instr : 10 5 7
print6 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
32871 20
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage some execution occurs
25
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 6
18 
7 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
25 7 
ex_stage some execution occurs
24
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
24 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571507 16
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction5571507
register values of add instr : 10 5 7
print6 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
32871 20
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage some execution occurs
25
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 6
22 
7 1 0
should have gone hereeeee
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
25 7 
ex_stage some execution occurs
24
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
24 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
5571507 16

Final state of registers:
x 0:        0	x 1:       12	x 2:        0	x 3:        0
x 4:        0	x 5:        5	x 6:        0	x 7:       25
x 8:        0	x 9:        0	x10:       20	x11:        0
x12:        0	x13:        0	x14:        0	x15:        0
x16:        0	x17:        0	x18:        0	x19:        0
x20:        0	x21:        0	x22:        0	x23:        0
x24:        0	x25:        0	x26:        0	x27:        0
x28:        0	x29:        0	x30:        0	x31:        0
addi x10 x0 20      |IF  |ID  |EX  |MEM |WB  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
addi x5 x0 5        |    |IF  |ID  |EX  |MEM |WB  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
jal x1 8 <target>   |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
addi x6 x0 0        |    |    |    |IF  |    |    |    |IF  |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |IF  /WB |ID  |
add x7 x10 x5       |    |    |    |    |IF  |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |IF  /WB |
jalr x0 x1 0        |    |    |    |    |    |IF  |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |IF  /WB |ID  |EX  |MEM |
