
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/sphinx3_1339B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2584401 heartbeat IPC: 3.86937 cumulative IPC: 3.86937 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2584402 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10212824 heartbeat IPC: 1.31089 cumulative IPC: 1.31089 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17402423 heartbeat IPC: 1.3909 cumulative IPC: 1.34971 (Simulation time: 0 hr 1 min 52 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 25338983 heartbeat IPC: 1.25999 cumulative IPC: 1.31842 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 32957996 heartbeat IPC: 1.31251 cumulative IPC: 1.31693 (Simulation time: 0 hr 3 min 17 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 40473823 heartbeat IPC: 1.33053 cumulative IPC: 1.31963 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 48099933 heartbeat IPC: 1.31128 cumulative IPC: 1.31823 (Simulation time: 0 hr 4 min 41 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 55585702 heartbeat IPC: 1.33587 cumulative IPC: 1.32072 (Simulation time: 0 hr 5 min 23 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 62984621 heartbeat IPC: 1.35155 cumulative IPC: 1.3245 (Simulation time: 0 hr 6 min 4 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 70641179 heartbeat IPC: 1.30607 cumulative IPC: 1.32243 (Simulation time: 0 hr 6 min 47 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 79096243 heartbeat IPC: 1.18272 cumulative IPC: 1.30699 (Simulation time: 0 hr 7 min 30 sec) 
Finished CPU 0 instructions: 100000001 cycles: 76511842 cumulative IPC: 1.30699 (Simulation time: 0 hr 7 min 30 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.30699 instructions: 100000001 cycles: 76511842
cpu0_DTLB TOTAL     ACCESS:   16160880  HIT:   16052114  MISS:     108766
cpu0_DTLB LOAD      ACCESS:   15001778  HIT:   14898934  MISS:     102844
cpu0_DTLB RFO       ACCESS:    1159102  HIT:    1153180  MISS:       5922
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.2371 cycles
cpu0_ITLB TOTAL     ACCESS:    9589993  HIT:    9589951  MISS:         42
cpu0_ITLB LOAD      ACCESS:    9589993  HIT:    9589951  MISS:         42
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 122.881 cycles
cpu0_L1I TOTAL     ACCESS:     299543  HIT:     297972  MISS:       1571
cpu0_L1I LOAD      ACCESS:     299543  HIT:     297972  MISS:       1571
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 174.112 cycles
cpu0_STLB TOTAL     ACCESS:     108808  HIT:      69697  MISS:      39111
cpu0_STLB LOAD      ACCESS:     102886  HIT:      64852  MISS:      38034
cpu0_STLB RFO       ACCESS:       5922  HIT:       4845  MISS:       1077
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 11.7607 cycles
cpu0_L1D TOTAL     ACCESS:   12061733  HIT:   10562559  MISS:    1499174
cpu0_L1D LOAD      ACCESS:   10261973  HIT:    8883898  MISS:    1378075
cpu0_L1D RFO       ACCESS:    1762806  HIT:    1642203  MISS:     120603
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      36954  HIT:      36458  MISS:        496
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 87.0715 cycles
cpu0_L2C TOTAL     ACCESS:    1642853  HIT:     358317  MISS:    1284536
cpu0_L2C LOAD      ACCESS:    1379635  HIT:     204288  MISS:    1175347
cpu0_L2C RFO       ACCESS:     120601  HIT:      11965  MISS:     108636
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     142121  HIT:     141855  MISS:        266
cpu0_L2C TRANSLATION ACCESS:        496  HIT:        209  MISS:        287
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 88.9429 cycles
LLC TOTAL     ACCESS:    1413639  HIT:     936720  MISS:     476919
LLC LOAD      ACCESS:    1175339  HIT:     715794  MISS:     459545
LLC RFO       ACCESS:     108636  HIT:     100281  MISS:       8355
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     129377  HIT:     120363  MISS:       9014
LLC TRANSLATION ACCESS:        287  HIT:        282  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 183.006 cycles
Insertion Distribution: 
	LOAD 5571 0 84108 457283 
	RFO 445 0 6687 6174 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 9324 
	 0 0 20 5 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      55799  ROW_BUFFER_MISS:     412059
 DBUS AVG_CONGESTED_CYCLE:    3.77321
 WQ ROW_BUFFER_HIT:       5179  ROW_BUFFER_MISS:      10246  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.5867% MPKI: 6.65069 Average ROB Occupancy at Mispredict: 176.035
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00112
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.64811
BRANCH_DIRECT_CALL: 0.00071
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00072

