===============================================================
This folder presents an object oriented solution based on Systemverilog for verification of a master implementation of Two-Wire Serial Register Interface.
