/* Generated by Yosys 0.32+74 (git sha1 b739213d9, x86_64-w64-mingw32-g++ 9.2.1 -Os) */

(* src = "u_rec.v:4.1-173.10" *)
module u_rec(sys_rst_l, sys_clk, uart_dataH, rec_dataH, rec_readyH);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  (* src = "u_rec.v:32.12-32.25" *)
  wire [3:0] bitCell_cntrH;
  (* src = "u_rec.v:34.12-34.21" *)
  wire [7:0] par_dataH;
  (* src = "u_rec.v:31.8-31.16" *)
  wire rec_datH;
  (* src = "u_rec.v:31.18-31.30" *)
  wire rec_datSyncH;
  (* src = "u_rec.v:25.14-25.23" *)
  output [7:0] rec_dataH;
  wire [7:0] rec_dataH;
  (* src = "u_rec.v:26.10-26.20" *)
  output rec_readyH;
  wire rec_readyH;
  (* src = "u_rec.v:39.8-39.23" *)
  wire rec_readyH_temp;
  (* src = "u_rec.v:36.12-36.25" *)
  wire [3:0] recd_bitCntrH;
  (* src = "u_rec.v:30.24-30.29" *)
  wire [2:0] state;
  (* src = "u_rec.v:21.9-21.16" *)
  input sys_clk;
  wire sys_clk;
  (* src = "u_rec.v:20.9-20.18" *)
  input sys_rst_l;
  wire sys_rst_l;
  (* src = "u_rec.v:23.9-23.19" *)
  input uart_dataH;
  wire uart_dataH;
  iv1v0x05 _078_ (
    .a(bitCell_cntrH[2]),
    .z(_039_)
  );
  iv1v0x05 _079_ (
    .a(sys_rst_l),
    .z(_040_)
  );
  nd4v0x05 _080_ (
    .a(par_dataH[5]),
    .b(par_dataH[4]),
    .c(par_dataH[3]),
    .d(par_dataH[2]),
    .z(_041_)
  );
  an2v0x05 _081_ (
    .a(recd_bitCntrH[1]),
    .b(recd_bitCntrH[0]),
    .z(_042_)
  );
  nd3v0x05 _082_ (
    .a(par_dataH[7]),
    .b(par_dataH[6]),
    .c(_042_),
    .z(_043_)
  );
  nd2av0x05 _083_ (
    .a(state[2]),
    .b(state[0]),
    .z(_044_)
  );
  nr3abv0x05 _084_ (
    .a(state[1]),
    .b(state[0]),
    .c(state[2]),
    .z(_045_)
  );
  nr2v0x05 _085_ (
    .a(recd_bitCntrH[3]),
    .b(recd_bitCntrH[2]),
    .z(_046_)
  );
  nd2av0x05 _086_ (
    .a(bitCell_cntrH[0]),
    .b(bitCell_cntrH[1]),
    .z(_047_)
  );
  nd2v0x05 _087_ (
    .a(bitCell_cntrH[3]),
    .b(bitCell_cntrH[2]),
    .z(_048_)
  );
  or2v0x05 _088_ (
    .a(_047_),
    .b(_048_),
    .z(_049_)
  );
  nd4v0x05 _089_ (
    .a(par_dataH[1]),
    .b(par_dataH[0]),
    .c(_045_),
    .d(_046_),
    .z(_050_)
  );
  nr4v1x05 _090_ (
    .a(_041_),
    .b(_043_),
    .c(_049_),
    .d(_050_),
    .z(_051_)
  );
  or2v0x05 _091_ (
    .a(rec_readyH_temp),
    .b(_051_),
    .z(rec_readyH)
  );
  nd2av0x05 _092_ (
    .a(state[1]),
    .b(state[0]),
    .z(_052_)
  );
  nd3av0x05 _093_ (
    .a(state[1]),
    .b(state[0]),
    .c(state[2]),
    .z(_053_)
  );
  nd2av0x05 _094_ (
    .a(state[2]),
    .b(state[1]),
    .z(_054_)
  );
  nd2av0x05 _095_ (
    .a(state[1]),
    .b(state[2]),
    .z(_055_)
  );
  nd2v0x05 _096_ (
    .a(_054_),
    .b(_055_),
    .z(_056_)
  );
  xnai21v2x05 _097_ (
    .a1(state[2]),
    .a2(state[1]),
    .b(rec_datH),
    .z(_057_)
  );
  aoi21v0x05 _098_ (
    .a1(_053_),
    .a2(_057_),
    .b(_040_),
    .z(_000_)
  );
  an2v0x05 _099_ (
    .a(_052_),
    .b(_054_),
    .z(_058_)
  );
  nd2v0x05 _100_ (
    .a(_052_),
    .b(_054_),
    .z(_059_)
  );
  aon21bv0x05 _101_ (
    .a1(_052_),
    .a2(_054_),
    .b(_057_),
    .z(_060_)
  );
  oai21v0x05 _102_ (
    .a1(recd_bitCntrH[0]),
    .a2(_058_),
    .b(sys_rst_l),
    .z(_061_)
  );
  aoi21v0x05 _103_ (
    .a1(recd_bitCntrH[0]),
    .a2(_060_),
    .b(_061_),
    .z(_001_)
  );
  nd3v0x05 _104_ (
    .a(recd_bitCntrH[1]),
    .b(_057_),
    .c(_059_),
    .z(_062_)
  );
  nr2v0x05 _105_ (
    .a(recd_bitCntrH[1]),
    .b(recd_bitCntrH[0]),
    .z(_063_)
  );
  nr3v0x05 _106_ (
    .a(_042_),
    .b(_059_),
    .c(_063_),
    .z(_064_)
  );
  aoi21a2v0x05 _107_ (
    .a1(_062_),
    .a2(_064_),
    .b(_040_),
    .z(_002_)
  );
  nd3v0x05 _108_ (
    .a(recd_bitCntrH[2]),
    .b(recd_bitCntrH[1]),
    .c(recd_bitCntrH[0]),
    .z(_065_)
  );
  nd3v0x05 _109_ (
    .a(_052_),
    .b(_054_),
    .c(_065_),
    .z(_066_)
  );
  aoi21v0x05 _110_ (
    .a1(_042_),
    .a2(_058_),
    .b(recd_bitCntrH[2]),
    .z(_067_)
  );
  aoi112v0x05 _111_ (
    .a(_040_),
    .b(_067_),
    .c1(_066_),
    .c2(_060_),
    .z(_003_)
  );
  nd3v0x05 _112_ (
    .a(recd_bitCntrH[3]),
    .b(_060_),
    .c(_066_),
    .z(_068_)
  );
  aoi21a2v0x05 _113_ (
    .a1(_058_),
    .a2(_065_),
    .b(recd_bitCntrH[3]),
    .z(_069_)
  );
  nr3abv0x05 _114_ (
    .a(sys_rst_l),
    .b(_068_),
    .c(_069_),
    .z(_004_)
  );
  mxi2v0x05 _115_ (
    .a0(par_dataH[1]),
    .a1(par_dataH[0]),
    .s(_059_),
    .z(_070_)
  );
  nr2v0x05 _116_ (
    .a(_040_),
    .b(_070_),
    .z(_005_)
  );
  mxi2v0x05 _117_ (
    .a0(par_dataH[2]),
    .a1(par_dataH[1]),
    .s(_059_),
    .z(_071_)
  );
  nr2v0x05 _118_ (
    .a(_040_),
    .b(_071_),
    .z(_006_)
  );
  mxi2v0x05 _119_ (
    .a0(par_dataH[3]),
    .a1(par_dataH[2]),
    .s(_059_),
    .z(_072_)
  );
  nr2v0x05 _120_ (
    .a(_040_),
    .b(_072_),
    .z(_007_)
  );
  mxi2v0x05 _121_ (
    .a0(par_dataH[4]),
    .a1(par_dataH[3]),
    .s(_059_),
    .z(_073_)
  );
  nr2v0x05 _122_ (
    .a(_040_),
    .b(_073_),
    .z(_008_)
  );
  mxi2v0x05 _123_ (
    .a0(par_dataH[5]),
    .a1(par_dataH[4]),
    .s(_059_),
    .z(_074_)
  );
  nr2v0x05 _124_ (
    .a(_040_),
    .b(_074_),
    .z(_009_)
  );
  mxi2v0x05 _125_ (
    .a0(par_dataH[6]),
    .a1(par_dataH[5]),
    .s(_059_),
    .z(_075_)
  );
  nr2v0x05 _126_ (
    .a(_040_),
    .b(_075_),
    .z(_010_)
  );
  mxi2v0x05 _127_ (
    .a0(par_dataH[7]),
    .a1(par_dataH[6]),
    .s(_059_),
    .z(_076_)
  );
  nr2v0x05 _128_ (
    .a(_040_),
    .b(_076_),
    .z(_011_)
  );
  mxi2v0x05 _129_ (
    .a0(rec_datH),
    .a1(par_dataH[7]),
    .s(_059_),
    .z(_077_)
  );
  nr2v0x05 _130_ (
    .a(_040_),
    .b(_077_),
    .z(_012_)
  );
  nr3abv0x05 _131_ (
    .a(recd_bitCntrH[3]),
    .b(_063_),
    .c(recd_bitCntrH[2]),
    .z(_022_)
  );
  oai21v0x05 _132_ (
    .a1(_049_),
    .a2(_022_),
    .b(_045_),
    .z(_023_)
  );
  nd3abv0x05 _133_ (
    .a(state[2]),
    .b(state[0]),
    .c(state[1]),
    .z(_024_)
  );
  nr3v0x05 _134_ (
    .a(bitCell_cntrH[1]),
    .b(bitCell_cntrH[0]),
    .c(bitCell_cntrH[3]),
    .z(_025_)
  );
  or3v0x05 _135_ (
    .a(bitCell_cntrH[1]),
    .b(bitCell_cntrH[0]),
    .c(bitCell_cntrH[3]),
    .z(_026_)
  );
  nd2v0x05 _136_ (
    .a(bitCell_cntrH[2]),
    .b(_025_),
    .z(_027_)
  );
  oai211v0x05 _137_ (
    .a1(_024_),
    .a2(_027_),
    .b(sys_rst_l),
    .c(_055_),
    .z(_028_)
  );
  nd3av0x05 _138_ (
    .a(_028_),
    .b(_023_),
    .c(_057_),
    .z(_013_)
  );
  aoi21v0x05 _139_ (
    .a1(_056_),
    .a2(_024_),
    .b(rec_datH),
    .z(_029_)
  );
  oai21v0x05 _140_ (
    .a1(_047_),
    .a2(_048_),
    .b(_045_),
    .z(_030_)
  );
  aon21v0x05 _141_ (
    .a1(bitCell_cntrH[2]),
    .a2(_025_),
    .b(_024_),
    .z(_031_)
  );
  oai211v0x05 _142_ (
    .a1(state[0]),
    .a2(_055_),
    .b(_030_),
    .c(_031_),
    .z(_032_)
  );
  oan21bv0x05 _143_ (
    .a1(_029_),
    .a2(_032_),
    .b(_040_),
    .z(_014_)
  );
  nr3abv0x05 _144_ (
    .a(sys_rst_l),
    .b(_045_),
    .c(_049_),
    .z(_015_)
  );
  oai211v0x05 _145_ (
    .a1(_039_),
    .a2(_026_),
    .b(_055_),
    .c(_044_),
    .z(_033_)
  );
  aon21bv0x05 _146_ (
    .a1(_030_),
    .a2(_033_),
    .b(sys_rst_l),
    .z(_034_)
  );
  nr2v0x05 _147_ (
    .a(bitCell_cntrH[0]),
    .b(_034_),
    .z(_016_)
  );
  xnr2v0x05 _148_ (
    .a(bitCell_cntrH[1]),
    .b(bitCell_cntrH[0]),
    .z(_035_)
  );
  nr2v0x05 _149_ (
    .a(_034_),
    .b(_035_),
    .z(_017_)
  );
  aoi21v0x05 _150_ (
    .a1(bitCell_cntrH[1]),
    .a2(bitCell_cntrH[0]),
    .b(bitCell_cntrH[2]),
    .z(_036_)
  );
  nd3v0x05 _151_ (
    .a(bitCell_cntrH[1]),
    .b(bitCell_cntrH[0]),
    .c(bitCell_cntrH[2]),
    .z(_037_)
  );
  nr3av0x05 _152_ (
    .a(_037_),
    .b(_034_),
    .c(_036_),
    .z(_018_)
  );
  xor2v0x05 _153_ (
    .a(bitCell_cntrH[3]),
    .b(_037_),
    .z(_038_)
  );
  nr2v0x05 _154_ (
    .a(_034_),
    .b(_038_),
    .z(_019_)
  );
  nd2av0x05 _155_ (
    .a(rec_datSyncH),
    .b(sys_rst_l),
    .z(_020_)
  );
  nd2av0x05 _156_ (
    .a(uart_dataH),
    .b(sys_rst_l),
    .z(_021_)
  );
  (* src = "u_rec.v:166.1-168.40" *)
  dfnt1v0x2 _157_ (
    .cp(sys_clk),
    .d(_000_),
    .z(rec_readyH_temp)
  );
  (* src = "u_rec.v:80.1-83.42" *)
  dfnt1v0x2 _158_ (
    .cp(sys_clk),
    .d(_001_),
    .z(recd_bitCntrH[0])
  );
  (* src = "u_rec.v:80.1-83.42" *)
  dfnt1v0x2 _159_ (
    .cp(sys_clk),
    .d(_002_),
    .z(recd_bitCntrH[1])
  );
  (* src = "u_rec.v:80.1-83.42" *)
  dfnt1v0x2 _160_ (
    .cp(sys_clk),
    .d(_003_),
    .z(recd_bitCntrH[2])
  );
  (* src = "u_rec.v:80.1-83.42" *)
  dfnt1v0x2 _161_ (
    .cp(sys_clk),
    .d(_004_),
    .z(recd_bitCntrH[3])
  );
  (* src = "u_rec.v:72.1-77.6" *)
  dfnt1v0x2 _162_ (
    .cp(sys_clk),
    .d(_005_),
    .z(par_dataH[0])
  );
  (* src = "u_rec.v:72.1-77.6" *)
  dfnt1v0x2 _163_ (
    .cp(sys_clk),
    .d(_006_),
    .z(par_dataH[1])
  );
  (* src = "u_rec.v:72.1-77.6" *)
  dfnt1v0x2 _164_ (
    .cp(sys_clk),
    .d(_007_),
    .z(par_dataH[2])
  );
  (* src = "u_rec.v:72.1-77.6" *)
  dfnt1v0x2 _165_ (
    .cp(sys_clk),
    .d(_008_),
    .z(par_dataH[3])
  );
  (* src = "u_rec.v:72.1-77.6" *)
  dfnt1v0x2 _166_ (
    .cp(sys_clk),
    .d(_009_),
    .z(par_dataH[4])
  );
  (* src = "u_rec.v:72.1-77.6" *)
  dfnt1v0x2 _167_ (
    .cp(sys_clk),
    .d(_010_),
    .z(par_dataH[5])
  );
  (* src = "u_rec.v:72.1-77.6" *)
  dfnt1v0x2 _168_ (
    .cp(sys_clk),
    .d(_011_),
    .z(par_dataH[6])
  );
  (* src = "u_rec.v:72.1-77.6" *)
  dfnt1v0x2 _169_ (
    .cp(sys_clk),
    .d(_012_),
    .z(par_dataH[7])
  );
  (* src = "u_rec.v:88.1-90.28" *)
  dfnt1v0x2 _170_ (
    .cp(sys_clk),
    .d(_013_),
    .z(state[0])
  );
  (* src = "u_rec.v:88.1-90.28" *)
  dfnt1v0x2 _171_ (
    .cp(sys_clk),
    .d(_014_),
    .z(state[1])
  );
  (* src = "u_rec.v:88.1-90.28" *)
  dfnt1v0x2 _172_ (
    .cp(sys_clk),
    .d(_015_),
    .z(state[2])
  );
  (* src = "u_rec.v:66.1-69.43" *)
  dfnt1v0x2 _173_ (
    .cp(sys_clk),
    .d(_016_),
    .z(bitCell_cntrH[0])
  );
  (* src = "u_rec.v:66.1-69.43" *)
  dfnt1v0x2 _174_ (
    .cp(sys_clk),
    .d(_017_),
    .z(bitCell_cntrH[1])
  );
  (* src = "u_rec.v:66.1-69.43" *)
  dfnt1v0x2 _175_ (
    .cp(sys_clk),
    .d(_018_),
    .z(bitCell_cntrH[2])
  );
  (* src = "u_rec.v:66.1-69.43" *)
  dfnt1v0x2 _176_ (
    .cp(sys_clk),
    .d(_019_),
    .z(bitCell_cntrH[3])
  );
  (* src = "u_rec.v:56.1-63.6" *)
  dfnt1v0x2 _177_ (
    .cp(sys_clk),
    .d(_020_),
    .z(rec_datH)
  );
  (* src = "u_rec.v:56.1-63.6" *)
  dfnt1v0x2 _178_ (
    .cp(sys_clk),
    .d(_021_),
    .z(rec_datSyncH)
  );
  assign rec_dataH = par_dataH;
endmodule

(* src = "u_xmit.v:4.1-177.10" *)
module u_xmit(sys_clk, sys_rst_l, uart_xmitH, xmitH, xmit_dataH, xmit_doneH);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "u_xmit.v:27.12-27.25" *)
  wire [3:0] bitCell_cntrH;
  (* src = "u_xmit.v:30.12-30.21" *)
  wire [3:0] bitCountH;
  (* onehot = 32'd1 *)
  wire [3:0] state;
  (* src = "u_xmit.v:15.9-15.16" *)
  input sys_clk;
  wire sys_clk;
  (* src = "u_xmit.v:16.9-16.18" *)
  input sys_rst_l;
  wire sys_rst_l;
  (* src = "u_xmit.v:17.10-17.20" *)
  output uart_xmitH;
  wire uart_xmitH;
  (* src = "u_xmit.v:18.9-18.14" *)
  input xmitH;
  wire xmitH;
  (* src = "u_xmit.v:29.12-29.26" *)
  wire [7:0] xmit_ShiftRegH;
  (* src = "u_xmit.v:19.13-19.23" *)
  input [7:0] xmit_dataH;
  wire [7:0] xmit_dataH;
  (* src = "u_xmit.v:20.10-20.20" *)
  output xmit_doneH;
  wire xmit_doneH;
  oai21a2v0x05 _07_ (
    .a1(xmitH),
    .a2(state[0]),
    .b(sys_rst_l),
    .z(_02_)
  );
  aoi21v0x05 _08_ (
    .a1(state[0]),
    .a2(xmitH),
    .b(state[1]),
    .z(_05_)
  );
  nr2av0x1 _09_ (
    .a(sys_rst_l),
    .b(_05_),
    .z(_03_)
  );
  or2v0x05 _10_ (
    .a(state[0]),
    .b(state[2]),
    .z(uart_xmitH)
  );
  an2v0x05 _11_ (
    .a(sys_rst_l),
    .b(state[2]),
    .z(_00_)
  );
  an2v0x05 _12_ (
    .a(sys_rst_l),
    .b(state[3]),
    .z(_01_)
  );
  nd3abv0x05 _13_ (
    .a(xmitH),
    .b(state[2]),
    .c(sys_rst_l),
    .z(_06_)
  );
  nr3v0x05 _14_ (
    .a(state[1]),
    .b(state[3]),
    .c(_06_),
    .z(_04_)
  );
  dfnt1v0x2 _15_ (
    .cp(sys_clk),
    .d(_02_),
    .z(state[0])
  );
  dfnt1v0x2 _16_ (
    .cp(sys_clk),
    .d(_03_),
    .z(state[1])
  );
  dfnt1v0x2 _17_ (
    .cp(sys_clk),
    .d(_00_),
    .z(state[2])
  );
  dfnt1v0x2 _18_ (
    .cp(sys_clk),
    .d(_01_),
    .z(state[3])
  );
  (* src = "u_xmit.v:172.1-174.35" *)
  dfnt1v0x2 _19_ (
    .cp(sys_clk),
    .d(_04_),
    .z(xmit_doneH)
  );
  assign bitCell_cntrH = 4'h0;
  assign bitCountH = 4'h0;
  assign xmit_ShiftRegH = 8'h00;
endmodule

(* src = "uart.v:3.1-82.10" *)
module uart(sys_clk, sys_rst_l, uart_XMIT_dataH, xmitH, xmit_dataH, xmit_doneH, uart_REC_dataH, rec_dataH, rec_readyH);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  (* src = "uart.v:26.14-26.23" *)
  output [7:0] rec_dataH;
  wire [7:0] rec_dataH;
  (* src = "uart.v:34.17-34.30" *)
  wire [7:0] rec_dataH_rec;
  (* src = "uart.v:33.17-33.31" *)
  wire [7:0] rec_dataH_temp;
  (* src = "uart.v:27.10-27.20" *)
  output rec_readyH;
  wire rec_readyH;
  (* src = "uart.v:18.9-18.16" *)
  input sys_clk;
  wire sys_clk;
  (* src = "uart.v:19.9-19.18" *)
  input sys_rst_l;
  wire sys_rst_l;
  (* src = "uart.v:25.9-25.23" *)
  input uart_REC_dataH;
  wire uart_REC_dataH;
  (* src = "uart.v:20.10-20.25" *)
  output uart_XMIT_dataH;
  wire uart_XMIT_dataH;
  (* src = "uart.v:21.9-21.14" *)
  input xmitH;
  wire xmitH;
  (* src = "uart.v:22.13-22.23" *)
  input [7:0] xmit_dataH;
  wire [7:0] xmit_dataH;
  (* src = "uart.v:23.10-23.20" *)
  output xmit_doneH;
  wire xmit_doneH;
  an2v0x05 _16_ (
    .a(rec_dataH_rec[0]),
    .b(sys_rst_l),
    .z(_00_)
  );
  an2v0x05 _17_ (
    .a(sys_rst_l),
    .b(rec_dataH_rec[1]),
    .z(_01_)
  );
  an2v0x05 _18_ (
    .a(sys_rst_l),
    .b(rec_dataH_rec[2]),
    .z(_02_)
  );
  an2v0x05 _19_ (
    .a(sys_rst_l),
    .b(rec_dataH_rec[3]),
    .z(_03_)
  );
  an2v0x05 _20_ (
    .a(sys_rst_l),
    .b(rec_dataH_rec[4]),
    .z(_04_)
  );
  an2v0x05 _21_ (
    .a(sys_rst_l),
    .b(rec_dataH_rec[5]),
    .z(_05_)
  );
  an2v0x05 _22_ (
    .a(sys_rst_l),
    .b(rec_dataH_rec[6]),
    .z(_06_)
  );
  an2v0x05 _23_ (
    .a(sys_rst_l),
    .b(rec_dataH_rec[7]),
    .z(_07_)
  );
  an2v0x05 _24_ (
    .a(sys_rst_l),
    .b(rec_dataH_temp[0]),
    .z(_08_)
  );
  an2v0x05 _25_ (
    .a(sys_rst_l),
    .b(rec_dataH_temp[1]),
    .z(_09_)
  );
  an2v0x05 _26_ (
    .a(sys_rst_l),
    .b(rec_dataH_temp[2]),
    .z(_10_)
  );
  an2v0x05 _27_ (
    .a(sys_rst_l),
    .b(rec_dataH_temp[3]),
    .z(_11_)
  );
  an2v0x05 _28_ (
    .a(sys_rst_l),
    .b(rec_dataH_temp[4]),
    .z(_12_)
  );
  an2v0x05 _29_ (
    .a(sys_rst_l),
    .b(rec_dataH_temp[5]),
    .z(_13_)
  );
  an2v0x05 _30_ (
    .a(sys_rst_l),
    .b(rec_dataH_temp[6]),
    .z(_14_)
  );
  an2v0x05 _31_ (
    .a(sys_rst_l),
    .b(rec_dataH_temp[7]),
    .z(_15_)
  );
  (* src = "uart.v:73.1-80.6" *)
  dfnt1v0x2 _32_ (
    .cp(rec_readyH),
    .d(_00_),
    .z(rec_dataH_temp[0])
  );
  (* src = "uart.v:73.1-80.6" *)
  dfnt1v0x2 _33_ (
    .cp(rec_readyH),
    .d(_01_),
    .z(rec_dataH_temp[1])
  );
  (* src = "uart.v:73.1-80.6" *)
  dfnt1v0x2 _34_ (
    .cp(rec_readyH),
    .d(_02_),
    .z(rec_dataH_temp[2])
  );
  (* src = "uart.v:73.1-80.6" *)
  dfnt1v0x2 _35_ (
    .cp(rec_readyH),
    .d(_03_),
    .z(rec_dataH_temp[3])
  );
  (* src = "uart.v:73.1-80.6" *)
  dfnt1v0x2 _36_ (
    .cp(rec_readyH),
    .d(_04_),
    .z(rec_dataH_temp[4])
  );
  (* src = "uart.v:73.1-80.6" *)
  dfnt1v0x2 _37_ (
    .cp(rec_readyH),
    .d(_05_),
    .z(rec_dataH_temp[5])
  );
  (* src = "uart.v:73.1-80.6" *)
  dfnt1v0x2 _38_ (
    .cp(rec_readyH),
    .d(_06_),
    .z(rec_dataH_temp[6])
  );
  (* src = "uart.v:73.1-80.6" *)
  dfnt1v0x2 _39_ (
    .cp(rec_readyH),
    .d(_07_),
    .z(rec_dataH_temp[7])
  );
  (* src = "uart.v:63.1-70.6" *)
  dfnt1v0x2 _40_ (
    .cp(sys_clk),
    .d(_08_),
    .z(rec_dataH[0])
  );
  (* src = "uart.v:63.1-70.6" *)
  dfnt1v0x2 _41_ (
    .cp(sys_clk),
    .d(_09_),
    .z(rec_dataH[1])
  );
  (* src = "uart.v:63.1-70.6" *)
  dfnt1v0x2 _42_ (
    .cp(sys_clk),
    .d(_10_),
    .z(rec_dataH[2])
  );
  (* src = "uart.v:63.1-70.6" *)
  dfnt1v0x2 _43_ (
    .cp(sys_clk),
    .d(_11_),
    .z(rec_dataH[3])
  );
  (* src = "uart.v:63.1-70.6" *)
  dfnt1v0x2 _44_ (
    .cp(sys_clk),
    .d(_12_),
    .z(rec_dataH[4])
  );
  (* src = "uart.v:63.1-70.6" *)
  dfnt1v0x2 _45_ (
    .cp(sys_clk),
    .d(_13_),
    .z(rec_dataH[5])
  );
  (* src = "uart.v:63.1-70.6" *)
  dfnt1v0x2 _46_ (
    .cp(sys_clk),
    .d(_14_),
    .z(rec_dataH[6])
  );
  (* src = "uart.v:63.1-70.6" *)
  dfnt1v0x2 _47_ (
    .cp(sys_clk),
    .d(_15_),
    .z(rec_dataH[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "uart.v:51.7-61.6" *)
  u_rec iRECEIVER (
    .rec_dataH(rec_dataH_rec),
    .rec_readyH(rec_readyH),
    .sys_clk(sys_clk),
    .sys_rst_l(sys_rst_l),
    .uart_dataH(uart_REC_dataH)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "uart.v:39.9-46.5" *)
  u_xmit iXMIT (
    .sys_clk(sys_clk),
    .sys_rst_l(sys_rst_l),
    .uart_xmitH(uart_XMIT_dataH),
    .xmitH(xmitH),
    .xmit_dataH(xmit_dataH),
    .xmit_doneH(xmit_doneH)
  );
endmodule
