###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 22:07:16 2020
#  Design:            riscv_top
#  Command:           opt_design -post_route -setup -hold
###############################################################
Path 1: MET (129.199 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   78.800 (P)    0.000 (I)
            Arrival:=  839.800        0.000

 Clock Gating Setup:-   36.701
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  703.099
       Launch Clock:=    0.000
          Data Path:+  573.900
              Slack:=  129.199
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 71.500 | 544.500 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77348/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 120.700 | 29.400 | 573.900 | 
     | cpu/stage1/regfile/n_2203                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  80.300 |  0.300 | 573.900 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 25.300 | 797.500 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM  |      6 | 16.200 | 42.300 | 839.800 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      6 | 48.000 | 14.600 | 839.800 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET (131.283 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   79.600 (P)    0.000 (I)
            Arrival:=  840.600        0.000

 Clock Gating Setup:-   36.117
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  704.483
       Launch Clock:=    0.000
          Data Path:+  573.200
              Slack:=  131.283
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 73.200 | 546.200 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77356/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 121.000 | 27.000 | 573.200 | 
     | cpu/stage1/regfile/n_2204                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  77.400 |  0.200 | 573.200 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 25.300 | 797.500 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM  |      6 | 16.200 | 43.100 | 840.600 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      6 | 48.000 | 15.400 | 840.600 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET (132.516 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   84.300 (P)    0.000 (I)
            Arrival:=  845.300        0.000

 Clock Gating Setup:-   36.784
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  708.516
       Launch Clock:=    0.000
          Data Path:+  576.000
              Slack:=  132.516
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 71.600 | 544.600 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77259/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 120.700 | 31.400 | 576.000 | 
     | cpu/stage1/regfile/n_2209                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  82.900 |  0.400 | 576.000 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 39.900 | 845.300 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 39.900 |  2.700 | 845.300 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET (133.909 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   79.600 (P)    0.000 (I)
            Arrival:=  840.600        0.000

 Clock Gating Setup:-   35.990
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  704.610
       Launch Clock:=    0.000
          Data Path:+  570.700
              Slack:=  133.909
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 71.300 | 544.300 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77355/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 120.600 | 26.400 | 570.700 | 
     | cpu/stage1/regfile/n_2205                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  76.800 |  0.200 | 570.700 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 25.300 | 797.500 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM  |      6 | 16.200 | 43.100 | 840.600 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      6 | 48.000 | 15.400 | 840.600 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET (134.634 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   79.000 (P)    0.000 (I)
            Arrival:=  840.000        0.000

 Clock Gating Setup:-   35.266
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  704.734
       Launch Clock:=    0.000
          Data Path:+  570.100
              Slack:=  134.634
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 72.700 | 545.700 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77358/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 121.000 | 24.400 | 570.100 | 
     | cpu/stage1/regfile/n_2213                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  74.700 |  0.100 | 570.100 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 34.200 | 840.000 | 
     | cpu/stage1/regfile/CTS_65                          |       |      |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      9 | 38.600 |  4.000 | 840.000 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET (138.253 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   80.100 (P)    0.000 (I)
            Arrival:=  841.100        0.000

 Clock Gating Setup:-   36.447
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  704.653
       Launch Clock:=    0.000
          Data Path:+  566.400
              Slack:=  138.253
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 64.000 | 537.000 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77361/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 118.200 | 29.400 | 566.400 | 
     | cpu/stage1/regfile/n_2202                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  80.600 |  0.300 | 566.400 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 35.300 | 841.100 | 
     | cpu/stage1/regfile/CTS_65                          |       |      |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      9 | 38.700 |  5.100 | 841.100 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET (139.303 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   82.900 (P)    0.000 (I)
            Arrival:=  843.900        0.000

 Clock Gating Setup:-   36.697
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  707.203
       Launch Clock:=    0.000
          Data Path:+  567.900
              Slack:=  139.303
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 64.000 | 537.000 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77360/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 118.200 | 30.900 | 567.900 | 
     | cpu/stage1/regfile/n_2210                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  82.500 |  0.400 | 567.900 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 38.500 | 843.900 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 39.400 |  1.300 | 843.900 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET (141.977 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   79.600 (P)    0.000 (I)
            Arrival:=  840.600        0.000

 Clock Gating Setup:-   35.623
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  704.977
       Launch Clock:=    0.000
          Data Path:+  563.000
              Slack:=  141.977
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 64.100 | 537.100 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77354/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 118.200 | 25.900 | 563.000 | 
     | cpu/stage1/regfile/n_2212                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  76.400 |  0.200 | 563.000 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 34.800 | 840.600 | 
     | cpu/stage1/regfile/CTS_65                          |       |      |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      9 | 38.600 |  4.600 | 840.600 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET (144.181 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   85.700 (P)    0.000 (I)
            Arrival:=  846.700        0.000

 Clock Gating Setup:-   36.419
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  710.281
       Launch Clock:=    0.000
          Data Path:+  566.100
              Slack:=  144.181
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 64.100 | 537.100 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77362/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 118.200 | 29.000 | 566.100 | 
     | cpu/stage1/regfile/n_2206                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  80.000 |  0.400 | 566.100 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 41.300 | 846.700 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.100 |  4.100 | 846.700 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET (145.585 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   85.000 (P)    0.000 (I)
            Arrival:=  846.000        0.000

 Clock Gating Setup:-   34.715
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.285
       Launch Clock:=    0.000
          Data Path:+  565.700
              Slack:=  145.585
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 71.600 | 544.600 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77353/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 120.700 | 21.100 | 565.700 | 
     | cpu/stage1/regfile/n_2211                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  71.700 |  0.000 | 565.700 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 40.600 | 846.000 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.400 |  3.400 | 846.000 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET (145.957 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   87.800 (P)    0.000 (I)
            Arrival:=  848.800        0.000

 Clock Gating Setup:-   36.543
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  712.257
       Launch Clock:=    0.000
          Data Path:+  566.300
              Slack:=  145.957
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 64.000 | 537.000 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77357/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 118.200 | 29.300 | 566.300 | 
     | cpu/stage1/regfile/n_2215                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  80.500 |  0.300 | 566.300 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 43.400 | 848.800 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.900 |  6.200 | 848.800 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET (149.350 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   79.600 (P)    0.000 (I)
            Arrival:=  840.600        0.000

 Clock Gating Setup:-   29.550
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.050
       Launch Clock:=    0.000
          Data Path:+  561.700
              Slack:=  149.350
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 71.400 | 544.400 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77199/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.700 | 17.300 | 561.700 | 
     | cpu/stage1/regfile/n_2188                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  47.100 |  0.400 | 561.700 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 34.800 | 840.600 | 
     | cpu/stage1/regfile/CTS_65                          |       |      |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      9 | 38.600 |  4.600 | 840.600 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET (149.733 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   89.600 (P)    0.000 (I)
            Arrival:=  850.600        0.000

 Clock Gating Setup:-   36.567
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  714.033
       Launch Clock:=    0.000
          Data Path:+  564.300
              Slack:=  149.733
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 64.000 | 537.000 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77254/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 118.200 | 27.300 | 564.300 | 
     | cpu/stage1/regfile/n_2207                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  78.000 |  0.300 | 564.300 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 31.300 | 803.500 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00112/Y                          |       | A->Y |  R   | BUFx3_ASAP7_75t_SRAM   |      4 | 25.900 | 47.100 | 850.600 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      4 | 53.300 |  2.700 | 850.600 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET (150.092 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   79.300 (P)    0.000 (I)
            Arrival:=  840.300        0.000

 Clock Gating Setup:-   29.308
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  710.992
       Launch Clock:=    0.000
          Data Path:+  560.900
              Slack:=  150.092
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 72.300 | 545.300 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77162/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.900 | 15.600 | 560.900 | 
     | cpu/stage1/regfile/n_2189                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  45.200 |  0.300 | 560.900 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 25.300 | 797.500 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM  |      6 | 16.200 | 42.800 | 840.300 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      6 | 48.000 | 15.100 | 840.300 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET (151.220 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   79.600 (P)    0.000 (I)
            Arrival:=  840.600        0.000

 Clock Gating Setup:-   29.280
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.320
       Launch Clock:=    0.000
          Data Path:+  560.100
              Slack:=  151.220
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 70.900 | 543.900 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77172/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.600 | 16.200 | 560.100 | 
     | cpu/stage1/regfile/n_2186                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  45.800 |  0.300 | 560.100 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 34.800 | 840.600 | 
     | cpu/stage1/regfile/CTS_65                          |       |      |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      9 | 38.600 |  4.600 | 840.600 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET (151.450 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   83.800 (P)    0.000 (I)
            Arrival:=  844.800        0.000

 Clock Gating Setup:-   34.950
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  709.850
       Launch Clock:=    0.000
          Data Path:+  558.400
              Slack:=  151.450
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 71.600 | 544.600 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77249/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.700 | 13.800 | 558.400 | 
     | cpu/stage1/regfile/n_2208                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  73.000 |  0.200 | 558.400 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 39.400 | 844.800 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 39.900 |  2.200 | 844.800 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET (155.212 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   80.000 (P)    0.000 (I)
            Arrival:=  841.000        0.000

 Clock Gating Setup:-   29.488
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.512
       Launch Clock:=    0.000
          Data Path:+  556.300
              Slack:=  155.212
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 66.100 | 539.100 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77203/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 119.500 | 17.200 | 556.300 | 
     | cpu/stage1/regfile/n_2197                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  46.800 |  0.300 | 556.300 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 35.200 | 841.000 | 
     | cpu/stage1/regfile/CTS_65                          |       |      |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      9 | 38.700 |  5.000 | 841.000 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET (155.460 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  133.700 (P)    0.000 (I)
            Arrival:=  894.700        0.000

              Setup:-   12.141
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  782.560
       Launch Clock:=    0.000
          Data Path:+  627.100
              Slack:=  155.460
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 101.300 | 627.100 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[9][19]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     14 | 163.600 |   1.100 | 627.100 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 39.400 | 844.800 | 
     | cpu/stage1/regfile/CTS_35                          |       |           |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 39.900 | 11.200 | 856.000 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_21                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00069/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 |  9.500 | 38.700 | 894.700 | 
     | cpu/stage1/regfile/CTS_22                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[9][19]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 48.700 |  6.000 | 894.700 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET (155.638 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   87.200 (P)    0.000 (I)
            Arrival:=  848.200        0.000

 Clock Gating Setup:-   34.762
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  713.438
       Launch Clock:=    0.000
          Data Path:+  557.800
              Slack:=  155.638
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L      |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                  |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                  |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     41 | 212.600 | 63.800 | 536.800 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                  |     41 |         |        |         | 
     | cpu/stage1/regfile/g77359/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 118.200 | 21.000 | 557.800 | 
     | cpu/stage1/regfile/n_2214                          |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  71.800 |  0.000 | 557.800 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |        |         | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 42.800 | 848.200 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.800 |  5.600 | 848.200 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET (155.946 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   78.100 (P)    0.000 (I)
            Arrival:=  839.100        0.000

 Clock Gating Setup:-   27.854
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  711.246
       Launch Clock:=    0.000
          Data Path:+  555.300
              Slack:=  155.946
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 70.900 | 543.900 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77202/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.600 | 11.400 | 555.300 | 
     | cpu/stage1/regfile/n_2195                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CG |       | ENA   |  F   | ICGx2_ASAP7_75t_SL    |      1 |  40.700 |  0.100 | 555.300 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 33.300 | 839.100 | 
     | cpu/stage1/regfile/CTS_65                          |       |      |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CG |       | CLK  |  R   | ICGx2_ASAP7_75t_SL     |      9 | 38.300 |  3.100 | 839.100 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET (156.023 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[23][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[23][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  134.200 (P)    0.000 (I)
            Arrival:=  895.200        0.000

              Setup:-   12.177
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  783.023
       Launch Clock:=    0.000
          Data Path:+  627.000
              Slack:=  156.023
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 101.200 | 627.000 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[23][19]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     14 | 163.600 |   1.000 | 627.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 25.300 | 797.500 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 | 16.200 | 43.300 | 840.800 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 48.000 | 15.900 | 856.700 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_40                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00027/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     32 | 18.200 | 38.500 | 895.200 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[23][19]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 53.200 |  6.700 | 895.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET (157.405 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   85.500 (P)    0.000 (I)
            Arrival:=  846.500        0.000

 Clock Gating Setup:-   35.795
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  710.705
       Launch Clock:=    0.000
          Data Path:+  553.300
              Slack:=  157.405
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 64.100 | 537.100 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77250/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 118.200 | 16.200 | 553.300 | 
     | cpu/stage1/regfile/n_2216                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  77.000 |  0.300 | 553.300 | 
     | C_INST/ENA                                         |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 41.100 | 846.500 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.100 |  3.900 | 846.500 | 
     | C_INST/CLK                                         |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET (157.574 ps) Clock Gating Setup Check with Pin mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) mem_resp_tag[1]
              Clock: (R) clk
           Endpoint: (F) mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  106.800 (P)    0.000 (I)
            Arrival:=  867.800        0.000

 Clock Gating Setup:-   41.926
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  725.874
       Launch Clock:=    0.000
        Input Delay:+  180.000
          Data Path:+  388.300
              Slack:=  157.574
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |       Arc       | Edge |           Cell           | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |                 |      |                          |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-----------------+------+--------------------------+--------+---------+---------+---------| 
     | mem_resp_tag[1]                                    |       | mem_resp_tag[1] |  F   | (arrival)                |      1 |   4.000 |   0.100 | 180.100 | 
     | mem_resp_tag[1]                                    |       |                 |  F   | (net)                    |      1 |         |         |         | 
     | mem/arbiter/g295/Y                                 |       | D->Y            |  R   | NOR4xp25_ASAP7_75t_SL    |      2 |   4.000 |  28.800 | 208.900 | 
     | mem/arbiter/n_2                                    |       |                 |  R   | (net)                    |      2 |         |         |         | 
     | mem/arbiter/g293/Y                                 |       | A->Y            |  R   | AND3x1_ASAP7_75t_SL      |      8 |  57.500 |  45.600 | 254.500 | 
     | mem/ic_mem_resp_valid                              |       |                 |  R   | (net)                    |      8 |         |         |         | 
     | mem/icache/g8840/Y                                 |       | A1->Y           |  R   | AO21x1_ASAP7_75t_SL      |     31 |  61.900 | 110.500 | 365.000 | 
     | mem/ic_mem_req_valid                               |       |                 |  R   | (net)                    |     31 |         |         |         | 
     | mem/FE_DBTC0_ic_mem_req_valid/Y                    |       | A->Y            |  F   | INVx1_ASAP7_75t_SL       |     12 | 240.900 |  57.800 | 422.800 | 
     | FE_OFN1444_mem_req_tag_0                           |       |                 |  F   | (net)                    |     12 |         |         |         | 
     | mem/arbiter/FE_OFC98_mem_req_tag_0/Y               |       | A->Y            |  F   | HB1xp67_ASAP7_75t_SL     |     19 | 114.200 |  85.800 | 508.600 | 
     | mem/arbiter/FE_OFN98_mem_req_tag_0                 |       |                 |  F   | (net)                    |     19 |         |         |         | 
     | mem/arbiter/g539/Y                                 |       | A->Y            |  F   | AND2x2_ASAP7_75t_SL      |      3 | 125.800 |  38.900 | 547.500 | 
     | mem/dc_mem_req_ready                               |       |                 |  F   | (net)                    |      3 |         |         |         | 
     | mem/dcache/g13992/Y                                |       | B->Y            |  R   | OAI21xp5_ASAP7_75t_SL    |      1 |  18.800 |   9.200 | 556.700 | 
     | mem/dcache/n_101                                   |       |                 |  R   | (net)                    |      1 |         |         |         | 
     | mem/dcache/g13600/Y                                |       | A2->Y           |  F   | A2O1A1Ixp33_ASAP7_75t_SL |      1 |  26.300 |  11.600 | 568.300 | 
     | mem/dcache/n_323                                   |       |                 |  F   | (net)                    |      1 |         |         |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | ENA             |  F   | ICGx1_ASAP7_75t_SRAM     |      1 |  24.500 |   0.100 | 568.300 | 
     | ENA                                                |       |                 |      |                          |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 25.300 | 797.500 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM  |      6 | 16.200 | 28.200 | 825.700 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 27.300 | 42.100 | 867.800 | 
     | CTS_2                                              |       |      |  R   | (net)                  |      3 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK  |  R   | ICGx1_ASAP7_75t_SRAM   |      3 | 39.600 |  2.600 | 867.800 | 
     | CLK                                                |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET (158.721 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   79.500 (P)    0.000 (I)
            Arrival:=  840.500        0.000

 Clock Gating Setup:-   28.179
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  712.321
       Launch Clock:=    0.000
          Data Path:+  553.600
              Slack:=  158.721
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 69.300 | 542.300 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77158/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.300 | 11.300 | 553.600 | 
     | cpu/stage1/regfile/n_2187                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  40.500 |  0.100 | 553.600 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 34.700 | 840.500 | 
     | cpu/stage1/regfile/CTS_65                          |       |      |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      9 | 38.600 |  4.500 | 840.500 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET (158.797 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   85.000 (P)    0.000 (I)
            Arrival:=  846.000        0.000

 Clock Gating Setup:-   28.703
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  717.297
       Launch Clock:=    0.000
          Data Path:+  558.500
              Slack:=  158.797
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 72.000 | 545.000 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77201/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.900 | 13.500 | 558.500 | 
     | cpu/stage1/regfile/n_2201                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  42.900 |  0.200 | 558.500 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 40.600 | 846.000 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.100 |  3.400 | 846.000 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET (158.925 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   84.400 (P)    0.000 (I)
            Arrival:=  845.400        0.000

 Clock Gating Setup:-   28.375
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  717.025
       Launch Clock:=    0.000
          Data Path:+  558.100
              Slack:=  158.925
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 73.200 | 546.200 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77179/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 121.000 | 11.900 | 558.100 | 
     | cpu/stage1/regfile/n_2200                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  41.300 |  0.100 | 558.100 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 40.000 | 845.400 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.200 |  2.800 | 845.400 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET (159.117 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   79.400 (P)    0.000 (I)
            Arrival:=  840.400        0.000

 Clock Gating Setup:-   28.283
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  712.117
       Launch Clock:=    0.000
          Data Path:+  553.000
              Slack:=  159.117
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 68.100 | 541.100 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77180/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.100 | 11.900 | 553.000 | 
     | cpu/stage1/regfile/n_2196                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  41.000 |  0.100 | 553.000 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 34.600 | 840.400 | 
     | cpu/stage1/regfile/CTS_65                          |       |      |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      9 | 38.600 |  4.400 | 840.400 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET (159.159 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   85.100 (P)    0.000 (I)
            Arrival:=  846.100        0.000

 Clock Gating Setup:-   28.641
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  717.459
       Launch Clock:=    0.000
          Data Path:+  558.300
              Slack:=  159.159
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 72.100 | 545.100 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77161/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.900 | 13.200 | 558.300 | 
     | cpu/stage1/regfile/n_2193                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  42.600 |  0.200 | 558.300 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 40.700 | 846.100 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.100 |  3.500 | 846.100 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET (159.191 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[10][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[10][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  137.700 (P)    0.000 (I)
            Arrival:=  898.700        0.000

              Setup:-   12.109
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  786.591
       Launch Clock:=    0.000
          Data Path:+  627.400
              Slack:=  159.191
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 101.600 | 627.400 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[10][19]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     14 | 163.600 |   1.400 | 627.400 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 31.300 | 803.500 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00112/Y                          |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      4 | 25.900 | 47.100 | 850.600 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 53.300 | 12.000 | 862.600 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_37                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00066/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 10.900 | 36.100 | 898.700 | 
     | cpu/stage1/regfile/CTS_36                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[10][19]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 46.900 |  7.200 | 898.700 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET (159.502 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   86.500 (P)    0.000 (I)
            Arrival:=  847.500        0.000

 Clock Gating Setup:-   28.998
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  718.502
       Launch Clock:=    0.000
          Data Path:+  559.000
              Slack:=  159.502
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 71.200 | 544.200 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77200/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.600 | 14.800 | 559.000 | 
     | cpu/stage1/regfile/n_2199                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  44.200 |  0.300 | 559.000 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 42.100 | 847.500 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.700 |  4.900 | 847.500 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET (159.751 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   85.400 (P)    0.000 (I)
            Arrival:=  846.400        0.000

 Clock Gating Setup:-   28.349
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  718.051
       Launch Clock:=    0.000
          Data Path:+  558.300
              Slack:=  159.751
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 73.500 | 546.500 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77198/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 121.100 | 11.800 | 558.300 | 
     | cpu/stage1/regfile/n_2192                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  41.200 |  0.100 | 558.300 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 41.000 | 846.400 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.100 |  3.800 | 846.400 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET (160.203 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   79.800 (P)    0.000 (I)
            Arrival:=  840.800        0.000

 Clock Gating Setup:-   28.697
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  712.103
       Launch Clock:=    0.000
          Data Path:+  551.900
              Slack:=  160.203
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 65.600 | 538.600 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77178/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 119.300 | 13.300 | 551.900 | 
     | cpu/stage1/regfile/n_2194                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  42.300 |  0.200 | 551.900 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 25.300 | 797.500 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM  |      6 | 16.200 | 43.300 | 840.800 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |      6 | 48.000 | 15.600 | 840.800 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET (160.351 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[15][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[15][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  138.600 (P)    0.000 (I)
            Arrival:=  899.600        0.000

              Setup:-   12.249
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  787.351
       Launch Clock:=    0.000
          Data Path:+  627.000
              Slack:=  160.351
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 101.200 | 627.000 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[15][19]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     14 | 163.600 |   1.000 | 627.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 35.300 | 841.100 | 
     | cpu/stage1/regfile/CTS_65                          |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 38.700 | 14.600 | 855.700 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_58                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00051/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     32 | 16.300 | 43.900 | 899.600 | 
     | cpu/stage1/regfile/CTS_59                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[15][19]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 59.100 | 13.000 | 899.600 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET (160.814 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   87.700 (P)    0.000 (I)
            Arrival:=  848.700        0.000

 Clock Gating Setup:-   29.086
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  719.614
       Launch Clock:=    0.000
          Data Path:+  558.800
              Slack:=  160.814
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 70.700 | 543.700 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77171/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.600 | 15.100 | 558.800 | 
     | cpu/stage1/regfile/n_2190                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  44.600 |  0.300 | 558.800 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 43.300 | 848.700 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.900 |  6.100 | 848.700 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET (161.104 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   87.100 (P)    0.000 (I)
            Arrival:=  848.100        0.000

 Clock Gating Setup:-   28.896
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  719.204
       Launch Clock:=    0.000
          Data Path:+  558.100
              Slack:=  161.104
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 70.900 | 543.900 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77157/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.600 | 14.200 | 558.100 | 
     | cpu/stage1/regfile/n_2191                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  43.700 |  0.200 | 558.100 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 42.700 | 848.100 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.800 |  5.500 | 848.100 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET (161.540 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[17][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[17][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  139.300 (P)    0.000 (I)
            Arrival:=  900.300        0.000

              Setup:-   12.160
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  788.140
       Launch Clock:=    0.000
          Data Path:+  626.600
              Slack:=  161.540
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 100.800 | 626.600 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[17][19]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     14 | 163.600 |   0.600 | 626.600 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 40.000 | 845.400 | 
     | cpu/stage1/regfile/CTS_35                          |       |           |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 40.200 | 12.100 | 857.500 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_15                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00045/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 11.200 | 42.800 | 900.300 | 
     | cpu/stage1/regfile/CTS_16                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[17][19]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 51.600 |  3.900 | 900.300 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET (161.964 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+   87.800 (P)    0.000 (I)
            Arrival:=  848.800        0.000

 Clock Gating Setup:-   28.836
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  719.964
       Launch Clock:=    0.000
          Data Path:+  558.000
              Slack:=  161.964
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 68.500 |  68.700 | 
     | FE_PHN3891_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  26.500 | 76.300 | 145.000 | 
     | FE_PHN3428_reset                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  54.000 | 60.200 | 205.200 | 
     | FE_PHN2673_reset                                   |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  30.500 | 86.900 | 292.100 | 
     | FE_OFN0_reset                                      |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                       |       | A->Y  |  R   | INVx2_ASAP7_75t_L     |     46 | 182.900 | 91.100 | 383.200 | 
     | cpu/stage1/FE_DBTN77_reset                         |       |       |  R   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 | 180.800 | 89.800 | 473.000 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset        |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC93_FE_DBTN77_reset/Y      |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     41 | 212.600 | 71.000 | 544.000 | 
     | cpu/stage1/regfile/FE_OFN93_FE_DBTN77_reset        |       |       |  R   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/regfile/g77246/Y                        |       | B->Y  |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 120.600 | 14.000 | 558.000 | 
     | cpu/stage1/regfile/n_2198                          |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL    |      1 |  43.400 |  0.200 | 558.000 | 
     | IC_INST/ENA                                        |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 43.400 | 848.800 | 
     | cpu/stage1/regfile/CTS_35                          |       |      |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL     |     16 | 40.900 |  6.200 | 848.800 | 
     | IC_INST/CLK                                        |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET (162.175 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  138.300 (P)    0.000 (I)
            Arrival:=  899.300        0.000

              Setup:-   18.725
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.575
       Launch Clock:=    0.000
          Data Path:+  618.400
              Slack:=  162.175
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 110.800 | 531.000 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81625/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     10 | 193.600 |  87.400 | 618.400 | 
     | cpu/stage1/regfile/n_70                       |       |       |  R   | (net)                 |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[8][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_R  |     10 | 139.800 |   0.300 | 618.400 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 39.900 | 845.300 | 
     | cpu/stage1/regfile/CTS_35                          |       |           |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 39.900 | 11.800 | 857.100 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_23                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00072/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 10.600 | 42.200 | 899.300 | 
     | cpu/stage1/regfile/CTS_24                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[8][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_R   |     32 | 50.800 |  5.300 | 899.300 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET (164.284 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[1][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[1][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  142.200 (P)    0.000 (I)
            Arrival:=  903.200        0.000

              Setup:-   12.216
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  790.984
       Launch Clock:=    0.000
          Data Path:+  626.700
              Slack:=  164.284
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 100.900 | 626.700 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[1][19]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_L  |     14 | 163.600 |   0.700 | 626.700 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 41.100 | 846.500 | 
     | cpu/stage1/regfile/CTS_35                          |       |           |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 40.100 | 13.000 | 859.500 | 
     | C_INST/GCLK                                        |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_34                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00093/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 13.100 | 43.700 | 903.200 | 
     | cpu/stage1/regfile/CTS_33                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[1][19]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L   |     32 | 50.500 |  8.100 | 903.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET (164.453 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[29][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[29][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  142.700 (P)    0.000 (I)
            Arrival:=  903.700        0.000

              Setup:-   12.247
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  791.453
       Launch Clock:=    0.000
          Data Path:+  627.000
              Slack:=  164.453
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 101.200 | 627.000 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[29][19]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     14 | 163.600 |   1.000 | 627.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 34.800 | 840.600 | 
     | cpu/stage1/regfile/CTS_65                          |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 38.600 | 15.000 | 855.600 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_50                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00009/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 16.600 | 48.100 | 903.700 | 
     | cpu/stage1/regfile/CTS_51                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[29][19]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 58.300 | 10.600 | 903.700 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET (164.518 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  142.300 (P)    0.000 (I)
            Arrival:=  903.300        0.000

              Setup:-   12.082
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  791.218
       Launch Clock:=    0.000
          Data Path:+  626.700
              Slack:=  164.518
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 100.900 | 626.700 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[16][19]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_L  |     14 | 163.600 |   0.700 | 626.700 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 40.600 | 846.000 | 
     | cpu/stage1/regfile/CTS_35                          |       |           |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 40.100 | 12.100 | 858.100 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_17                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00048/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 11.100 | 45.200 | 903.300 | 
     | cpu/stage1/regfile/CTS_18                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[16][19]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L   |     32 | 54.900 |  7.900 | 903.300 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET (165.069 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[5][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[5][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  143.400 (P)    0.000 (I)
            Arrival:=  904.400        0.000

              Setup:-   12.331
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  792.069
       Launch Clock:=    0.000
          Data Path:+  627.000
              Slack:=  165.069
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 101.200 | 627.000 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[5][19]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     14 | 163.600 |   1.000 | 627.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 34.800 | 840.600 | 
     | cpu/stage1/regfile/CTS_65                          |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 38.600 | 15.000 | 855.600 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_60                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00081/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     32 | 16.900 | 48.800 | 904.400 | 
     | cpu/stage1/regfile/CTS_61                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[5][19]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 66.400 | 16.200 | 904.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET (165.124 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  135.800 (P)    0.000 (I)
            Arrival:=  896.800        0.000

              Setup:-   10.976
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  785.824
       Launch Clock:=    0.000
          Data Path:+  620.700
              Slack:=  165.124
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 111.900 | 532.100 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81268/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     10 | 194.200 |  88.600 | 620.700 | 
     | cpu/stage1/regfile/n_124                      |       |       |  R   | (net)                 |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[9][14]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     10 | 139.500 |   1.300 | 620.700 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 39.400 | 844.800 | 
     | cpu/stage1/regfile/CTS_35                          |       |           |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 39.900 | 11.200 | 856.000 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_21                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00069/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 |  9.500 | 40.800 | 896.800 | 
     | cpu/stage1/regfile/CTS_22                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[9][14]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 49.500 |  8.100 | 896.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET (166.303 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[14][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[14][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  135.200 (P)    0.000 (I)
            Arrival:=  896.200        0.000

              Setup:-   10.797
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  785.403
       Launch Clock:=    0.000
          Data Path:+  619.100
              Slack:=  166.303
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 111.900 | 532.100 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81512/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     10 | 194.200 |  87.000 | 619.100 | 
     | cpu/stage1/regfile/n_85                       |       |       |  R   | (net)                 |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[14][14]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     10 | 136.000 |   1.400 | 619.100 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 25.300 | 797.500 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 | 16.200 | 42.300 | 839.800 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 48.000 | 17.000 | 856.800 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_42                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00054/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     32 | 20.600 | 39.400 | 896.200 | 
     | cpu/stage1/regfile/CTS_43                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[14][14]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 49.000 |  7.000 | 896.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET (166.413 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[11][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[11][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  144.800 (P)    0.000 (I)
            Arrival:=  905.800        0.000

              Setup:-   12.187
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  793.613
       Launch Clock:=    0.000
          Data Path:+  627.200
              Slack:=  166.413
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 101.400 | 627.200 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[11][19]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     14 | 163.600 |   1.200 | 627.200 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 41.300 | 846.700 | 
     | cpu/stage1/regfile/CTS_35                          |       |           |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 40.100 | 12.200 | 858.900 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_19                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00063/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 11.500 | 46.900 | 905.800 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[11][19]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 53.600 |  8.300 | 905.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET (166.561 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[13][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[13][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  144.600 (P)    0.000 (I)
            Arrival:=  905.600        0.000

              Setup:-   12.139
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  793.461
       Launch Clock:=    0.000
          Data Path:+  626.900
              Slack:=  166.561
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 101.100 | 626.900 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[13][19]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     14 | 163.600 |   0.900 | 626.900 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 25.300 | 797.500 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 | 16.200 | 43.100 | 840.600 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 48.000 | 20.200 | 860.800 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_44                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00057/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     32 | 26.800 | 44.800 | 905.600 | 
     | cpu/stage1/regfile/CTS_45                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[13][19]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 50.000 |  5.400 | 905.600 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET (166.981 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[23][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[23][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  138.000 (P)    0.000 (I)
            Arrival:=  899.000        0.000

              Setup:-   11.019
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  787.981
       Launch Clock:=    0.000
          Data Path:+  621.000
              Slack:=  166.981
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 111.900 | 532.100 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81268/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     10 | 194.200 |  88.900 | 621.000 | 
     | cpu/stage1/regfile/n_124                      |       |       |  R   | (net)                 |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[23][14]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     10 | 139.500 |   1.600 | 621.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 25.300 | 797.500 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 | 16.200 | 43.300 | 840.800 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 48.000 | 15.900 | 856.700 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_40                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00027/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     32 | 18.200 | 42.300 | 899.000 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[23][14]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 54.200 | 10.500 | 899.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET (167.226 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[30][28]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[30][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  132.800 (P)    0.000 (I)
            Arrival:=  893.800        0.000

              Setup:-   11.674
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  782.126
       Launch Clock:=    0.000
          Data Path:+  614.900
              Slack:=  167.226
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 | 69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 | 62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 | 99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 | 78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 | 57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 98.500 | 518.700 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |        |         | 
     | cpu/stage1/regfile/g81566/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     12 | 191.400 | 96.200 | 614.900 | 
     | cpu/stage1/regfile/n_78                       |       |       |  R   | (net)                 |     12 |         |        |         | 
     | cpu/stage1/regfile/mem_reg[30][28]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     12 | 153.800 |  1.500 | 614.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.600 | 805.800 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00119/Y           |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      9 | 26.500 | 34.700 | 840.500 | 
     | cpu/stage1/regfile/CTS_65                          |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 38.600 | 13.100 | 853.600 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_48                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00006/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 13.200 | 40.200 | 893.800 | 
     | cpu/stage1/regfile/CTS_49                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[30][28]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 54.900 | 10.200 | 893.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET (167.402 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[3][19]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[3][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  145.900 (P)    0.000 (I)
            Arrival:=  906.900        0.000

              Setup:-   12.198
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  794.702
       Launch Clock:=    0.000
          Data Path:+  627.300
              Slack:=  167.402
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 105.600 | 525.800 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81126/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     14 | 193.300 | 101.500 | 627.300 | 
     | cpu/stage1/regfile/n_144                      |       |       |  R   | (net)                 |     14 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[3][19]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     14 | 163.600 |   1.300 | 627.300 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 33.200 | 805.400 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00108/Y           |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |     16 | 26.500 | 42.800 | 848.200 | 
     | cpu/stage1/regfile/CTS_35                          |       |           |  R   | (net)                  |     16 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 40.800 | 12.800 | 861.000 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_29                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00087/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 12.600 | 45.900 | 906.900 | 
     | cpu/stage1/regfile/CTS_30                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[3][19]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 54.700 |  7.000 | 906.900 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET (167.664 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[10][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[10][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -139.000        0.000
        Net Latency:+  138.800 (P)    0.000 (I)
            Arrival:=  899.800        0.000

              Setup:-   10.936
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  788.864
       Launch Clock:=    0.000
          Data Path:+  621.200
              Slack:=  167.664
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                               |       |       |      |                       |        |  (ps)   |  (ps)   |  (ps)   | 
     |-----------------------------------------------+-------+-------+------+-----------------------+--------+---------+---------+---------| 
     | reset                                         |       | reset |  R   | (arrival)             |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                         |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3891_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 |  52.100 |  52.300 | 
     | FE_PHN3891_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC3428_reset/Y                            |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  27.900 |  69.500 | 121.800 | 
     | FE_PHN3428_reset                              |       |       |  R   | (net)                 |      1 |         |         |         | 
     | FE_PHC2673_reset/Y                            |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  66.800 |  62.500 | 184.300 | 
     | FE_PHN2673_reset                              |       |       |  R   | (net)                 |      6 |         |         |         | 
     | FE_OFC0_reset/Y                               |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  34.200 |  99.300 | 283.600 | 
     | FE_OFN0_reset                                 |       |       |  R   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/FE_DBTC77_reset/Y                  |       | A->Y  |  F   | INVx2_ASAP7_75t_L     |     46 | 221.200 |  78.700 | 362.300 | 
     | cpu/stage1/FE_DBTN77_reset                    |       |       |  F   | (net)                 |     46 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 | 156.900 |  57.900 | 420.200 | 
     | cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset   |       |       |  F   | (net)                 |     48 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     58 | 144.800 | 111.900 | 532.100 | 
     | cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset   |       |       |  F   | (net)                 |     58 |         |         |         | 
     | cpu/stage1/regfile/g81268/Y                   |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |     10 | 194.200 |  89.100 | 621.200 | 
     | cpu/stage1/regfile/n_124                      |       |       |  R   | (net)                 |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[10][14]/D          |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |     10 | 139.500 |   1.800 | 621.200 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 11.200 | 772.200 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 26.200 | 31.300 | 803.500 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00112/Y                          |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      4 | 25.900 | 47.100 | 850.600 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 53.300 | 12.000 | 862.600 | 
     | IC_INST/GCLK                                       |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/regfile/CTS_37                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00066/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |     32 | 10.900 | 37.200 | 899.800 | 
     | cpu/stage1/regfile/CTS_36                          |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[10][14]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 47.000 |  8.300 | 899.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 

