#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 13 09:45:21 2021
# Process ID: 3011
# Current directory: /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array
# Command line: vivado Systolic_Array.xpr
# Log file: /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/vivado.log
# Journal file: /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/vivado.jou
#-----------------------------------------------------------
start_gui
open_project Systolic_Array.xpr
update_compile_order -fileset sources_1
lauch_simulation
launch_simulation
open_wave_config /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Array.srcs/top_BOOTH_tb_behav1.wcfg
open_wave_config /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/roundunit_tb_behav.wcfg
open_wave_config /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Processor_tb.wcfg
source Systolic_Processor_tb.tcl
save_wave_config {/home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Processor_tb.wcfg}
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
close [ open /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sources_1/new/dff.v w ]
add_files /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sources_1/new/dff.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sources_1/new/dff.v] -no_script -reset -force -quiet
remove_files  /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sources_1/new/dff.v
close [ open /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sources_1/new/delay_sr.v w ]
add_files /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sources_1/new/delay_sr.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Array.srcs/top_BOOTH_tb_behav1.wcfg
open_wave_config /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/roundunit_tb_behav.wcfg
open_wave_config /home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Processor_tb.wcfg
source Systolic_Processor_tb.tcl
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
current_wave_config {Systolic_Processor_tb.wcfg}
add_wave {{/Systolic_Processor_tb/DUT/delayed_done}} 
save_wave_config {/home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Processor_tb.wcfg}
launch_simulation
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
current_wave_config {roundunit_tb_behav.wcfg}
add_wave {{/Systolic_Processor_tb/DUT/p0/dsr0/clk}} 
current_wave_config {Systolic_Processor_tb.wcfg}
add_wave {{/Systolic_Processor_tb/DUT/p0/dsr0/clk}} 
current_wave_config {Systolic_Processor_tb.wcfg}
add_wave {{/Systolic_Processor_tb/DUT/p0/dsr0/d}} 
current_wave_config {Systolic_Processor_tb.wcfg}
add_wave {{/Systolic_Processor_tb/DUT/p0/dsr0/out}} 
current_wave_config {Systolic_Processor_tb.wcfg}
add_wave {{/Systolic_Processor_tb/DUT/p0/dsr0/q0}} 
save_wave_config {/home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Processor_tb.wcfg}
save_wave_config {/home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Processor_tb.wcfg}
save_wave_config {/home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Processor_tb.wcfg}
save_wave_config {/home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Processor_tb.wcfg}
launch_simulation
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
save_wave_config {/home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Processor_tb.wcfg}
save_wave_config {/home/spdy18695/workbench/CODES/Vivado_projects/Systolic_Array/Systolic_Array.srcs/sim_1/imports/Systolic_Array/Systolic_Processor_tb.wcfg}
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
close_project
