Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7f07bcbf9417450a8f6f8a0ec42cb0da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.InstrToImm
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.BranchControl
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.PCcount
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.cpu_batch_vlg_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_batch_vlg_tst_behav
