
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
Failed to create the layout directory: 'C:\Users\hp\AppData\Roaming/Xilinx/PlanAhead\14.7\layouts\application'
Failed to create the commands directory: 'C:\Users\hp\AppData\Roaming/Xilinx/PlanAhead\14.7\commands'
source C:/Users/hp/Documents/eda/chip_fpmsp/pa.fromHdl.tcl
# create_project -name chip_fpmsp -dir "C:/Users/hp/Documents/eda/chip_fpmsp/planAhead_run_2" -part xc3s500efg320-5
create_project: Time (s): elapsed = 00:01:08 . Memory (MB): peak = 342.164 ; gain = 0.000
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top_mod.ucf" [current_fileset -constrset]
Adding file 'C:/Users/hp/Documents/eda/chip_fpmsp/top_mod.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ipcore_dir/icon_fpmsp.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/ila_chip.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/chip_vio.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FA.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {norm.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mult.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {adder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {topcontrol.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {todatapath.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files [list {ipcore_dir/ila_chip.ngc}]
# add_files [list {ipcore_dir/icon_fpmsp.ngc}]
# add_files [list {ipcore_dir/chip_vio.ngc}]
# set hdlfile [add_files [list {fpmsp.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top_mod.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top top_mod $srcset
# add_files [list {top_mod.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/chip_vio.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/icon_fpmsp.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ila_chip.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ila_fpmsp.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/FA.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/norm.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/mult.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/adder.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/topcontrol.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/todatapath.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/ipcore_dir/ila_chip.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/ipcore_dir/icon_fpmsp.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/ipcore_dir/chip_vio.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/fpmsp.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/chip_fpmsp/top_mod.vhd" into library work
