#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May  2 09:41:45 2022
# Process ID: 14940
# Current directory: D:/School/sysFPGAlab/radio_periph_lab/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9340 D:\School\sysFPGAlab\radio_periph_lab\vivado\radio_periph_lab.xpr
# Log file: D:/School/sysFPGAlab/radio_periph_lab/vivado/vivado.log
# Journal file: D:/School/sysFPGAlab/radio_periph_lab/vivado\vivado.jou
# Running On: MagusReborn, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 6, Host memory: 17045 MB
#-----------------------------------------------------------
start_gui
open_project D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.xpr
update_compile_order -fileset sources_1
create_peripheral Tonle user simpleFIFO 1.0 -dir D:/School/sysFPGAlab/SimpleFifo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core Tonle:user:simpleFIFO:1.0]
add_peripheral_interface S_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core Tonle:user:simpleFIFO:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core Tonle:user:simpleFIFO:1.0]
write_peripheral [ipx::find_open_core Tonle:user:simpleFIFO:1.0]
set_property  ip_repo_paths  {D:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0 D:/School/sysFPGAlab/radio_periph_lab/ip_repo/simpleFIFO_1.0 D:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0 D:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0 D:/School/sysFPGAlab/ip_repo/simpleFIFO_1.0 D:/School/sysFPGAlab/radio_periph_lab/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_simpleFIFO_v1_0 -directory D:/School/sysFPGAlab/SimpleFifo d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/component.xml
update_compile_order -fileset sources_1
create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_0 -dir d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/src
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.HAS_RD_DATA_COUNT {1}] [get_ips axis_data_fifo_0]
generate_target {instantiation_template} [get_files d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
generate_target all [get_files  d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
catch { config_ip_cache -export [get_ips -all axis_data_fifo_0] }
export_ip_user_files -of_objects [get_files d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
launch_runs axis_data_fifo_0_synth_1 -jobs 3
wait_on_run axis_data_fifo_0_synth_1
export_simulation -of_objects [get_files d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -directory d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.ip_user_files/sim_scripts -ip_user_files_dir d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.ip_user_files -ipstatic_source_dir d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.cache/compile_simlib/modelsim} {questa=d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.cache/compile_simlib/questa} {riviera=d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.cache/compile_simlib/riviera} {activehdl=d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
catch { config_ip_cache -export [get_ips -all axis_data_fifo_0] }
export_ip_user_files -of_objects [get_files d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
reset_run axis_data_fifo_0_synth_1
launch_runs axis_data_fifo_0_synth_1 -jobs 3
wait_on_run axis_data_fifo_0_synth_1
export_simulation -of_objects [get_files d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -directory d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.ip_user_files/sim_scripts -ip_user_files_dir d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.ip_user_files -ipstatic_source_dir d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.cache/compile_simlib/modelsim} {questa=d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.cache/compile_simlib/questa} {riviera=d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.cache/compile_simlib/riviera} {activehdl=d:/school/sysfpgalab/simplefifo/edit_simpleFIFO_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/hdl/simpleFIFO_v1_0_S_AXIS.vhd] -no_script -reset -force -quiet
remove_files  d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/hdl/simpleFIFO_v1_0_S_AXIS.vhd
launch_runs synth_1 -jobs 3
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {d:\School\sysFPGAlab\SimpleFifo\simpleFIFO_1.0\Tonle_user_simpleFIFO_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0
open_bd_design {D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv Tonle:user:simpleFIFO:1.0 simpleFIFO_0
endgroup
set_property location {3 837 807} [get_bd_cells simpleFIFO_0]
delete_bd_objs [get_bd_intf_nets doug_custom_0_data]
connect_bd_intf_net [get_bd_intf_pins doug_custom_0/data] [get_bd_intf_pins simpleFIFO_0/S_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0
endgroup
set_property location {4 1070 590} [get_bd_cells axis_broadcaster_0]
delete_bd_objs [get_bd_intf_nets doug_custom_0_data]
connect_bd_intf_net [get_bd_intf_pins doug_custom_0/data] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins simpleFIFO_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M01_AXIS] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (125 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_broadcaster_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/simpleFIFO_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins simpleFIFO_0/S00_AXI]
endgroup
validate_bd_design
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXIS] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
validate_bd_design
save_bd_design
set_property offset 0x43C00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_doug_custom_0_S00_AXI_reg}]
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.0 [current_project]
report_ip_status -name ip_status 
reset_run impl_1
upgrade_ip [get_ips  {design_1_rst_ps7_0_125M_0 design_1_processing_system7_0_0 design_1_axi_iic_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_rst_ps7_0_125M_0 design_1_processing_system7_0_0 design_1_axi_iic_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_125M_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_iic_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_125M_0_synth_1 -jobs 3
wait_on_run design_1_axi_iic_0_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_rst_ps7_0_125M_0_synth_1
export_simulation -of_objects [get_files D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
file copy -force D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper.bit D:/School/sysFPGAlab/radio_periph_lab/vivado/design_1_wrapper.bit
bootgen -image bloomer.bif -arch zynq -process_bitstream bin
bootgen -image bloomer.bif -arch zynq -process_bitstream bin -w on
ipx::edit_ip_in_project -upgrade true -name simpleFIFO_v1_0_project -directory D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.tmp/simpleFIFO_v1_0_project d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {d:\School\sysFPGAlab\SimpleFifo\simpleFIFO_1.0\Tonle_user_simpleFIFO_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv Tonle:user:simpleFIFO:1.0 [get_ips  design_1_simpleFIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_simpleFIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_simpleFIFO_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_simpleFIFO_0_0_synth_1 -jobs 3
wait_on_run design_1_simpleFIFO_0_0_synth_1
export_simulation -of_objects [get_files D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
bootgen -image bloomer.bit -arch zynq -process_bitstream bin
bootgen -image bloomer.bif -arch zynq -process_bitstream bin
file copy -force D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper.bit D:/School/sysFPGAlab/radio_periph_lab/vivado/design_1_wrapper.bit
bootgen -image bloomer.bif -arch zynq -process_bitstream bin
ipx::edit_ip_in_project -upgrade true -name simpleFIFO_v1_0_project -directory D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.tmp/simpleFIFO_v1_0_project d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {d:\School\sysFPGAlab\SimpleFifo\simpleFIFO_1.0\Tonle_user_simpleFIFO_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv Tonle:user:simpleFIFO:1.0 [get_ips  design_1_simpleFIFO_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_simpleFIFO_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_simpleFIFO_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_simpleFIFO_0_0_synth_1 -jobs 3
wait_on_run design_1_simpleFIFO_0_0_synth_1
export_simulation -of_objects [get_files D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
file copy -force D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper.bit D:/School/sysFPGAlab/radio_periph_lab/vivado/design_1_wrapper.bit
bootgen -image bloomer.bif -arch zynq -process_bitstream bin
bootgen -image bloomer.bif -arch zynq -process_bitstream bin -w on
