m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/simulation/modelsim
Econtrol_ram_fsm
Z1 w1465313007
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM.vhd
Z6 FC:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM.vhd
l0
L5
VZF[bO7VhjIaD:oeL?m4JF1
!s100 2n1VJ=meLB8B@]IUa<^cd0
Z7 OV;C;10.4b;61
31
Z8 !s110 1465313490
!i10b 1
Z9 !s108 1465313490.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM.vhd|
Z11 !s107 C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1
Abeh
R2
R3
R4
DEx4 work 15 control_ram_fsm 0 22 ZF[bO7VhjIaD:oeL?m4JF1
l31
L23
V=ioP?Aef?hm3U7`^8EONP3
!s100 <Db@7VM2lAFn6agfhWffg1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Econtrol_ram_fsm_tb
Z14 w1465313450
R3
R4
R0
Z15 8C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM_TB.vhd
Z16 FC:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM_TB.vhd
l0
L5
VU=h8@QY]CjKGA^G2XnQS31
!s100 Fa9X8A`<=`P]SfcPz2D7`0
R7
31
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM_TB.vhd|
Z18 !s107 C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM_TB.vhd|
!i113 1
R12
R13
Atb
R3
R4
DEx4 work 18 control_ram_fsm_tb 0 22 U=h8@QY]CjKGA^G2XnQS31
l30
L8
V_o>>6>fVINI?V=3f9[6CQ3
!s100 b^lnJ;>l0BE3AR@YWHI;Y1
R7
31
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
