{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735660553414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735660553414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 31 21:25:53 2024 " "Processing started: Tue Dec 31 21:25:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735660553414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660553414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pl_riscv_cpu -c pl_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off pl_riscv_cpu -c pl_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660553414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735660553517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735660553517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "code/components/hazard_unit.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/hazard_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/pl_reg_mw.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/pl_reg_mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_mw " "Found entity 1: pl_reg_mw" {  } { { "code/components/pl_reg_mw.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_mw.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/pl_reg_em.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/pl_reg_em.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_em " "Found entity 1: pl_reg_em" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/pl_reg_de.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/pl_reg_de.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_de " "Found entity 1: pl_reg_de" {  } { { "code/components/pl_reg_de.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_de.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_riscv_cpu " "Found entity 1: pl_riscv_cpu" {  } { { "code/pl_riscv_cpu.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/pl_riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "code/riscv_cpu.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/instr_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557463 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_mem.v(17) " "Verilog HDL information at data_mem.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735660557463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/pl_reg_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/pl_reg_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_fd " "Found entity 1: pl_reg_fd" {  } { { "code/components/pl_reg_fd.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_fd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/branching_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/branching_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 branching_unit " "Found entity 1: branching_unit" {  } { { "code/components/branching_unit.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/branching_unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/components/reset_ff.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/components/reg_file.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/components/mux4.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/components/mux3.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/components/mux2.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "code/components/main_decoder.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(19) " "Verilog HDL warning at imm_extend.v(19): extended using \"x\" or \"z\"" {  } { { "code/components/imm_extend.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/imm_extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1735660557465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "code/components/imm_extend.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/imm_extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "code/components/datapath.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/components/controller.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "code/components/alu_decoder.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(14) " "Verilog HDL information at alu.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "code/components/alu.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/alu.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735660557467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/components/alu.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/components/adder.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660557467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pl_riscv_cpu " "Elaborating entity \"pl_riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735660557493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvcpu " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvcpu\"" {  } { { "code/pl_riscv_cpu.v" "rvcpu" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/pl_riscv_cpu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv_cpu:rvcpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\"" {  } { { "code/riscv_cpu.v" "c" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/riscv_cpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder riscv_cpu:rvcpu\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|main_decoder:md\"" {  } { { "code/components/controller.v" "md" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/controller.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\"" {  } { { "code/components/controller.v" "ad" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscv_cpu:rvcpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\"" {  } { { "code/riscv_cpu.v" "dp" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/riscv_cpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux\"" {  } { { "code/components/datapath.v" "pcmux" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\"" {  } { { "code/components/datapath.v" "pcreg" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4\"" {  } { { "code/components/datapath.v" "pcadd4" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_fd riscv_cpu:rvcpu\|datapath:dp\|pl_reg_fd:plfd " "Elaborating entity \"pl_reg_fd\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_fd:plfd\"" {  } { { "code/components/datapath.v" "plfd" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\"" {  } { { "code/components/datapath.v" "rf" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext " "Elaborating entity \"imm_extend\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext\"" {  } { { "code/components/datapath.v" "ext" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_de riscv_cpu:rvcpu\|datapath:dp\|pl_reg_de:plde " "Elaborating entity \"pl_reg_de\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_de:plde\"" {  } { { "code/components/datapath.v" "plde" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscv_cpu:rvcpu\|datapath:dp\|mux3:forwardaemux " "Elaborating entity \"mux3\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux3:forwardaemux\"" {  } { { "code/components/datapath.v" "forwardaemux" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvcpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|alu:alu\"" {  } { { "code/components/datapath.v" "alu" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557521 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow alu.v(23) " "Verilog HDL Always Construct warning at alu.v(23): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/components/alu.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/alu.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1735660557522 "|pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/components/alu.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1735660557522 "|pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branching_unit riscv_cpu:rvcpu\|datapath:dp\|branching_unit:bu " "Elaborating entity \"branching_unit\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|branching_unit:bu\"" {  } { { "code/components/datapath.v" "bu" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_em riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem " "Elaborating entity \"pl_reg_em\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\"" {  } { { "code/components/datapath.v" "plem" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_mw riscv_cpu:rvcpu\|datapath:dp\|pl_reg_mw:plmw " "Elaborating entity \"pl_reg_mw\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_mw:plmw\"" {  } { { "code/components/datapath.v" "plmw" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\"" {  } { { "code/components/datapath.v" "resultmux" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit riscv_cpu:rvcpu\|datapath:dp\|hazard_unit:hu " "Elaborating entity \"hazard_unit\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|hazard_unit:hu\"" {  } { { "code/components/datapath.v" "hu" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instrmem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instrmem\"" {  } { { "code/pl_riscv_cpu.v" "instrmem" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/pl_riscv_cpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557526 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "79 0 511 instr_mem.v(13) " "Verilog HDL warning at instr_mem.v(13): number of words (79) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/instr_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/instr_mem.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1735660557529 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735660557534 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735660557534 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735660557534 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:datamem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:datamem\"" {  } { { "code/pl_riscv_cpu.v" "datamem" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/pl_riscv_cpu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660557536 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "data_mem.v(45) " "Verilog HDL Case Statement warning at data_mem.v(45): case item expression covers a value already covered by a previous case item" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 45 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "data_mem.v(46) " "Verilog HDL Case Statement warning at data_mem.v(46): case item expression covers a value already covered by a previous case item" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 46 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_mem.v(42) " "Verilog HDL Case Statement warning at data_mem.v(42): incomplete case statement has no default case item" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "data_mem.v(59) " "Verilog HDL Case Statement warning at data_mem.v(59): case item expression covers a value already covered by a previous case item" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 59 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "data_mem.v(60) " "Verilog HDL Case Statement warning at data_mem.v(60): case item expression covers a value already covered by a previous case item" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 60 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_mem.v(56) " "Verilog HDL Case Statement warning at data_mem.v(56): incomplete case statement has no default case item" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_mem.v(40) " "Verilog HDL Case Statement warning at data_mem.v(40): incomplete case statement has no default case item" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_mem data_mem.v(40) " "Verilog HDL Always Construct warning at data_mem.v(40): inferring latch(es) for variable \"rd_data_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[0\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[0\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[1\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[1\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[2\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[2\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[3\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[3\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[4\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[4\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[5\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[5\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[6\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[6\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[7\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[7\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[8\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[8\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[9\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[9\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557554 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[10\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[10\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[11\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[11\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[12\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[12\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[13\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[13\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[14\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[14\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[15\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[15\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[16\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[16\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[17\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[17\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[18\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[18\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[19\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[19\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[20\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[20\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[21\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[21\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[22\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[22\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[23\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[23\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[24\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[24\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[25\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[25\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[26\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[26\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[27\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[27\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[28\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[28\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[29\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[29\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[30\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[30\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[31\] data_mem.v(40) " "Inferred latch for \"rd_data_mem\[31\]\" at data_mem.v(40)" {  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660557555 "|pl_riscv_cpu|data_mem:datamem"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_0 " "Inferred dual-clock RAM node \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1735660559022 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_1 " "Inferred dual-clock RAM node \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1735660559022 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/db/pl_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/db/pl_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1735660559033 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riscv_cpu:rvcpu\|datapath:dp\|pl_reg_de:plde\|ResultSrcE_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_de:plde\|ResultSrcE_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 31 " "Parameter WIDTH set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735660561698 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735660561698 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1735660561698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|altsyncram:reg_file_arr_rtl_0 " "Elaborated megafunction instantiation \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|altsyncram:reg_file_arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660561736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|altsyncram:reg_file_arr_rtl_0 " "Instantiated megafunction \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|altsyncram:reg_file_arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735660561736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_84i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_84i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_84i1 " "Found entity 1: altsyncram_84i1" {  } { { "db/altsyncram_84i1.tdf" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/db/altsyncram_84i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660561761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660561761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_cpu:rvcpu\|datapath:dp\|pl_reg_de:plde\|altshift_taps:ResultSrcE_rtl_0 " "Elaborated megafunction instantiation \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_de:plde\|altshift_taps:ResultSrcE_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660561807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_cpu:rvcpu\|datapath:dp\|pl_reg_de:plde\|altshift_taps:ResultSrcE_rtl_0 " "Instantiated megafunction \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_de:plde\|altshift_taps:ResultSrcE_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 31 " "Parameter \"WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735660561807 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735660561807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/db/shift_taps_96m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660561828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660561828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tk31 " "Found entity 1: altsyncram_tk31" {  } { { "db/altsyncram_tk31.tdf" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/db/altsyncram_tk31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660561852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660561852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660561873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660561873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660561893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660561893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735660561914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660561914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[0\] " "Latch data_mem:datamem\|rd_data_mem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562304 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[1\] " "Latch data_mem:datamem\|rd_data_mem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562304 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[2\] " "Latch data_mem:datamem\|rd_data_mem\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562304 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[3\] " "Latch data_mem:datamem\|rd_data_mem\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562304 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[4\] " "Latch data_mem:datamem\|rd_data_mem\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562304 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[5\] " "Latch data_mem:datamem\|rd_data_mem\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562304 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[6\] " "Latch data_mem:datamem\|rd_data_mem\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562304 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[7\] " "Latch data_mem:datamem\|rd_data_mem\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562304 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[8\] " "Latch data_mem:datamem\|rd_data_mem\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562304 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[9\] " "Latch data_mem:datamem\|rd_data_mem\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[10\] " "Latch data_mem:datamem\|rd_data_mem\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[11\] " "Latch data_mem:datamem\|rd_data_mem\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[12\] " "Latch data_mem:datamem\|rd_data_mem\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[13\] " "Latch data_mem:datamem\|rd_data_mem\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[14\] " "Latch data_mem:datamem\|rd_data_mem\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[12\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[15\] " "Latch data_mem:datamem\|rd_data_mem\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[16\] " "Latch data_mem:datamem\|rd_data_mem\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[17\] " "Latch data_mem:datamem\|rd_data_mem\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[18\] " "Latch data_mem:datamem\|rd_data_mem\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[19\] " "Latch data_mem:datamem\|rd_data_mem\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[20\] " "Latch data_mem:datamem\|rd_data_mem\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[21\] " "Latch data_mem:datamem\|rd_data_mem\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[22\] " "Latch data_mem:datamem\|rd_data_mem\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[23\] " "Latch data_mem:datamem\|rd_data_mem\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[24\] " "Latch data_mem:datamem\|rd_data_mem\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[25\] " "Latch data_mem:datamem\|rd_data_mem\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[26\] " "Latch data_mem:datamem\|rd_data_mem\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[27\] " "Latch data_mem:datamem\|rd_data_mem\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[28\] " "Latch data_mem:datamem\|rd_data_mem\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[29\] " "Latch data_mem:datamem\|rd_data_mem\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[30\] " "Latch data_mem:datamem\|rd_data_mem\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[31\] " "Latch data_mem:datamem\|rd_data_mem\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\|InstrM\[13\]" {  } { { "code/components/pl_reg_em.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/components/pl_reg_em.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735660562305 ""}  } { { "code/data_mem.v" "" { Text "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/code/data_mem.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735660562305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735660563537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/output_files/pl_riscv_cpu.map.smsg " "Generated suppressed messages file /home/eyantra/Documents/PipelinedConv/pl_riscv_cpu/output_files/pl_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660568346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735660568535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735660568535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6233 " "Implemented 6233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735660568765 ""} { "Info" "ICUT_CUT_TM_OPINS" "225 " "Implemented 225 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735660568765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5846 " "Implemented 5846 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735660568765 ""} { "Info" "ICUT_CUT_TM_RAMS" "95 " "Implemented 95 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1735660568765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735660568765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735660568848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 31 21:26:08 2024 " "Processing ended: Tue Dec 31 21:26:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735660568848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735660568848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735660568848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735660568848 ""}
