Warning (10268): Verilog HDL information at ds18b20.v(481): always construct contains both blocking and non-blocking assignments File: D:/FPGA/Code/temperature/rtl/ds18b20.v Line: 481
