Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 14:39:23 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 14:39:29 2013
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Trying to terminate Process...
make: *** [implementation/system_pcie_diff_clk_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Fri Jun 14 14:40:00 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Fri Jun 14 14:40:04 2013
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_plbv46_pcie_0_wrapper INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_plbv46_pcie_0_wrapper.ngc
../system_plbv46_pcie_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/system_plbv46_pcie_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/dpram_70_512.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/fifo_71x512.ngc"...
Loading design module
"../system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_plbv46_pcie_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_plbv46_pcie_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 515.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.filters
Done writing Tab View settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 15:26:53 2013
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation 

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/U_ila_pro_0

-----------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 3 min  35 sec
Total CPU time to NGDBUILD completion:  3 min  35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 6 secs 
Total CPU  time at the beginning of Placer: 5 mins 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1311ce0f) REAL time: 5 mins 41 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1311ce0f) REAL time: 5 mins 49 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:463376d9) REAL time: 5 mins 49 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:463376d9) REAL time: 5 mins 49 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:56e26bf0) REAL time: 7 mins 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:56e26bf0) REAL time: 7 mins 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:56e26bf0) REAL time: 7 mins 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:56e26bf0) REAL time: 7 mins 1 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:56e26bf0) REAL time: 7 mins 3 secs 

Phase 10.8  Global Placement
....................................
.....................................................................................................................................
............................................................................................................................
..............................................................................................................................
..............................................
Phase 10.8  Global Placement (Checksum:ab1e5c05) REAL time: 19 mins 2 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ab1e5c05) REAL time: 19 mins 8 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:301c4d45) REAL time: 22 mins 42 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:301c4d45) REAL time: 22 mins 44 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:ce939790) REAL time: 22 mins 48 secs 

Total REAL time to Placer completion: 22 mins 56 secs 
Total CPU  time to Placer completion: 22 mins 49 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   57
Slice Logic Utilization:
  Number of Slice Registers:                82,913 out of 301,440   27%
    Number used as Flip Flops:              82,907
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     67,632 out of 150,720   44%
    Number used as logic:                   53,724 out of 150,720   35%
      Number using O6 output only:          37,859
      Number using O5 output only:           2,038
      Number using O5 and O6:               13,827
      Number used as ROM:                        0
    Number used as Memory:                  11,320 out of  58,400   19%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:        11,272
        Number using O6 output only:         8,535
        Number using O5 output only:           385
        Number using O5 and O6:              2,352
    Number used exclusively as route-thrus:  2,588
      Number with same-slice register load:  2,194
      Number with same-slice carry load:       394
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                24,616 out of  37,680   65%
  Number of LUT Flip Flop pairs used:       87,753
    Number with an unused Flip Flop:        15,462 out of  87,753   17%
    Number with an unused LUT:              20,121 out of  87,753   22%
    Number of fully used LUT-FF pairs:      52,170 out of  87,753   59%
    Number of unique control sets:           1,176
    Number of slice register sites lost
      to control set restrictions:           2,202 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                278 out of     416   66%
    Number using RAMB36E1 only:                278
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 11 out of     832    1%
    Number using RAMB18E1 only:                 11
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          328 out of     768   42%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.06

Peak Memory Usage:  1985 MB
Total REAL time to MAP completion:  24 mins 8 secs 
Total CPU time to MAP completion:   24 mins 1 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                82,913 out of 301,440   27%
    Number used as Flip Flops:              82,907
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     67,632 out of 150,720   44%
    Number used as logic:                   53,724 out of 150,720   35%
      Number using O6 output only:          37,859
      Number using O5 output only:           2,038
      Number using O5 and O6:               13,827
      Number used as ROM:                        0
    Number used as Memory:                  11,320 out of  58,400   19%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:        11,272
        Number using O6 output only:         8,535
        Number using O5 output only:           385
        Number using O5 and O6:              2,352
    Number used exclusively as route-thrus:  2,588
      Number with same-slice register load:  2,194
      Number with same-slice carry load:       394
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                24,616 out of  37,680   65%
  Number of LUT Flip Flop pairs used:       87,753
    Number with an unused Flip Flop:        15,462 out of  87,753   17%
    Number with an unused LUT:              20,121 out of  87,753   22%
    Number of fully used LUT-FF pairs:      52,170 out of  87,753   59%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                278 out of     416   66%
    Number using RAMB36E1 only:                278
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 11 out of     832    1%
    Number using RAMB18E1 only:                 11
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          328 out of     768   42%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 mins 18 secs 
Finished initial Timing Analysis.  REAL time: 2 mins 21 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<63> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[2].Chain/Chain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[2].Chain/Chain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[1].Chain/Chain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[1].Chain/Chain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[3].Chain/Chain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[3].Chain/Chain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 522421 unrouted;      REAL time: 2 mins 32 secs 

Phase  2  : 340847 unrouted;      REAL time: 3 mins 8 secs 

Phase  3  : 131162 unrouted;      REAL time: 4 mins 57 secs 

Phase  4  : 131083 unrouted; (Setup:0, Hold:30124, Component Switching Limit:0)     REAL time: 5 mins 29 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:23454, Component Switching Limit:0)     REAL time: 7 mins 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:23454, Component Switching Limit:0)     REAL time: 7 mins 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:23454, Component Switching Limit:0)     REAL time: 7 mins 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:23454, Component Switching Limit:0)     REAL time: 7 mins 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 55 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 mins 23 secs 
Total REAL time to Router completion: 8 mins 24 secs 
Total CPU time to Router completion: 8 mins 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   |22141 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y29| No   |  340 |  0.184     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y31| No   |    6 |  0.396     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y30| No   |   51 |  0.397     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|    icon_control0<0> | BUFGCTRL_X0Y2| No   |  339 |  0.367     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.013     |  1.619      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.756      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.226      |
+---------------------+--------------+------+------+------------+-------------+
|U_icon_pro/U0/iUPDAT |              |      |      |            |             |
|               E_OUT |         Local|      |    1 |  0.000     |  1.884      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  2.302      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.365      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_532_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.651     |  0.991      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_540_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.295     |  0.654      |
+---------------------+--------------+------+------+------------+-------------+
|   icon_control0<13> |         Local|      |    4 |  0.000     |  0.485      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.005ns|    14.995ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.006ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     3.578ns|     4.422ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.040ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     1.336ns|     6.356ns|       0|           0
   ns HIGH 50% | HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |     1.704ns|     6.296ns|       0|           0
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.108ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     2.829ns|     7.171ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.142ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |     4.919ns|    25.081ns|       0|           0
  IGH 50% | HOLD        |     0.098ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.030ns|     2.970ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.862ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.359ns|     0.641ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.123ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | SETUP       |         N/A|     5.629ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     4.590ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.312ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     2.452ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.998ns|            0|            0|            0|     11304641|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.995ns|          N/A|            0|            0|     11304641|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 124 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 8 mins 47 secs 
Total CPU time to PAR completion: 9 mins 19 secs 

Peak Memory Usage:  1935 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 126
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 11380580 paths, 0 nets, and 368911 connections

Design statistics:
   Minimum period:  25.081ns (Maximum frequency:  39.871MHz)
   Maximum path delay from/to any node:   7.171ns


Analysis completed Fri Jun 14 16:07:08 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 3 mins 1 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Fri Jun 14 16:08:01 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfw
   d_n> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<60>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<62>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<61>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<63>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<53>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<54>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<55>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<56>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<58>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<52>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<57>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<59>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<44>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<45>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<38>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<46>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<39>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<37>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<32>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<33>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<36>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<41>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<35>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<34>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<47>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<40>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<42>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<43>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<49>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<48>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<51>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24
   _OUT<50>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[2].Chain/Ch
   ain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[2].Chain/Ch
   ain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[1].Chain/Ch
   ain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[1].Chain/Ch
   ain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[3].Chain/Ch
   ain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[3].Chain/Ch
   ain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/comp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloo
   p[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks
   with READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_genera
   tor/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gen
   erator/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are
   different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks with
   READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
DRC detected 0 errors and 57 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.filters
Done writing Tab View settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 16:29:51 2013
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 16:51:49 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 16:51:52 2013
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_plbv46_pcie_0_wrapper INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_plbv46_pcie_0_wrapper.ngc
../system_plbv46_pcie_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/system_plbv46_pcie_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/dpram_70_512.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/fifo_71x512.ngc"...
Loading design module
"../system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_plbv46_pcie_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_plbv46_pcie_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 512.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.filters
Done writing Tab View settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 17:13:25 2013
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation 

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/U_ila_pro_0

-----------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 3 min  35 sec
Total CPU time to NGDBUILD completion:  3 min  34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 5 secs 
Total CPU  time at the beginning of Placer: 5 mins 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1311ce0f) REAL time: 5 mins 40 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1311ce0f) REAL time: 5 mins 48 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:463376d9) REAL time: 5 mins 48 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:463376d9) REAL time: 5 mins 48 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:56e26bf0) REAL time: 7 mins 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:56e26bf0) REAL time: 7 mins 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:56e26bf0) REAL time: 7 mins 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:56e26bf0) REAL time: 7 mins 1 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:56e26bf0) REAL time: 7 mins 2 secs 

Phase 10.8  Global Placement
.................................
......................................................................................................................
............................................................................................................................................................................................................
...................................................................................................................................................................................................
.................................................................................................................................
Phase 10.8  Global Placement (Checksum:a2e5a6d3) REAL time: 18 mins 44 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a2e5a6d3) REAL time: 18 mins 50 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:4035c1d3) REAL time: 23 mins 7 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:4035c1d3) REAL time: 23 mins 9 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:16e06e8a) REAL time: 23 mins 13 secs 

Total REAL time to Placer completion: 23 mins 21 secs 
Total CPU  time to Placer completion: 23 mins 15 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   57
Slice Logic Utilization:
  Number of Slice Registers:                82,913 out of 301,440   27%
    Number used as Flip Flops:              82,907
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     67,648 out of 150,720   44%
    Number used as logic:                   53,722 out of 150,720   35%
      Number using O6 output only:          37,863
      Number using O5 output only:           2,032
      Number using O5 and O6:               13,827
      Number used as ROM:                        0
    Number used as Memory:                  11,320 out of  58,400   19%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:        11,272
        Number using O6 output only:         8,532
        Number using O5 output only:           388
        Number using O5 and O6:              2,352
    Number used exclusively as route-thrus:  2,606
      Number with same-slice register load:  2,222
      Number with same-slice carry load:       384
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                24,277 out of  37,680   64%
  Number of LUT Flip Flop pairs used:       86,874
    Number with an unused Flip Flop:        15,278 out of  86,874   17%
    Number with an unused LUT:              19,226 out of  86,874   22%
    Number of fully used LUT-FF pairs:      52,370 out of  86,874   60%
    Number of unique control sets:           1,176
    Number of slice register sites lost
      to control set restrictions:           2,202 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                278 out of     416   66%
    Number using RAMB36E1 only:                278
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 11 out of     832    1%
    Number using RAMB18E1 only:                 11
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          328 out of     768   42%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.06

Peak Memory Usage:  1984 MB
Total REAL time to MAP completion:  24 mins 33 secs 
Total CPU time to MAP completion:   24 mins 27 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                82,913 out of 301,440   27%
    Number used as Flip Flops:              82,907
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     67,648 out of 150,720   44%
    Number used as logic:                   53,722 out of 150,720   35%
      Number using O6 output only:          37,863
      Number using O5 output only:           2,032
      Number using O5 and O6:               13,827
      Number used as ROM:                        0
    Number used as Memory:                  11,320 out of  58,400   19%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:        11,272
        Number using O6 output only:         8,532
        Number using O5 output only:           388
        Number using O5 and O6:              2,352
    Number used exclusively as route-thrus:  2,606
      Number with same-slice register load:  2,222
      Number with same-slice carry load:       384
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                24,277 out of  37,680   64%
  Number of LUT Flip Flop pairs used:       86,874
    Number with an unused Flip Flop:        15,278 out of  86,874   17%
    Number with an unused LUT:              19,226 out of  86,874   22%
    Number of fully used LUT-FF pairs:      52,370 out of  86,874   60%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                278 out of     416   66%
    Number using RAMB36E1 only:                278
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 11 out of     832    1%
    Number using RAMB18E1 only:                 11
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          328 out of     768   42%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 mins 18 secs 
Finished initial Timing Analysis.  REAL time: 2 mins 21 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[2].Chain/Chain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[1].Chain/Chain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[1].Chain/Chain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[2].Chain/Chain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[3].Chain/Chain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[3].Chain/Chain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<63> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 522552 unrouted;      REAL time: 2 mins 32 secs 

Phase  2  : 340872 unrouted;      REAL time: 3 mins 8 secs 

Phase  3  : 138567 unrouted;      REAL time: 5 mins 13 secs 

Phase  4  : 138631 unrouted; (Setup:3147, Hold:21202, Component Switching Limit:0)     REAL time: 5 mins 54 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:2980, Hold:16741, Component Switching Limit:0)     REAL time: 9 mins 37 secs 

Phase  6  : 0 unrouted; (Setup:2980, Hold:16741, Component Switching Limit:0)     REAL time: 9 mins 47 secs 

Phase  7  : 0 unrouted; (Setup:2922, Hold:16741, Component Switching Limit:0)     REAL time: 15 mins 20 secs 

Phase  8  : 0 unrouted; (Setup:2922, Hold:16741, Component Switching Limit:0)     REAL time: 15 mins 20 secs 

Phase  9  : 0 unrouted; (Setup:2922, Hold:0, Component Switching Limit:0)     REAL time: 15 mins 29 secs 

Phase 10  : 0 unrouted; (Setup:2918, Hold:0, Component Switching Limit:0)     REAL time: 15 mins 58 secs 
Total REAL time to Router completion: 15 mins 58 secs 
Total CPU time to Router completion: 17 mins 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   |21863 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y29| No   |  333 |  0.237     |  1.885      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y31| No   |    6 |  0.390     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y30| No   |   45 |  0.428     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|    icon_control0<0> | BUFGCTRL_X0Y2| No   |  338 |  0.443     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.008     |  1.641      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  2.619      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.357      |
+---------------------+--------------+------+------+------------+-------------+
|U_icon_pro/U0/iUPDAT |              |      |      |            |             |
|               E_OUT |         Local|      |    1 |  0.000     |  1.093      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  2.194      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.494      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_532_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.178     |  0.543      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_540_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.135     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|   icon_control0<13> |         Local|      |    4 |  0.000     |  0.347      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 2918 (Setup: 2918, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |    -0.867ns|     8.867ns|       7|        2382
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.109ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.536ns|    16.072ns|       1|         536
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.002ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     0.175ns|     7.650ns|       0|           0
   ns HIGH 50% | HOLD        |     0.021ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     3.900ns|     4.100ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.067ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     1.767ns|     8.233ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.097ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |     9.972ns|    20.028ns|       0|           0
  IGH 50% | HOLD        |     0.106ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.891ns|     2.109ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.573ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.362ns|     0.638ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.120ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | SETUP       |         N/A|     5.704ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     3.661ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.101ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     2.482ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.357ns|            0|            1|            0|     11304643|
| TS_clock_generator_0_clock_gen|     15.000ns|     16.072ns|          N/A|            1|            0|     11304643|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 124 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 16 mins 21 secs 
Total CPU time to PAR completion: 18 mins 2 secs 

Peak Memory Usage:  1994 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 8 errors found.

Number of error messages: 0
Number of warning messages: 127
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 8  Score: 2918 (Setup/Max: 2918, Hold: 0)

Constraints cover 11380582 paths, 0 nets, and 368720 connections

Design statistics:
   Minimum period:  20.028ns (Maximum frequency:  49.930MHz)
   Maximum path delay from/to any node:   8.867ns


Analysis completed Fri Jun 14 18:01:36 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 3 mins 1 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
********************************************************************************
ERROR: 2 constraints not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS0set enable_par_timing_error 0
********************************************************************************
Analyzing implementation/system.par
make: *** [implementation/system.bit] Error 1
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 18:06:14 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.filters
Done writing Tab View settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 18:06:56 2013
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_plbv46_pcie_0_wrapper INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_plbv46_pcie_0_wrapper.ngc
../system_plbv46_pcie_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/system_plbv46_pcie_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/dpram_70_512.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/fifo_71x512.ngc"...
Loading design module
"../system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_plbv46_pcie_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_plbv46_pcie_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 507.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.filters
Done writing Tab View settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 18:52:46 2013
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation 

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/U_ila_pro_0

-----------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 3 min  35 sec
Total CPU time to NGDBUILD completion:  3 min  34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 4 secs 
Total CPU  time at the beginning of Placer: 5 mins 1 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1311ce0f) REAL time: 5 mins 39 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1311ce0f) REAL time: 5 mins 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:463376d9) REAL time: 5 mins 47 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:463376d9) REAL time: 5 mins 47 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:56e26bf0) REAL time: 6 mins 59 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:56e26bf0) REAL time: 6 mins 59 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:56e26bf0) REAL time: 6 mins 59 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:56e26bf0) REAL time: 7 mins 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:56e26bf0) REAL time: 7 mins 2 secs 

Phase 10.8  Global Placement
.................................
......................................................................................................................
............................................................................................................................................................................................................
...................................................................................................................................................................................................
.................................................................................................................................
Phase 10.8  Global Placement (Checksum:a2e5a6d3) REAL time: 18 mins 43 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a2e5a6d3) REAL time: 18 mins 49 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:4035c1d3) REAL time: 23 mins 6 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:4035c1d3) REAL time: 23 mins 7 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:16e06e8a) REAL time: 23 mins 12 secs 

Total REAL time to Placer completion: 23 mins 20 secs 
Total CPU  time to Placer completion: 23 mins 13 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   57
Slice Logic Utilization:
  Number of Slice Registers:                82,913 out of 301,440   27%
    Number used as Flip Flops:              82,907
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     67,648 out of 150,720   44%
    Number used as logic:                   53,722 out of 150,720   35%
      Number using O6 output only:          37,863
      Number using O5 output only:           2,032
      Number using O5 and O6:               13,827
      Number used as ROM:                        0
    Number used as Memory:                  11,320 out of  58,400   19%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:        11,272
        Number using O6 output only:         8,532
        Number using O5 output only:           388
        Number using O5 and O6:              2,352
    Number used exclusively as route-thrus:  2,606
      Number with same-slice register load:  2,222
      Number with same-slice carry load:       384
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                24,277 out of  37,680   64%
  Number of LUT Flip Flop pairs used:       86,874
    Number with an unused Flip Flop:        15,278 out of  86,874   17%
    Number with an unused LUT:              19,226 out of  86,874   22%
    Number of fully used LUT-FF pairs:      52,370 out of  86,874   60%
    Number of unique control sets:           1,176
    Number of slice register sites lost
      to control set restrictions:           2,202 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                278 out of     416   66%
    Number using RAMB36E1 only:                278
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 11 out of     832    1%
    Number using RAMB18E1 only:                 11
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          328 out of     768   42%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.06

Peak Memory Usage:  1985 MB
Total REAL time to MAP completion:  24 mins 32 secs 
Total CPU time to MAP completion:   24 mins 25 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                82,913 out of 301,440   27%
    Number used as Flip Flops:              82,907
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     67,648 out of 150,720   44%
    Number used as logic:                   53,722 out of 150,720   35%
      Number using O6 output only:          37,863
      Number using O5 output only:           2,032
      Number using O5 and O6:               13,827
      Number used as ROM:                        0
    Number used as Memory:                  11,320 out of  58,400   19%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:        11,272
        Number using O6 output only:         8,532
        Number using O5 output only:           388
        Number using O5 and O6:              2,352
    Number used exclusively as route-thrus:  2,606
      Number with same-slice register load:  2,222
      Number with same-slice carry load:       384
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                24,277 out of  37,680   64%
  Number of LUT Flip Flop pairs used:       86,874
    Number with an unused Flip Flop:        15,278 out of  86,874   17%
    Number with an unused LUT:              19,226 out of  86,874   22%
    Number of fully used LUT-FF pairs:      52,370 out of  86,874   60%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                278 out of     416   66%
    Number using RAMB36E1 only:                278
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 11 out of     832    1%
    Number using RAMB18E1 only:                 11
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          328 out of     768   42%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 mins 18 secs 
Finished initial Timing Analysis.  REAL time: 2 mins 22 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[2].Chain/Chain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[1].Chain/Chain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[1].Chain/Chain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[2].Chain/Chain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[3].Chain/Chain[2].CHAIN1.LPR_TOP0/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[3].Chain/Chain[1].CHAIN2.LPR_TOP1/Comparator1/Address_Counter_Wr<13> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<63> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/seed_mem[4]_GND_16_o_wide_mux_24_OUT<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 522552 unrouted;      REAL time: 2 mins 32 secs 

Phase  2  : 340872 unrouted;      REAL time: 3 mins 8 secs 

Phase  3  : 138567 unrouted;      REAL time: 5 mins 14 secs 

Phase  4  : 138631 unrouted; (Setup:3147, Hold:21202, Component Switching Limit:0)     REAL time: 5 mins 54 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:2980, Hold:16741, Component Switching Limit:0)     REAL time: 9 mins 38 secs 

Phase  6  : 0 unrouted; (Setup:2980, Hold:16741, Component Switching Limit:0)     REAL time: 9 mins 48 secs 

Phase  7  : 0 unrouted; (Setup:2922, Hold:16741, Component Switching Limit:0)     REAL time: 15 mins 22 secs 

Phase  8  : 0 unrouted; (Setup:2922, Hold:16741, Component Switching Limit:0)     REAL time: 15 mins 22 secs 

Phase  9  : 0 unrouted; (Setup:2922, Hold:0, Component Switching Limit:0)     REAL time: 15 mins 31 secs 

Phase 10  : 0 unrouted; (Setup:2918, Hold:0, Component Switching Limit:0)     REAL time: 15 mins 59 secs 
Total REAL time to Router completion: 16 mins 
Total CPU time to Router completion: 17 mins 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   |21863 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y29| No   |  333 |  0.237     |  1.885      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y31| No   |    6 |  0.390     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y30| No   |   45 |  0.428     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|    icon_control0<0> | BUFGCTRL_X0Y2| No   |  338 |  0.443     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.008     |  1.641      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  2.619      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.357      |
+---------------------+--------------+------+------+------------+-------------+
|U_icon_pro/U0/iUPDAT |              |      |      |            |             |
|               E_OUT |         Local|      |    1 |  0.000     |  1.093      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  2.194      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.494      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_532_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.178     |  0.543      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_540_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.135     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|   icon_control0<13> |         Local|      |    4 |  0.000     |  0.347      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 2918 (Setup: 2918, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |    -0.867ns|     8.867ns|       7|        2382
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.109ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.536ns|    16.072ns|       1|         536
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.002ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     0.175ns|     7.650ns|       0|           0
   ns HIGH 50% | HOLD        |     0.021ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     3.900ns|     4.100ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.067ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     1.767ns|     8.233ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.097ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |     9.972ns|    20.028ns|       0|           0
  IGH 50% | HOLD        |     0.106ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.891ns|     2.109ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.573ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.362ns|     0.638ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.120ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | SETUP       |         N/A|     5.704ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     3.661ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.101ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     2.482ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.357ns|            0|            1|            0|     11304643|
| TS_clock_generator_0_clock_gen|     15.000ns|     16.072ns|          N/A|            1|            0|     11304643|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 124 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 16 mins 23 secs 
Total CPU time to PAR completion: 18 mins 4 secs 

Peak Memory Usage:  1994 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 8 errors found.

Number of error messages: 0
Number of warning messages: 127
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 8  Score: 2918 (Setup/Max: 2918, Hold: 0)

Constraints cover 11380582 paths, 0 nets, and 368720 connections

Design statistics:
   Minimum period:  20.028ns (Maximum frequency:  49.930MHz)
   Maximum path delay from/to any node:   8.867ns


Analysis completed Fri Jun 14 19:40:58 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 3 mins 2 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
********************************************************************************
ERROR: 2 constraints not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS0set enable_par_timing_error 0
********************************************************************************
Analyzing implementation/system.par
make: *** [implementation/system.bit] Error 1
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 19:41:59 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Fri Jun 14 19:43:42 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Fri Jun 14 19:44:35 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.filters
Done writing Tab View settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 20:09:24 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 20:09:29 2013
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_plbv46_pcie_0_wrapper INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_plbv46_pcie_0_wrapper.ngc
../system_plbv46_pcie_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/system_plbv46_pcie_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/dpram_70_512.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/fifo_71x512.ngc"...
Loading design module
"../system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_plbv46_pcie_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_plbv46_pcie_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 509.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.filters
Done writing Tab View settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Fri Jun 14 21:18:25 2013
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation 

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/U_ila_pro_0

-----------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 3 min  29 sec
Total CPU time to NGDBUILD completion:  3 min  28 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 51 secs 
Total CPU  time at the beginning of Placer: 4 mins 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ecfca987) REAL time: 5 mins 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ecfca987) REAL time: 5 mins 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9100643c) REAL time: 5 mins 34 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:9100643c) REAL time: 5 mins 34 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:8087acc7) REAL time: 6 mins 45 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:8087acc7) REAL time: 6 mins 45 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:8087acc7) REAL time: 6 mins 45 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:8087acc7) REAL time: 6 mins 46 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:8087acc7) REAL time: 6 mins 47 secs 

Phase 10.8  Global Placement
...................................
...............................................................................................................
..............................................................................................................................
...........................................................................................................................
.....................................................
Phase 10.8  Global Placement (Checksum:65692410) REAL time: 16 mins 21 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:65692410) REAL time: 16 mins 26 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:4db12fc6) REAL time: 19 mins 37 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:4db12fc6) REAL time: 19 mins 38 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:f5839b23) REAL time: 19 mins 43 secs 

Total REAL time to Placer completion: 19 mins 51 secs 
Total CPU  time to Placer completion: 19 mins 45 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   22
Slice Logic Utilization:
  Number of Slice Registers:                82,493 out of 301,440   27%
    Number used as Flip Flops:              82,487
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     67,254 out of 150,720   44%
    Number used as logic:                   53,577 out of 150,720   35%
      Number using O6 output only:          37,745
      Number using O5 output only:           2,022
      Number using O5 and O6:               13,810
      Number used as ROM:                        0
    Number used as Memory:                  11,143 out of  58,400   19%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:        11,095
        Number using O6 output only:         8,060
        Number using O5 output only:           387
        Number using O5 and O6:              2,648
    Number used exclusively as route-thrus:  2,534
      Number with same-slice register load:  2,141
      Number with same-slice carry load:       393
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                24,680 out of  37,680   65%
  Number of LUT Flip Flop pairs used:       87,445
    Number with an unused Flip Flop:        15,719 out of  87,445   17%
    Number with an unused LUT:              20,191 out of  87,445   23%
    Number of fully used LUT-FF pairs:      51,535 out of  87,445   58%
    Number of unique control sets:           1,156
    Number of slice register sites lost
      to control set restrictions:           2,215 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                216 out of     416   51%
    Number using RAMB36E1 only:                216
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 10 out of     832    1%
    Number using RAMB18E1 only:                 10
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          328 out of     768   42%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.01

Peak Memory Usage:  1959 MB
Total REAL time to MAP completion:  21 mins 
Total CPU time to MAP completion:   20 mins 54 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                82,493 out of 301,440   27%
    Number used as Flip Flops:              82,487
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     67,254 out of 150,720   44%
    Number used as logic:                   53,577 out of 150,720   35%
      Number using O6 output only:          37,745
      Number using O5 output only:           2,022
      Number using O5 and O6:               13,810
      Number used as ROM:                        0
    Number used as Memory:                  11,143 out of  58,400   19%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:        11,095
        Number using O6 output only:         8,060
        Number using O5 output only:           387
        Number using O5 and O6:              2,648
    Number used exclusively as route-thrus:  2,534
      Number with same-slice register load:  2,141
      Number with same-slice carry load:       393
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                24,680 out of  37,680   65%
  Number of LUT Flip Flop pairs used:       87,445
    Number with an unused Flip Flop:        15,719 out of  87,445   17%
    Number with an unused LUT:              20,191 out of  87,445   23%
    Number of fully used LUT-FF pairs:      51,535 out of  87,445   58%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                216 out of     416   51%
    Number using RAMB36E1 only:                216
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 10 out of     832    1%
    Number using RAMB18E1 only:                 10
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          328 out of     768   42%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 mins 14 secs 
Finished initial Timing Analysis.  REAL time: 2 mins 17 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[3].Chain/Maccum_address_counter_X_cy<17> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[1].Chain/Maccum_address_counter_X_cy<17> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[2].Chain/Maccum_address_counter_X_cy<17> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 508581 unrouted;      REAL time: 2 mins 27 secs 

Phase  2  : 334686 unrouted;      REAL time: 3 mins 3 secs 

Phase  3  : 126315 unrouted;      REAL time: 4 mins 52 secs 

Phase  4  : 126427 unrouted; (Setup:0, Hold:26674, Component Switching Limit:0)     REAL time: 5 mins 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1, Hold:23084, Component Switching Limit:0)     REAL time: 7 mins 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:23084, Component Switching Limit:0)     REAL time: 7 mins 53 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:23084, Component Switching Limit:0)     REAL time: 7 mins 53 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:23084, Component Switching Limit:0)     REAL time: 7 mins 53 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 mins 1 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 mins 29 secs 
Total REAL time to Router completion: 8 mins 29 secs 
Total CPU time to Router completion: 9 mins 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   |21887 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y29| No   |  338 |  0.281     |  1.892      |
+---------------------+--------------+------+------+------------+-------------+
|    icon_control0<0> | BUFGCTRL_X0Y2| No   |  209 |  0.350     |  2.031      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y30| No   |   48 |  0.393     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.005     |  1.662      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y31| No   |    7 |  0.387     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.755      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.347      |
+---------------------+--------------+------+------+------------+-------------+
|U_icon_pro/U0/iUPDAT |              |      |      |            |             |
|               E_OUT |         Local|      |    1 |  0.000     |  1.388      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  2.222      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.469      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_478_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.258     |  0.608      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_470_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.314     |  0.799      |
+---------------------+--------------+------+------+------------+-------------+
|   icon_control0<13> |         Local|      |    4 |  0.000     |  0.475      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.005ns|    14.995ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.007ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     0.151ns|     7.698ns|       0|           0
   ns HIGH 50% | HOLD        |     0.004ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     3.390ns|     4.610ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.024ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |     0.700ns|     7.300ns|       0|           0
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.118ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     3.515ns|     6.485ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.108ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    12.236ns|    17.764ns|       0|           0
  IGH 50% | HOLD        |     0.111ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.654ns|     2.346ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.514ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.356ns|     0.644ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.126ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | SETUP       |         N/A|     5.491ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     4.053ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     2.421ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     2.332ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.998ns|            0|            0|            0|     11209083|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.995ns|          N/A|            0|            0|     11209083|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 89 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 8 mins 52 secs 
Total CPU time to PAR completion: 9 mins 26 secs 

Peak Memory Usage:  1957 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 91
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 11281653 paths, 0 nets, and 364336 connections

Design statistics:
   Minimum period:  17.764ns (Maximum frequency:  56.294MHz)
   Maximum path delay from/to any node:   7.300ns


Analysis completed Fri Jun 14 21:55:23 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 3 mins 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Fri Jun 14 21:56:16 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[3].Chain/Ma
   ccum_address_counter_X_cy<17>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[1].Chain/Ma
   ccum_address_counter_X_cy<17>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfw
   d_n> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <riffa_0/riffa_0/TOP_CONNECTOR_I/TEST_CORE_1/core/Parallel_Chains[2].Chain/Ma
   ccum_address_counter_X_cy<17>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/comp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloo
   p[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks
   with READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_genera
   tor/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gen
   erator/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are
   different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks with
   READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.filters
Done writing Tab View settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Mon Jun 17 22:28:25 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Mon Jun 17 22:28:32 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_plbv46_pcie_0_wrapper INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_plbv46_pcie_0_wrapper.ngc
../system_plbv46_pcie_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/system_plbv46_pcie_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/dpram_70_512.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/fifo_71x512.ngc"...
Loading design module
"../system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_plbv46_pcie_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_plbv46_pcie_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 504.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation 

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pr
oc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_cl
ock_generator_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pc
ie_diff_clk_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_mb
_plb_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ce
ntral_notifier_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ri
ffa_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_central_dma_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_slv_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_mst_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_1_wrapper.ngc"...
Applying constraints in
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ncf" to module "plbv46_pcie_0"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "plbv46_pcie_0/*core_clk"    PERIOD = 4 ns;>
   [/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system
   _plbv46_pcie_0_wrapper.ncf(22)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  47

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  38 sec
Total CPU time to NGDBUILD completion:  2 min  37 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 1 secs 
Total CPU  time at the beginning of Placer: 3 mins 59 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e20c686c) REAL time: 4 mins 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e20c686c) REAL time: 4 mins 40 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fd5fd20e) REAL time: 4 mins 40 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:fd5fd20e) REAL time: 4 mins 40 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:930ca22e) REAL time: 5 mins 46 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:930ca22e) REAL time: 5 mins 46 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:930ca22e) REAL time: 5 mins 46 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:930ca22e) REAL time: 5 mins 46 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:930ca22e) REAL time: 5 mins 48 secs 

Phase 10.8  Global Placement
.....................................
................................................................................................................
........................................................................................................................................
........................................................................................................................
...............................................................................
Phase 10.8  Global Placement (Checksum:3548cf33) REAL time: 15 mins 13 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3548cf33) REAL time: 15 mins 18 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:3589c6bc) REAL time: 19 mins 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:3589c6bc) REAL time: 19 mins 2 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:2ca56206) REAL time: 19 mins 6 secs 

Total REAL time to Placer completion: 19 mins 13 secs 
Total CPU  time to Placer completion: 19 mins 8 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                77,095 out of 301,440   25%
    Number used as Flip Flops:              77,088
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                     62,809 out of 150,720   41%
    Number used as logic:                   51,133 out of 150,720   33%
      Number using O6 output only:          35,897
      Number using O5 output only:           2,159
      Number using O5 and O6:               13,077
      Number used as ROM:                        0
    Number used as Memory:                   9,563 out of  58,400   16%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         9,515
        Number using O6 output only:         7,030
        Number using O5 output only:           324
        Number using O5 and O6:              2,161
    Number used exclusively as route-thrus:  2,113
      Number with same-slice register load:  1,994
      Number with same-slice carry load:       119
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                22,986 out of  37,680   61%
  Number of LUT Flip Flop pairs used:       82,072
    Number with an unused Flip Flop:        14,787 out of  82,072   18%
    Number with an unused LUT:              19,263 out of  82,072   23%
    Number of fully used LUT-FF pairs:      48,022 out of  82,072   58%
    Number of unique control sets:           1,096
    Number of slice register sites lost
      to control set restrictions:           1,890 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                138 out of     416   33%
    Number using RAMB36E1 only:                138
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  9 out of     832    1%
    Number using RAMB18E1 only:                  9
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          301 out of     768   39%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.02

Peak Memory Usage:  1819 MB
Total REAL time to MAP completion:  20 mins 14 secs 
Total CPU time to MAP completion:   20 mins 8 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                77,095 out of 301,440   25%
    Number used as Flip Flops:              77,088
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                     62,809 out of 150,720   41%
    Number used as logic:                   51,133 out of 150,720   33%
      Number using O6 output only:          35,897
      Number using O5 output only:           2,159
      Number using O5 and O6:               13,077
      Number used as ROM:                        0
    Number used as Memory:                   9,563 out of  58,400   16%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         9,515
        Number using O6 output only:         7,030
        Number using O5 output only:           324
        Number using O5 and O6:              2,161
    Number used exclusively as route-thrus:  2,113
      Number with same-slice register load:  1,994
      Number with same-slice carry load:       119
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                22,986 out of  37,680   61%
  Number of LUT Flip Flop pairs used:       82,072
    Number with an unused Flip Flop:        14,787 out of  82,072   18%
    Number with an unused LUT:              19,263 out of  82,072   23%
    Number of fully used LUT-FF pairs:      48,022 out of  82,072   58%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                138 out of     416   33%
    Number using RAMB36E1 only:                138
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  9 out of     832    1%
    Number using RAMB18E1 only:                  9
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          301 out of     768   39%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 46 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 50 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 462783 unrouted;      REAL time: 1 mins 59 secs 

Phase  2  : 310837 unrouted;      REAL time: 2 mins 33 secs 

Phase  3  : 119879 unrouted;      REAL time: 4 mins 11 secs 

Phase  4  : 119879 unrouted; (Setup:0, Hold:27769, Component Switching Limit:0)     REAL time: 4 mins 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:24305, Component Switching Limit:0)     REAL time: 6 mins 22 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:24305, Component Switching Limit:0)     REAL time: 6 mins 22 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:24305, Component Switching Limit:0)     REAL time: 6 mins 22 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:24305, Component Switching Limit:0)     REAL time: 6 mins 22 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 30 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 56 secs 
Total REAL time to Router completion: 6 mins 56 secs 
Total CPU time to Router completion: 7 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   |20384 |  0.467     |  2.047      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y29| No   |  332 |  0.158     |  1.787      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y30| No   |   49 |  0.395     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.006     |  1.775      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y31| No   |    7 |  0.398     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.354      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_332_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.116     |  0.475      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_340_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.415     |  0.769      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.359      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  2.325      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  2.277      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.018ns|    14.982ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.002ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     4.185ns|     3.815ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.075ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     0.587ns|     6.826ns|       0|           0
   ns HIGH 50% | HOLD        |     0.021ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |     1.279ns|     6.721ns|       0|           0
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.105ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     2.890ns|     7.110ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.136ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.994ns|            0|            0|            0|     10562286|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.982ns|          N/A|            0|            0|     10562286|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 86 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 7 mins 17 secs 
Total CPU time to PAR completion: 7 mins 39 secs 

Peak Memory Usage:  1762 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 88
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 10627456 paths, 0 nets, and 340921 connections

Design statistics:
   Minimum period:  14.982ns (Maximum frequency:  66.747MHz)
   Maximum path delay from/to any node:   7.110ns


Analysis completed Mon Jun 17 23:12:59 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 2 mins 24 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Mon Jun 17 23:13:39 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfw
   d_n> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/comp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloo
   p[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks
   with READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_genera
   tor/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gen
   erator/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are
   different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks with
   READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.filters
Done writing Tab View settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 17:56:31 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:util_ds_buf INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Copying cache implementation netlist
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying cache implementation netlist
IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Copying cache implementation netlist
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Copying cache implementation netlist
IPNAME:simpbus_slv_plbv46_adapter INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Copying cache implementation netlist
IPNAME:simpbus_mst_plbv46_adapter INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Copying cache implementation netlist
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Trying to terminate Process...
make: *** Deleting file `implementation/system.bmm'
make: *** [implementation/system.bmm] Terminated
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 17:56:44 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 17:56:46 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_plbv46_pcie_0_wrapper INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_plbv46_pcie_0_wrapper.ngc
../system_plbv46_pcie_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/system_plbv46_pcie_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/dpram_70_512.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/fifo_71x512.ngc"...
Loading design module
"../system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_plbv46_pcie_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_plbv46_pcie_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 492.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation 

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pr
oc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_cl
ock_generator_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pc
ie_diff_clk_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_mb
_plb_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ce
ntral_notifier_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ri
ffa_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_central_dma_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_slv_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_mst_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_1_wrapper.ngc"...
Applying constraints in
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ncf" to module "plbv46_pcie_0"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "plbv46_pcie_0/*core_clk"    PERIOD = 4 ns;>
   [/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system
   _plbv46_pcie_0_wrapper.ncf(22)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  47

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  52 sec
Total CPU time to NGDBUILD completion:  1 min  51 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 55 secs 
Total CPU  time at the beginning of Placer: 2 mins 53 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:caa624cd) REAL time: 3 mins 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:caa624cd) REAL time: 3 mins 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fa532f45) REAL time: 3 mins 29 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:fa532f45) REAL time: 3 mins 29 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:5f98e79e) REAL time: 4 mins 17 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:5f98e79e) REAL time: 4 mins 17 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:5f98e79e) REAL time: 4 mins 17 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:5f98e79e) REAL time: 4 mins 18 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:5f98e79e) REAL time: 4 mins 19 secs 

Phase 10.8  Global Placement
....................................
........................................................................................................................
.............................................................................................................................................................
............................................................................................................................................................
...........................................................
Phase 10.8  Global Placement (Checksum:92a95ef9) REAL time: 12 mins 15 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:92a95ef9) REAL time: 12 mins 19 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:2cf65f40) REAL time: 14 mins 44 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:2cf65f40) REAL time: 14 mins 46 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:1a27aef8) REAL time: 14 mins 48 secs 

Total REAL time to Placer completion: 14 mins 54 secs 
Total CPU  time to Placer completion: 14 mins 48 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                57,046 out of 301,440   18%
    Number used as Flip Flops:              57,041
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     44,269 out of 150,720   29%
    Number used as logic:                   37,145 out of 150,720   24%
      Number using O6 output only:          27,232
      Number using O5 output only:           1,361
      Number using O5 and O6:                8,552
      Number used as ROM:                        0
    Number used as Memory:                   5,813 out of  58,400    9%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         5,765
        Number using O6 output only:         4,274
        Number using O5 output only:           194
        Number using O5 and O6:              1,297
    Number used exclusively as route-thrus:  1,311
      Number with same-slice register load:  1,232
      Number with same-slice carry load:        79
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                17,876 out of  37,680   47%
  Number of LUT Flip Flop pairs used:       62,335
    Number with an unused Flip Flop:        11,236 out of  62,335   18%
    Number with an unused LUT:              18,066 out of  62,335   28%
    Number of fully used LUT-FF pairs:      33,033 out of  62,335   52%
    Number of unique control sets:           1,072
    Number of slice register sites lost
      to control set restrictions:           1,807 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                100 out of     416   24%
    Number using RAMB36E1 only:                100
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  7 out of     832    1%
    Number using RAMB18E1 only:                  7
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          181 out of     768   23%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.20

Peak Memory Usage:  1453 MB
Total REAL time to MAP completion:  15 mins 36 secs 
Total CPU time to MAP completion:   15 mins 31 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                57,046 out of 301,440   18%
    Number used as Flip Flops:              57,041
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     44,269 out of 150,720   29%
    Number used as logic:                   37,145 out of 150,720   24%
      Number using O6 output only:          27,232
      Number using O5 output only:           1,361
      Number using O5 and O6:                8,552
      Number used as ROM:                        0
    Number used as Memory:                   5,813 out of  58,400    9%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         5,765
        Number using O6 output only:         4,274
        Number using O5 output only:           194
        Number using O5 and O6:              1,297
    Number used exclusively as route-thrus:  1,311
      Number with same-slice register load:  1,232
      Number with same-slice carry load:        79
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                17,876 out of  37,680   47%
  Number of LUT Flip Flop pairs used:       62,335
    Number with an unused Flip Flop:        11,236 out of  62,335   18%
    Number with an unused LUT:              18,066 out of  62,335   28%
    Number of fully used LUT-FF pairs:      33,033 out of  62,335   52%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                100 out of     416   24%
    Number using RAMB36E1 only:                100
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  7 out of     832    1%
    Number using RAMB18E1 only:                  7
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          181 out of     768   23%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 17 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 20 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 336517 unrouted;      REAL time: 1 mins 28 secs 

Phase  2  : 236970 unrouted;      REAL time: 1 mins 53 secs 

Phase  3  : 89455 unrouted;      REAL time: 3 mins 15 secs 

Phase  4  : 89455 unrouted; (Setup:0, Hold:14881, Component Switching Limit:0)     REAL time: 3 mins 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:12830, Component Switching Limit:0)     REAL time: 4 mins 51 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:12830, Component Switching Limit:0)     REAL time: 4 mins 51 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:12830, Component Switching Limit:0)     REAL time: 4 mins 51 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:12830, Component Switching Limit:0)     REAL time: 4 mins 51 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 57 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 15 secs 
Total REAL time to Router completion: 5 mins 15 secs 
Total CPU time to Router completion: 5 mins 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   |15273 |  0.467     |  2.047      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y29| No   |  339 |  0.165     |  1.777      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y30| No   |   51 |  0.395     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y31| No   |    7 |  0.394     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.115     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_204_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.141     |  0.632      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.365      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.493      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_212_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.201     |  0.566      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  2.190      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  2.163      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.019ns|    14.981ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.006ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     4.064ns|     3.936ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.028ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     0.970ns|     6.494ns|       0|           0
   ns HIGH 50% | HOLD        |     0.016ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |     1.629ns|     6.371ns|       0|           0
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.102ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     2.793ns|     7.207ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.118ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.994ns|            0|            0|            0|      7044490|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.981ns|          N/A|            0|            0|      7044490|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 86 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 32 secs 
Total CPU time to PAR completion: 5 mins 49 secs 

Peak Memory Usage:  1437 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 88
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 7109660 paths, 0 nets, and 258316 connections

Design statistics:
   Minimum period:  14.981ns (Maximum frequency:  66.751MHz)
   Maximum path delay from/to any node:   7.207ns


Analysis completed Tue Jun 18 18:32:19 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 45 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Tue Jun 18 18:32:50 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfw
   d_n> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/comp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloo
   p[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks
   with READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_genera
   tor/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gen
   erator/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are
   different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks with
   READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 19:24:43 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:util_ds_buf INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Copying cache implementation netlist
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying cache implementation netlist
IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Copying cache implementation netlist
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Copying cache implementation netlist
IPNAME:simpbus_slv_plbv46_adapter INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Copying cache implementation netlist
IPNAME:simpbus_mst_plbv46_adapter INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Copying cache implementation netlist
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 186.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pr
oc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_cl
ock_generator_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pc
ie_diff_clk_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_mb
_plb_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ce
ntral_notifier_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ri
ffa_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_central_dma_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_slv_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_mst_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_1_wrapper.ngc"...
Applying constraints in
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ncf" to module "plbv46_pcie_0"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "plbv46_pcie_0/*core_clk"    PERIOD = 4 ns;>
   [/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system
   _plbv46_pcie_0_wrapper.ncf(22)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  47

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  2 sec
Total CPU time to NGDBUILD completion:  1 min  1 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 1 secs 
Total CPU  time at the beginning of Placer: 1 mins 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:32dc2b0d) REAL time: 1 mins 13 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:32dc2b0d) REAL time: 1 mins 14 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:163306e9) REAL time: 1 mins 14 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:163306e9) REAL time: 1 mins 14 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:cef46052) REAL time: 1 mins 27 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:cef46052) REAL time: 1 mins 27 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:cef46052) REAL time: 1 mins 27 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:cef46052) REAL time: 1 mins 27 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:cef46052) REAL time: 1 mins 28 secs 

Phase 10.8  Global Placement
.............................................................................................................
............................................................................................................................................................................................................
............................................................................................................
...............................
Phase 10.8  Global Placement (Checksum:2e172af3) REAL time: 2 mins 1 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2e172af3) REAL time: 2 mins 2 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:9653dd55) REAL time: 2 mins 28 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:9653dd55) REAL time: 2 mins 28 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:1a48ff3c) REAL time: 2 mins 29 secs 

Total REAL time to Placer completion: 2 mins 30 secs 
Total CPU  time to Placer completion: 2 mins 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 6,503 out of 301,440    2%
    Number used as Flip Flops:               6,501
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      8,943 out of 150,720    5%
    Number used as logic:                    8,557 out of 150,720    5%
      Number using O6 output only:           6,458
      Number using O5 output only:             151
      Number using O5 and O6:                1,948
      Number used as ROM:                        0
    Number used as Memory:                     181 out of  58,400    1%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:           133
        Number using O6 output only:           133
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    205
      Number with same-slice register load:    191
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,368 out of  37,680    8%
  Number of LUT Flip Flop pairs used:       10,087
    Number with an unused Flip Flop:         4,292 out of  10,087   42%
    Number with an unused LUT:               1,144 out of  10,087   11%
    Number of fully used LUT-FF pairs:       4,651 out of  10,087   46%
    Number of unique control sets:             397
    Number of slice register sites lost
      to control set restrictions:           1,652 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 45 out of     416   10%
    Number using RAMB36E1 only:                 45
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  4 out of     832    1%
    Number using RAMB18E1 only:                  4
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            1 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                4.29

Peak Memory Usage:  628 MB
Total REAL time to MAP completion:  2 mins 37 secs 
Total CPU time to MAP completion:   2 mins 35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,503 out of 301,440    2%
    Number used as Flip Flops:               6,501
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      8,943 out of 150,720    5%
    Number used as logic:                    8,557 out of 150,720    5%
      Number using O6 output only:           6,458
      Number using O5 output only:             151
      Number using O5 and O6:                1,948
      Number used as ROM:                        0
    Number used as Memory:                     181 out of  58,400    1%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:           133
        Number using O6 output only:           133
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    205
      Number with same-slice register load:    191
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,368 out of  37,680    8%
  Number of LUT Flip Flop pairs used:       10,087
    Number with an unused Flip Flop:         4,292 out of  10,087   42%
    Number with an unused LUT:               1,144 out of  10,087   11%
    Number of fully used LUT-FF pairs:       4,651 out of  10,087   46%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 45 out of     416   10%
    Number using RAMB36E1 only:                 45
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  4 out of     832    1%
    Number using RAMB18E1 only:                  4
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            1 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 21 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 65100 unrouted;      REAL time: 25 secs 

Phase  2  : 55400 unrouted;      REAL time: 31 secs 

Phase  3  : 19582 unrouted;      REAL time: 48 secs 

Phase  4  : 19582 unrouted; (Setup:0, Hold:7417, Component Switching Limit:0)     REAL time: 56 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6906, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6906, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6906, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6906, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 14 secs 
Total REAL time to Router completion: 1 mins 14 secs 
Total CPU time to Router completion: 1 mins 16 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   | 2040 |  0.444     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y31| No   |  335 |  0.175     |  1.780      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y29| No   |   47 |  0.395     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y30| No   |    8 |  0.392     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.021     |  1.627      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_20_ML_NEW |              |      |      |            |             |
|                _CLK |         Local|      |    3 |  0.295     |  0.531      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  1.816      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_12_ML_NEW |              |      |      |            |             |
|                _CLK |         Local|      |    3 |  0.000     |  0.351      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.868      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.484      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     4.185ns|     3.815ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.021ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     0.874ns|     6.338ns|       0|           0
   ns HIGH 50% | HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |     1.852ns|     6.148ns|       0|           0
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.119ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     2.653ns|     7.347ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.119ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.973ns|    11.027ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.017ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      3.676ns|            0|            0|            0|      1151184|
| TS_clock_generator_0_clock_gen|     15.000ns|     11.027ns|          N/A|            0|            0|      1151184|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 109 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 19 secs 
Total CPU time to PAR completion: 1 mins 22 secs 

Peak Memory Usage:  662 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 111
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1216354 paths, 0 nets, and 51989 connections

Design statistics:
   Minimum period:  11.027ns (Maximum frequency:  90.687MHz)
   Maximum path delay from/to any node:   7.347ns


Analysis completed Tue Jun 18 19:34:31 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 24 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Tue Jun 18 19:34:43 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfw
   d_n> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/comp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloo
   p[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks
   with READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_genera
   tor/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gen
   erator/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are
   different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks with
   READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 19:39:06 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 19:39:08 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_plbv46_pcie_0_wrapper INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_plbv46_pcie_0_wrapper.ngc
../system_plbv46_pcie_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/system_plbv46_pcie_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/dpram_70_512.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/fifo_71x512.ngc"...
Loading design module
"../system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_plbv46_pcie_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_plbv46_pcie_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 455.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation 

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pr
oc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_cl
ock_generator_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pc
ie_diff_clk_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_mb
_plb_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ce
ntral_notifier_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ri
ffa_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_central_dma_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_slv_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_mst_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_1_wrapper.ngc"...
Applying constraints in
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ncf" to module "plbv46_pcie_0"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "plbv46_pcie_0/*core_clk"    PERIOD = 4 ns;>
   [/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system
   _plbv46_pcie_0_wrapper.ncf(22)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  47

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  29 sec
Total CPU time to NGDBUILD completion:  1 min  28 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 19 secs 
Total CPU  time at the beginning of Placer: 2 mins 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:24ea777) REAL time: 2 mins 44 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:24ea777) REAL time: 2 mins 49 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:44431bd8) REAL time: 2 mins 49 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:44431bd8) REAL time: 2 mins 49 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:f6e8093) REAL time: 3 mins 30 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:f6e8093) REAL time: 3 mins 30 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:f6e8093) REAL time: 3 mins 30 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:f6e8093) REAL time: 3 mins 31 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:f6e8093) REAL time: 3 mins 32 secs 

Phase 10.8  Global Placement
......................................
.........................................................................................................................................................
..........................................................................................................................................................................
...........................................................................................................................................................
............................................
Phase 10.8  Global Placement (Checksum:b179aecf) REAL time: 10 mins 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b179aecf) REAL time: 10 mins 22 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:b3511b18) REAL time: 12 mins 53 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:b3511b18) REAL time: 12 mins 54 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:fb73915f) REAL time: 12 mins 56 secs 

Total REAL time to Placer completion: 13 mins 1 secs 
Total CPU  time to Placer completion: 12 mins 58 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                47,048 out of 301,440   15%
    Number used as Flip Flops:              47,044
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                     35,087 out of 150,720   23%
    Number used as logic:                   30,096 out of 150,720   19%
      Number using O6 output only:          22,682
      Number using O5 output only:             985
      Number using O5 and O6:                6,429
      Number used as ROM:                        0
    Number used as Memory:                   3,938 out of  58,400    6%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,890
        Number using O6 output only:         2,896
        Number using O5 output only:           129
        Number using O5 and O6:                865
    Number used exclusively as route-thrus:  1,053
      Number with same-slice register load:    993
      Number with same-slice carry load:        60
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                14,986 out of  37,680   39%
  Number of LUT Flip Flop pairs used:       52,271
    Number with an unused Flip Flop:         9,458 out of  52,271   18%
    Number with an unused LUT:              17,184 out of  52,271   32%
    Number of fully used LUT-FF pairs:      25,629 out of  52,271   49%
    Number of unique control sets:           1,064
    Number of slice register sites lost
      to control set restrictions:           1,783 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 81 out of     416   19%
    Number using RAMB36E1 only:                 81
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  6 out of     832    1%
    Number using RAMB18E1 only:                  6
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          121 out of     768   15%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.34

Peak Memory Usage:  1283 MB
Total REAL time to MAP completion:  13 mins 35 secs 
Total CPU time to MAP completion:   13 mins 32 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                47,048 out of 301,440   15%
    Number used as Flip Flops:              47,044
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                     35,087 out of 150,720   23%
    Number used as logic:                   30,096 out of 150,720   19%
      Number using O6 output only:          22,682
      Number using O5 output only:             985
      Number using O5 and O6:                6,429
      Number used as ROM:                        0
    Number used as Memory:                   3,938 out of  58,400    6%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,890
        Number using O6 output only:         2,896
        Number using O5 output only:           129
        Number using O5 and O6:                865
    Number used exclusively as route-thrus:  1,053
      Number with same-slice register load:    993
      Number with same-slice carry load:        60
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                14,986 out of  37,680   39%
  Number of LUT Flip Flop pairs used:       52,271
    Number with an unused Flip Flop:         9,458 out of  52,271   18%
    Number with an unused LUT:              17,184 out of  52,271   32%
    Number of fully used LUT-FF pairs:      25,629 out of  52,271   49%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 81 out of     416   19%
    Number using RAMB36E1 only:                 81
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  6 out of     832    1%
    Number using RAMB18E1 only:                  6
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          121 out of     768   15%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 2 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 4 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 272533 unrouted;      REAL time: 1 mins 11 secs 

Phase  2  : 199505 unrouted;      REAL time: 1 mins 32 secs 

Phase  3  : 73851 unrouted;      REAL time: 2 mins 42 secs 

Phase  4  : 73851 unrouted; (Setup:0, Hold:20355, Component Switching Limit:0)     REAL time: 2 mins 52 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:18694, Component Switching Limit:0)     REAL time: 4 mins 

Phase  6  : 0 unrouted; (Setup:0, Hold:18694, Component Switching Limit:0)     REAL time: 4 mins 

Phase  7  : 0 unrouted; (Setup:0, Hold:18694, Component Switching Limit:0)     REAL time: 4 mins 

Phase  8  : 0 unrouted; (Setup:0, Hold:18694, Component Switching Limit:0)     REAL time: 4 mins 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 5 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 20 secs 
Total REAL time to Router completion: 4 mins 20 secs 
Total CPU time to Router completion: 4 mins 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   |12582 |  0.465     |  2.047      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y29| No   |  338 |  0.201     |  1.805      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y30| No   |   52 |  0.395     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y31| No   |    7 |  0.396     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.005     |  1.767      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_140_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.013     |  0.469      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  2.156      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_148_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.460     |  0.818      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.494      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.562      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.299ns|    14.701ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.011ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     4.066ns|     3.934ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.043ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     0.711ns|     6.612ns|       0|           0
   ns HIGH 50% | HOLD        |     0.015ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |     2.055ns|     5.945ns|       0|           0
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.116ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     2.641ns|     7.359ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.127ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.900ns|            0|            0|            0|      5207320|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.701ns|          N/A|            0|            0|      5207320|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 86 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 33 secs 
Total CPU time to PAR completion: 4 mins 48 secs 

Peak Memory Usage:  1261 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 88
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 5272490 paths, 0 nets, and 216052 connections

Design statistics:
   Minimum period:  14.701ns (Maximum frequency:  68.023MHz)
   Maximum path delay from/to any node:   7.359ns


Analysis completed Tue Jun 18 20:09:43 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 24 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Tue Jun 18 20:10:08 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfw
   d_n> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/comp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloo
   p[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks
   with READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_genera
   tor/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gen
   erator/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are
   different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks with
   READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 20:19:46 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 20:19:58 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_plbv46_pcie_0_wrapper INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_plbv46_pcie_0_wrapper.ngc
../system_plbv46_pcie_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/system_plbv46_pcie_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/dpram_70_512.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/fifo_71x512.ngc"...
Loading design module
"../system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_plbv46_pcie_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_plbv46_pcie_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 496.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation 

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pr
oc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_cl
ock_generator_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pc
ie_diff_clk_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_mb
_plb_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ce
ntral_notifier_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ri
ffa_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_central_dma_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_slv_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_mst_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_1_wrapper.ngc"...
Applying constraints in
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ncf" to module "plbv46_pcie_0"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "plbv46_pcie_0/*core_clk"    PERIOD = 4 ns;>
   [/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system
   _plbv46_pcie_0_wrapper.ncf(22)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  47

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  15 sec
Total CPU time to NGDBUILD completion:  2 min  14 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 29 secs 
Total CPU  time at the beginning of Placer: 3 mins 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9ddfa8da) REAL time: 3 mins 59 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9ddfa8da) REAL time: 4 mins 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:81cd870b) REAL time: 4 mins 6 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:81cd870b) REAL time: 4 mins 6 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:acd4d4d2) REAL time: 5 mins 1 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:acd4d4d2) REAL time: 5 mins 1 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:acd4d4d2) REAL time: 5 mins 1 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:acd4d4d2) REAL time: 5 mins 2 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:acd4d4d2) REAL time: 5 mins 3 secs 

Phase 10.8  Global Placement
...................................
.........................................................................................................................
..............................................................................................................................
......................................................................................................................................
.......................................................................................
Phase 10.8  Global Placement (Checksum:27086726) REAL time: 13 mins 2 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:27086726) REAL time: 13 mins 7 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:e78446e0) REAL time: 15 mins 45 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:e78446e0) REAL time: 15 mins 47 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:4d0db17b) REAL time: 15 mins 50 secs 

Total REAL time to Placer completion: 15 mins 56 secs 
Total CPU  time to Placer completion: 15 mins 53 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                67,044 out of 301,440   22%
    Number used as Flip Flops:              67,038
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     53,448 out of 150,720   35%
    Number used as logic:                   44,039 out of 150,720   29%
      Number using O6 output only:          31,355
      Number using O5 output only:           1,739
      Number using O5 and O6:               10,945
      Number used as ROM:                        0
    Number used as Memory:                   7,685 out of  58,400   13%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         7,637
        Number using O6 output only:         5,644
        Number using O5 output only:           261
        Number using O5 and O6:              1,732
    Number used exclusively as route-thrus:  1,724
      Number with same-slice register load:  1,627
      Number with same-slice carry load:        97
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                20,357 out of  37,680   54%
  Number of LUT Flip Flop pairs used:       72,062
    Number with an unused Flip Flop:        12,917 out of  72,062   17%
    Number with an unused LUT:              18,614 out of  72,062   25%
    Number of fully used LUT-FF pairs:      40,531 out of  72,062   56%
    Number of unique control sets:           1,078
    Number of slice register sites lost
      to control set restrictions:           1,815 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                119 out of     416   28%
    Number using RAMB36E1 only:                119
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     832    1%
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          241 out of     768   31%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.09

Peak Memory Usage:  1617 MB
Total REAL time to MAP completion:  16 mins 48 secs 
Total CPU time to MAP completion:   16 mins 45 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                67,044 out of 301,440   22%
    Number used as Flip Flops:              67,038
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     53,448 out of 150,720   35%
    Number used as logic:                   44,039 out of 150,720   29%
      Number using O6 output only:          31,355
      Number using O5 output only:           1,739
      Number using O5 and O6:               10,945
      Number used as ROM:                        0
    Number used as Memory:                   7,685 out of  58,400   13%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         7,637
        Number using O6 output only:         5,644
        Number using O5 output only:           261
        Number using O5 and O6:              1,732
    Number used exclusively as route-thrus:  1,724
      Number with same-slice register load:  1,627
      Number with same-slice carry load:        97
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                20,357 out of  37,680   54%
  Number of LUT Flip Flop pairs used:       72,062
    Number with an unused Flip Flop:        12,917 out of  72,062   17%
    Number with an unused LUT:              18,614 out of  72,062   25%
    Number of fully used LUT-FF pairs:      40,531 out of  72,062   56%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                119 out of     416   28%
    Number using RAMB36E1 only:                119
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     832    1%
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          241 out of     768   31%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 32 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 35 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 399093 unrouted;      REAL time: 1 mins 44 secs 

Phase  2  : 272882 unrouted;      REAL time: 2 mins 14 secs 

Phase  3  : 104470 unrouted;      REAL time: 3 mins 45 secs 

Phase  4  : 104502 unrouted; (Setup:0, Hold:19320, Component Switching Limit:0)     REAL time: 4 mins 7 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:16407, Component Switching Limit:0)     REAL time: 5 mins 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:16407, Component Switching Limit:0)     REAL time: 5 mins 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:16407, Component Switching Limit:0)     REAL time: 5 mins 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:16407, Component Switching Limit:0)     REAL time: 5 mins 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 53 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 15 secs 
Total REAL time to Router completion: 6 mins 15 secs 
Total CPU time to Router completion: 6 mins 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   |17747 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y29| No   |  334 |  0.169     |  1.787      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y30| No   |   52 |  0.393     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y31| No   |    8 |  0.396     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.011     |  1.648      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_276_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.334     |  0.704      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  2.065      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_268_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.000     |  0.241      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.898      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.486      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.472      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.009ns|    14.991ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.004ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     4.029ns|     3.971ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.067ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     1.038ns|     6.962ns|       0|           0
   ns HIGH 50% | HOLD        |     0.015ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |     1.847ns|     6.153ns|       0|           0
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.124ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     3.218ns|     6.782ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.117ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.997ns|            0|            0|            0|      8762002|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.991ns|          N/A|            0|            0|      8762002|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 86 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 6 mins 33 secs 
Total CPU time to PAR completion: 6 mins 58 secs 

Peak Memory Usage:  1619 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 88
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 8827172 paths, 0 nets, and 298847 connections

Design statistics:
   Minimum period:  14.991ns (Maximum frequency:  66.707MHz)
   Maximum path delay from/to any node:   6.782ns


Analysis completed Tue Jun 18 20:58:59 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 2 mins 4 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Tue Jun 18 20:59:34 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfw
   d_n> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/comp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloo
   p[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks
   with READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_genera
   tor/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gen
   erator/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are
   different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks with
   READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 21:08:23 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 21:08:26 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_plbv46_pcie_0_wrapper INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_plbv46_pcie_0_wrapper.ngc
../system_plbv46_pcie_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/system_plbv46_pcie_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/dpram_70_512.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/fifo_71x512.ngc"...
Loading design module
"../system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_plbv46_pcie_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_plbv46_pcie_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 503.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation 

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pr
oc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_cl
ock_generator_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pc
ie_diff_clk_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_mb
_plb_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ce
ntral_notifier_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ri
ffa_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_central_dma_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_slv_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_mst_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_1_wrapper.ngc"...
Applying constraints in
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ncf" to module "plbv46_pcie_0"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "plbv46_pcie_0/*core_clk"    PERIOD = 4 ns;>
   [/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system
   _plbv46_pcie_0_wrapper.ncf(22)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  47

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  16 sec
Total CPU time to NGDBUILD completion:  2 min  15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 30 secs 
Total CPU  time at the beginning of Placer: 3 mins 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9ddfa8da) REAL time: 4 mins 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9ddfa8da) REAL time: 4 mins 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:81cd870b) REAL time: 4 mins 6 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:81cd870b) REAL time: 4 mins 6 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:acd4d4d2) REAL time: 5 mins 2 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:acd4d4d2) REAL time: 5 mins 2 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:acd4d4d2) REAL time: 5 mins 2 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:acd4d4d2) REAL time: 5 mins 2 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:acd4d4d2) REAL time: 5 mins 4 secs 

Phase 10.8  Global Placement
...................................
.........................................................................................................................
..............................................................................................................................
......................................................................................................................................
.......................................................................................
Phase 10.8  Global Placement (Checksum:27086726) REAL time: 13 mins 1 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:27086726) REAL time: 13 mins 6 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:e78446e0) REAL time: 15 mins 44 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:e78446e0) REAL time: 15 mins 45 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:4d0db17b) REAL time: 15 mins 49 secs 

Total REAL time to Placer completion: 15 mins 55 secs 
Total CPU  time to Placer completion: 15 mins 52 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                67,044 out of 301,440   22%
    Number used as Flip Flops:              67,038
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     53,448 out of 150,720   35%
    Number used as logic:                   44,039 out of 150,720   29%
      Number using O6 output only:          31,355
      Number using O5 output only:           1,739
      Number using O5 and O6:               10,945
      Number used as ROM:                        0
    Number used as Memory:                   7,685 out of  58,400   13%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         7,637
        Number using O6 output only:         5,644
        Number using O5 output only:           261
        Number using O5 and O6:              1,732
    Number used exclusively as route-thrus:  1,724
      Number with same-slice register load:  1,627
      Number with same-slice carry load:        97
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                20,357 out of  37,680   54%
  Number of LUT Flip Flop pairs used:       72,062
    Number with an unused Flip Flop:        12,917 out of  72,062   17%
    Number with an unused LUT:              18,614 out of  72,062   25%
    Number of fully used LUT-FF pairs:      40,531 out of  72,062   56%
    Number of unique control sets:           1,078
    Number of slice register sites lost
      to control set restrictions:           1,815 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                119 out of     416   28%
    Number using RAMB36E1 only:                119
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     832    1%
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          241 out of     768   31%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.09

Peak Memory Usage:  1615 MB
Total REAL time to MAP completion:  16 mins 47 secs 
Total CPU time to MAP completion:   16 mins 43 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                67,044 out of 301,440   22%
    Number used as Flip Flops:              67,038
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     53,448 out of 150,720   35%
    Number used as logic:                   44,039 out of 150,720   29%
      Number using O6 output only:          31,355
      Number using O5 output only:           1,739
      Number using O5 and O6:               10,945
      Number used as ROM:                        0
    Number used as Memory:                   7,685 out of  58,400   13%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         7,637
        Number using O6 output only:         5,644
        Number using O5 output only:           261
        Number using O5 and O6:              1,732
    Number used exclusively as route-thrus:  1,724
      Number with same-slice register load:  1,627
      Number with same-slice carry load:        97
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                20,357 out of  37,680   54%
  Number of LUT Flip Flop pairs used:       72,062
    Number with an unused Flip Flop:        12,917 out of  72,062   17%
    Number with an unused LUT:              18,614 out of  72,062   25%
    Number of fully used LUT-FF pairs:      40,531 out of  72,062   56%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                119 out of     416   28%
    Number using RAMB36E1 only:                119
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     832    1%
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          241 out of     768   31%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 32 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 35 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 399093 unrouted;      REAL time: 1 mins 44 secs 

Phase  2  : 272882 unrouted;      REAL time: 2 mins 14 secs 

Phase  3  : 104470 unrouted;      REAL time: 3 mins 45 secs 

Phase  4  : 104502 unrouted; (Setup:0, Hold:19320, Component Switching Limit:0)     REAL time: 4 mins 7 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:16407, Component Switching Limit:0)     REAL time: 5 mins 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:16407, Component Switching Limit:0)     REAL time: 5 mins 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:16407, Component Switching Limit:0)     REAL time: 5 mins 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:16407, Component Switching Limit:0)     REAL time: 5 mins 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 53 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 15 secs 
Total REAL time to Router completion: 6 mins 15 secs 
Total CPU time to Router completion: 6 mins 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   |17747 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y29| No   |  334 |  0.169     |  1.787      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y30| No   |   52 |  0.393     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y31| No   |    8 |  0.396     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.011     |  1.648      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_276_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.334     |  0.704      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  2.065      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_268_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.000     |  0.241      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.898      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.486      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.472      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.009ns|    14.991ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.004ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     4.029ns|     3.971ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.067ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     1.038ns|     6.962ns|       0|           0
   ns HIGH 50% | HOLD        |     0.015ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |     1.847ns|     6.153ns|       0|           0
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.124ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     3.218ns|     6.782ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.117ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.997ns|            0|            0|            0|      8762002|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.991ns|          N/A|            0|            0|      8762002|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 86 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 6 mins 34 secs 
Total CPU time to PAR completion: 6 mins 58 secs 

Peak Memory Usage:  1618 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 88
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 8827172 paths, 0 nets, and 298847 connections

Design statistics:
   Minimum period:  14.991ns (Maximum frequency:  66.707MHz)
   Maximum path delay from/to any node:   6.782ns


Analysis completed Tue Jun 18 21:47:36 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 2 mins 5 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Tue Jun 18 21:48:11 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfw
   d_n> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/comp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloo
   p[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks
   with READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_genera
   tor/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gen
   erator/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are
   different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks with
   READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 21:58:08 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:util_ds_buf INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Copying cache implementation netlist
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying cache implementation netlist
IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Copying cache implementation netlist
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Copying cache implementation netlist
IPNAME:simpbus_slv_plbv46_adapter INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Copying cache implementation netlist
IPNAME:simpbus_mst_plbv46_adapter INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Copying cache implementation netlist
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
Trying to terminate Process...
make: *** Deleting file `implementation/system.bmm'
make: *** [implementation/system.bmm] Terminated
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 21:58:23 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_icon.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_1.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/chipscope_ila_128.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/ramb_sp_32w256d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramb_32w512d_v6.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d.ngc
INFO:EDK:4398 - file name is /home/fr909/Desktop/riffa/riffa/pcores/central_notifier_v2_00_a/netlist/fifo_ramd_36w32d_v6.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/Dual_Port_BRAM.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Add.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_ALessThanB.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_FloattoFixed.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Mult.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/LPR_Subtract.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_32.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_FixedtoFloat_34to64.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Norm_FixedtoFloat.ngc
INFO:EDK:4398 - file name is pcores/riffa_v1_00_a/netlist/RNG_Uni_FixedtoFloat.ngc

********************************************************************************
At Local date and time: Tue Jun 18 21:58:25 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/fr909/Desktop/riffa/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/fr909/Desktop/riffa/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-fs1.ee.ic.ac.uk'.
   INFO:Security:71 - If a license for part 'xc6vlx240t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/riffa_v1_00_a/d
   ata/riffa_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tcl is overriding
   PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Parameter C_AUX_RESET_HIGH is defined in proc_sys_reset_0. Make sure to connect
Aux_Reset_In port with valid source.

INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 100 
INFO:EDK:4130 - IPNAME: plbv46_pcie, INSTANCE:plbv46_pcie_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_
   a/data/plbv46_pcie_v2_1_0.mpd line 101 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: simpbus_slv_plbv46_adapter,
   INSTANCE:simpbus_slv_plbv46_adapter_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_slv_plbv46_adapter_v1_00_a/dat
   a/simpbus_slv_plbv46_adapter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simpbus_mst_plbv46_adapter,
   INSTANCE:simpbus_mst_plbv46_adapter_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   /home/fr909/Desktop/riffa/riffa/pcores/simpbus_mst_plbv46_adapter_v1_00_a/dat
   a/simpbus_mst_plbv46_adapter_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_1 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 53 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The plbv46_pcie_0 core has constraints automatically generated by XPS in
implementation/plbv46_pcie_0_wrapper/plbv46_pcie_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:plbv46_pcie INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Copying (BBD-specified) netlist files.
IPNAME:central_notifier INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Copying (BBD-specified) netlist files.
IPNAME:riffa INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pcie_diff_clk_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 147 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_slv_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:simpbus_mst_plbv46_adapter_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bram_block_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 57 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/clock_gen
erator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_plbv46_pcie_0_wrapper INSTANCE:plbv46_pcie_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_plbv46_pcie_0_wrapper.ngc
../system_plbv46_pcie_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/system_plbv46_pcie_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/dpram_70_512.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/plbv46_pc
ie_0_wrapper/fifo_71x512.ngc"...
Loading design module
"../system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_plbv46_pcie_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_plbv46_pcie_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_central_notifier_0_wrapper INSTANCE:central_notifier_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 131 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_central_notifier_0_wrapper.ngc ../system_central_notifier_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/system_central_notifier_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramb_32w512d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/fifo_ramd_36w32d_v6.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/central_n
otifier_0_wrapper/ramb_sp_32w256d_v6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_central_notifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_central_notifier_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_riffa_0_wrapper INSTANCE:riffa_0 -
/home/fr909/Desktop/chris_4/project/base_systems/ml605/system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_riffa_0_wrapper.ngc
../system_riffa_0_wrapper

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/system_riffa_0_wrapper.ngc" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/Dual_Port_BRAM.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_FixedtoFloat_34to64.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_ALessThanB.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Mult.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Subtract.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/RNG_Norm_FixedtoFloat.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/riffa_0_w
rapper/LPR_Add.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_riffa_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_riffa_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 498.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation 

Using Flow File:
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/fpga.flw 
Using Option File(s): 
 /home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system.ng
c" ...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pr
oc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_cl
ock_generator_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pc
ie_diff_clk_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_mb
_plb_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ce
ntral_notifier_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_ri
ffa_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_central_dma_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_slv_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_si
mpbus_mst_plbv46_adapter_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_xp
s_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_0_wrapper.ngc"...
Loading design module
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_br
am_block_1_wrapper.ngc"...
Applying constraints in
"/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system_pl
bv46_pcie_0_wrapper.ncf" to module "plbv46_pcie_0"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "plbv46_pcie_0/*core_clk"    PERIOD = 4 ns;>
   [/home/fr909/Desktop/chris_4/project/base_systems/ml605/implementation/system
   _plbv46_pcie_0_wrapper.ncf(22)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - Constraint <NET "*/pcie_clocking_i/clk_125" TNM_NET =
   "PCIe_CLK_125" ;> [system.ucf(27)] was not distributed to the output pin
   TXOUTCLK of block
   plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp
   _v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0]
   .GTX because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.333333333 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_ma
   ster/I_RD_CONTROL/I_RD_ABORT_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[7].GEN_USER_CE.GEN_ALL_CE
   s[7].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[6].GEN_USER_CE.GEN_ALL_CE
   s[6].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[5].GEN_USER_CE.GEN_ALL_CE
   s[5].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CE
   s[4].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CE
   s[3].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CE
   s[2].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CE
   s[1].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_USER_CE.GEN_ALL_CE
   s[0].I_BKend_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_
   SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_sl
   ave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_
   H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  47

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  38 sec
Total CPU time to NGDBUILD completion:  2 min  37 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 
Total CPU  time at the beginning of Placer: 3 mins 59 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e20c686c) REAL time: 4 mins 32 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e20c686c) REAL time: 4 mins 39 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fd5fd20e) REAL time: 4 mins 39 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:fd5fd20e) REAL time: 4 mins 39 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:930ca22e) REAL time: 5 mins 45 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:930ca22e) REAL time: 5 mins 45 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:930ca22e) REAL time: 5 mins 45 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:930ca22e) REAL time: 5 mins 45 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:930ca22e) REAL time: 5 mins 47 secs 

Phase 10.8  Global Placement
.....................................
................................................................................................................
........................................................................................................................................
........................................................................................................................
...............................................................................
Phase 10.8  Global Placement (Checksum:3548cf33) REAL time: 15 mins 12 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3548cf33) REAL time: 15 mins 17 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:3589c6bc) REAL time: 18 mins 59 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:3589c6bc) REAL time: 19 mins 1 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:2ca56206) REAL time: 19 mins 5 secs 

Total REAL time to Placer completion: 19 mins 12 secs 
Total CPU  time to Placer completion: 19 mins 8 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                77,095 out of 301,440   25%
    Number used as Flip Flops:              77,088
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                     62,809 out of 150,720   41%
    Number used as logic:                   51,133 out of 150,720   33%
      Number using O6 output only:          35,897
      Number using O5 output only:           2,159
      Number using O5 and O6:               13,077
      Number used as ROM:                        0
    Number used as Memory:                   9,563 out of  58,400   16%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         9,515
        Number using O6 output only:         7,030
        Number using O5 output only:           324
        Number using O5 and O6:              2,161
    Number used exclusively as route-thrus:  2,113
      Number with same-slice register load:  1,994
      Number with same-slice carry load:       119
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                22,986 out of  37,680   61%
  Number of LUT Flip Flop pairs used:       82,072
    Number with an unused Flip Flop:        14,787 out of  82,072   18%
    Number with an unused LUT:              19,263 out of  82,072   23%
    Number of fully used LUT-FF pairs:      48,022 out of  82,072   58%
    Number of unique control sets:           1,096
    Number of slice register sites lost
      to control set restrictions:           1,890 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                138 out of     416   33%
    Number using RAMB36E1 only:                138
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  9 out of     832    1%
    Number using RAMB18E1 only:                  9
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          301 out of     768   39%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.02

Peak Memory Usage:  1820 MB
Total REAL time to MAP completion:  20 mins 13 secs 
Total CPU time to MAP completion:   20 mins 8 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                77,095 out of 301,440   25%
    Number used as Flip Flops:              77,088
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                     62,809 out of 150,720   41%
    Number used as logic:                   51,133 out of 150,720   33%
      Number using O6 output only:          35,897
      Number using O5 output only:           2,159
      Number using O5 and O6:               13,077
      Number used as ROM:                        0
    Number used as Memory:                   9,563 out of  58,400   16%
      Number used as Dual Port RAM:             48
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 48
      Number used as Single Port RAM:            0
      Number used as Shift Register:         9,515
        Number using O6 output only:         7,030
        Number using O5 output only:           324
        Number using O5 and O6:              2,161
    Number used exclusively as route-thrus:  2,113
      Number with same-slice register load:  1,994
      Number with same-slice carry load:       119
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                22,986 out of  37,680   61%
  Number of LUT Flip Flop pairs used:       82,072
    Number with an unused Flip Flop:        14,787 out of  82,072   18%
    Number with an unused LUT:              19,263 out of  82,072   23%
    Number of fully used LUT-FF pairs:      48,022 out of  82,072   58%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     600    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                138 out of     416   33%
    Number using RAMB36E1 only:                138
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  9 out of     832    1%
    Number using RAMB18E1 only:                  9
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 1 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          301 out of     768   39%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
    Number of LOCed GTXE1s:                      1 out of       1  100%
  Number of IBUFDS_GTXE1s:                       1 out of      12    8%
    Number of LOCed IBUFDS_GTXE1s:               1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
    Number of LOCed MMCM_ADVs:                   1 out of       2   50%
  Number of PCIE_2_0s:                           1 out of       2   50%
    Number of LOCed PCIE_2_0s:                   1 out of       1  100%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 47 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 50 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_0_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riffa_0_BRAMPORT_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfwd_n has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.interruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaInfoFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_1/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 462783 unrouted;      REAL time: 2 mins 

Phase  2  : 310837 unrouted;      REAL time: 2 mins 33 secs 

Phase  3  : 119879 unrouted;      REAL time: 4 mins 11 secs 

Phase  4  : 119879 unrouted; (Setup:0, Hold:27769, Component Switching Limit:0)     REAL time: 4 mins 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:24305, Component Switching Limit:0)     REAL time: 6 mins 23 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:24305, Component Switching Limit:0)     REAL time: 6 mins 23 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:24305, Component Switching Limit:0)     REAL time: 6 mins 23 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:24305, Component Switching Limit:0)     REAL time: 6 mins 23 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 30 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 56 secs 
Total REAL time to Router completion: 6 mins 56 secs 
Total CPU time to Router completion: 7 mins 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGCTRL_X0Y0| No   |20384 |  0.467     |  2.047      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/Bridge |              |      |      |            |             |
|                _Clk |BUFGCTRL_X0Y29| No   |  332 |  0.158     |  1.787      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
| _v1_7_ep_i/pipe_clk |BUFGCTRL_X0Y30| No   |   49 |  0.395     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/TxOutClk_ |              |      |      |            |             |
|                bufg |BUFGCTRL_X0Y27| No   |    6 |  0.006     |  1.775      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|  _v1_7_ep_i/drp_clk |BUFGCTRL_X0Y31| No   |    7 |  0.398     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.354      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_332_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.116     |  0.475      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_340_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.415     |  0.769      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.359      |
+---------------------+--------------+------+------+------------+-------------+
|       PCIe_Diff_Clk |         Local|      |    2 |  0.000     |  1.865      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|1_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  2.325      |
+---------------------+--------------+------+------+------------+-------------+
|plbv46_pcie_0/plbv46 |              |      |      |            |             |
|_pcie_0/gen_pcie_bri |              |      |      |            |             |
|dge_64.pcie_bridge_6 |              |      |      |            |             |
|4/gen_v6_pcie.comp_v |              |      |      |            |             |
|6_pcie/comp_v6_pcie_ |              |      |      |            |             |
|v1_7_ep_wrap/v6_pcie |              |      |      |            |             |
|_v1_7_ep_i/pcie_cloc |              |      |      |            |             |
|king_i/mmcm_adv_i_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  2.277      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.018ns|    14.982ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.002ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .333333333 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.262ns|     0.450ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PCIe_CLK_125 = PERIOD TIMEGRP "PCIe_CL | SETUP       |     4.185ns|     3.815ns|       0|           0
  K_125" TS_PCIe_RefClk / 2 HIGH 50% | HOLD        |     0.075ns|            |       0|           0
    PRIORITY 100                            | MINPERIOD   |     0.308ns|     7.692ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "plbv46_pcie_0/Bridge_Clk" PERIOD = 8 | SETUP       |     0.587ns|     6.826ns|       0|           0
   ns HIGH 50% | HOLD        |     0.021ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLB_PCIe = MAXDELAY FROM TIMEGRP "SPLB | SETUP       |     1.279ns|     6.721ns|       0|           0
  _Clk" TO TIMEGRP "Bridge_Clk" 8 ns        | HOLD        |     0.105ns|            |       0|           0
    DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_RefClk = PERIOD TIMEGRP "PCIe_Ref | MINPERIOD   |     2.462ns|     1.538ns|       0|           0
  Clk" 250 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PCIe_PLB = MAXDELAY FROM TIMEGRP "Brid | SETUP       |     2.890ns|     7.110ns|       0|           0
  ge_Clk" TO TIMEGRP "SPLB_Clk" 10 ns       | HOLD        |     0.136ns|            |       0|           0
     DATAPATHONLY                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.994ns|            0|            0|            0|     10562286|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.982ns|          N/A|            0|            0|     10562286|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCIe_RefClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCIe_RefClk                 |      4.000ns|      1.538ns|      3.846ns|            0|            0|            0|         1795|
| TS_PCIe_CLK_125               |      8.000ns|      7.692ns|          N/A|            0|            0|         1795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 86 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 7 mins 17 secs 
Total CPU time to PAR completion: 7 mins 40 secs 

Peak Memory Usage:  1762 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 88
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 10627456 paths, 0 nets, and 340921 connections

Design statistics:
   Minimum period:  14.982ns (Maximum frequency:  66.747MHz)
   Maximum path delay from/to any node:   7.110ns


Analysis completed Tue Jun 18 22:42:47 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 2 mins 24 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Tue Jun 18 22:43:28 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_trn_rerrfw
   d_n> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.inter
   ruptFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <central_notifier_0/central_notifier_0/CENTRAL_NOTIFIER_I/regHandler/v6.dmaIn
   foFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_MB_RxFull>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/comp_rx_fifo/GEN_64.COMP_RX_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloo
   p[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks
   with READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_brid
   ge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram/BU2/U0/blk_mem_genera
   tor/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP,
   are different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gen
   erator/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are
   different clocks with READ_FIRST mode specified. This configuration has
   certain restrictions concerning address collision/overlap where certain
   addresses (A14-8,A5,A0 for RAMB36E1) may not be the same or overlapping
   during reads and writes to each port. Violating this restriction may result
   in the invalid operation of the BRAM. It is suggested to configure the BRAM
   in WRITE_FIRST mode to avoid this situation or else careful address
   management must be used. See the FPGA Memory Resources User Guide for
   additional information.
WARNING:PhysDesignRules:2235 - Port A and Port B clocks of BRAM instance,
   plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bri
   dge/Comp_FIFO/CompFIFO_64.dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP, are different clocks with
   READ_FIRST mode specified. This configuration has certain restrictions
   concerning address collision/overlap where certain addresses (A14-8,A5,A0 for
   RAMB36E1) may not be the same or overlapping during reads and writes to each
   port. Violating this restriction may result in the invalid operation of the
   BRAM. It is suggested to configure the BRAM in WRITE_FIRST mode to avoid this
   situation or else careful address management must be used. See the FPGA
   Memory Resources User Guide for additional information.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-fs1.ee.ic.ac.uk'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.filters
Done writing Tab View settings to:
	/home/fr909/Desktop/chris_4/project/base_systems/ml605/etc/system.gui
