$comment
	File created using the following command:
		vcd file MULTIPLEXADOR_4_OPCOES.msim.vcd -direction
$end
$date
	Fri Oct 26 18:11:36 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module multiplexador_16bits_vhd_vec_tst $end
$var wire 1 ! a [15] $end
$var wire 1 " a [14] $end
$var wire 1 # a [13] $end
$var wire 1 $ a [12] $end
$var wire 1 % a [11] $end
$var wire 1 & a [10] $end
$var wire 1 ' a [9] $end
$var wire 1 ( a [8] $end
$var wire 1 ) a [7] $end
$var wire 1 * a [6] $end
$var wire 1 + a [5] $end
$var wire 1 , a [4] $end
$var wire 1 - a [3] $end
$var wire 1 . a [2] $end
$var wire 1 / a [1] $end
$var wire 1 0 a [0] $end
$var wire 1 1 b [15] $end
$var wire 1 2 b [14] $end
$var wire 1 3 b [13] $end
$var wire 1 4 b [12] $end
$var wire 1 5 b [11] $end
$var wire 1 6 b [10] $end
$var wire 1 7 b [9] $end
$var wire 1 8 b [8] $end
$var wire 1 9 b [7] $end
$var wire 1 : b [6] $end
$var wire 1 ; b [5] $end
$var wire 1 < b [4] $end
$var wire 1 = b [3] $end
$var wire 1 > b [2] $end
$var wire 1 ? b [1] $end
$var wire 1 @ b [0] $end
$var wire 1 A c [15] $end
$var wire 1 B c [14] $end
$var wire 1 C c [13] $end
$var wire 1 D c [12] $end
$var wire 1 E c [11] $end
$var wire 1 F c [10] $end
$var wire 1 G c [9] $end
$var wire 1 H c [8] $end
$var wire 1 I c [7] $end
$var wire 1 J c [6] $end
$var wire 1 K c [5] $end
$var wire 1 L c [4] $end
$var wire 1 M c [3] $end
$var wire 1 N c [2] $end
$var wire 1 O c [1] $end
$var wire 1 P c [0] $end
$var wire 1 Q d [15] $end
$var wire 1 R d [14] $end
$var wire 1 S d [13] $end
$var wire 1 T d [12] $end
$var wire 1 U d [11] $end
$var wire 1 V d [10] $end
$var wire 1 W d [9] $end
$var wire 1 X d [8] $end
$var wire 1 Y d [7] $end
$var wire 1 Z d [6] $end
$var wire 1 [ d [5] $end
$var wire 1 \ d [4] $end
$var wire 1 ] d [3] $end
$var wire 1 ^ d [2] $end
$var wire 1 _ d [1] $end
$var wire 1 ` d [0] $end
$var wire 1 a q [15] $end
$var wire 1 b q [14] $end
$var wire 1 c q [13] $end
$var wire 1 d q [12] $end
$var wire 1 e q [11] $end
$var wire 1 f q [10] $end
$var wire 1 g q [9] $end
$var wire 1 h q [8] $end
$var wire 1 i q [7] $end
$var wire 1 j q [6] $end
$var wire 1 k q [5] $end
$var wire 1 l q [4] $end
$var wire 1 m q [3] $end
$var wire 1 n q [2] $end
$var wire 1 o q [1] $end
$var wire 1 p q [0] $end
$var wire 1 q selector [1] $end
$var wire 1 r selector [0] $end

$scope module i1 $end
$var wire 1 s gnd $end
$var wire 1 t vcc $end
$var wire 1 u unknown $end
$var wire 1 v devoe $end
$var wire 1 w devclrn $end
$var wire 1 x devpor $end
$var wire 1 y ww_devoe $end
$var wire 1 z ww_devclrn $end
$var wire 1 { ww_devpor $end
$var wire 1 | ww_a [15] $end
$var wire 1 } ww_a [14] $end
$var wire 1 ~ ww_a [13] $end
$var wire 1 !! ww_a [12] $end
$var wire 1 "! ww_a [11] $end
$var wire 1 #! ww_a [10] $end
$var wire 1 $! ww_a [9] $end
$var wire 1 %! ww_a [8] $end
$var wire 1 &! ww_a [7] $end
$var wire 1 '! ww_a [6] $end
$var wire 1 (! ww_a [5] $end
$var wire 1 )! ww_a [4] $end
$var wire 1 *! ww_a [3] $end
$var wire 1 +! ww_a [2] $end
$var wire 1 ,! ww_a [1] $end
$var wire 1 -! ww_a [0] $end
$var wire 1 .! ww_b [15] $end
$var wire 1 /! ww_b [14] $end
$var wire 1 0! ww_b [13] $end
$var wire 1 1! ww_b [12] $end
$var wire 1 2! ww_b [11] $end
$var wire 1 3! ww_b [10] $end
$var wire 1 4! ww_b [9] $end
$var wire 1 5! ww_b [8] $end
$var wire 1 6! ww_b [7] $end
$var wire 1 7! ww_b [6] $end
$var wire 1 8! ww_b [5] $end
$var wire 1 9! ww_b [4] $end
$var wire 1 :! ww_b [3] $end
$var wire 1 ;! ww_b [2] $end
$var wire 1 <! ww_b [1] $end
$var wire 1 =! ww_b [0] $end
$var wire 1 >! ww_c [15] $end
$var wire 1 ?! ww_c [14] $end
$var wire 1 @! ww_c [13] $end
$var wire 1 A! ww_c [12] $end
$var wire 1 B! ww_c [11] $end
$var wire 1 C! ww_c [10] $end
$var wire 1 D! ww_c [9] $end
$var wire 1 E! ww_c [8] $end
$var wire 1 F! ww_c [7] $end
$var wire 1 G! ww_c [6] $end
$var wire 1 H! ww_c [5] $end
$var wire 1 I! ww_c [4] $end
$var wire 1 J! ww_c [3] $end
$var wire 1 K! ww_c [2] $end
$var wire 1 L! ww_c [1] $end
$var wire 1 M! ww_c [0] $end
$var wire 1 N! ww_d [15] $end
$var wire 1 O! ww_d [14] $end
$var wire 1 P! ww_d [13] $end
$var wire 1 Q! ww_d [12] $end
$var wire 1 R! ww_d [11] $end
$var wire 1 S! ww_d [10] $end
$var wire 1 T! ww_d [9] $end
$var wire 1 U! ww_d [8] $end
$var wire 1 V! ww_d [7] $end
$var wire 1 W! ww_d [6] $end
$var wire 1 X! ww_d [5] $end
$var wire 1 Y! ww_d [4] $end
$var wire 1 Z! ww_d [3] $end
$var wire 1 [! ww_d [2] $end
$var wire 1 \! ww_d [1] $end
$var wire 1 ]! ww_d [0] $end
$var wire 1 ^! ww_selector [1] $end
$var wire 1 _! ww_selector [0] $end
$var wire 1 `! ww_q [15] $end
$var wire 1 a! ww_q [14] $end
$var wire 1 b! ww_q [13] $end
$var wire 1 c! ww_q [12] $end
$var wire 1 d! ww_q [11] $end
$var wire 1 e! ww_q [10] $end
$var wire 1 f! ww_q [9] $end
$var wire 1 g! ww_q [8] $end
$var wire 1 h! ww_q [7] $end
$var wire 1 i! ww_q [6] $end
$var wire 1 j! ww_q [5] $end
$var wire 1 k! ww_q [4] $end
$var wire 1 l! ww_q [3] $end
$var wire 1 m! ww_q [2] $end
$var wire 1 n! ww_q [1] $end
$var wire 1 o! ww_q [0] $end
$var wire 1 p! \q[0]~output_o\ $end
$var wire 1 q! \q[1]~output_o\ $end
$var wire 1 r! \q[2]~output_o\ $end
$var wire 1 s! \q[3]~output_o\ $end
$var wire 1 t! \q[4]~output_o\ $end
$var wire 1 u! \q[5]~output_o\ $end
$var wire 1 v! \q[6]~output_o\ $end
$var wire 1 w! \q[7]~output_o\ $end
$var wire 1 x! \q[8]~output_o\ $end
$var wire 1 y! \q[9]~output_o\ $end
$var wire 1 z! \q[10]~output_o\ $end
$var wire 1 {! \q[11]~output_o\ $end
$var wire 1 |! \q[12]~output_o\ $end
$var wire 1 }! \q[13]~output_o\ $end
$var wire 1 ~! \q[14]~output_o\ $end
$var wire 1 !" \q[15]~output_o\ $end
$var wire 1 "" \selector[0]~input_o\ $end
$var wire 1 #" \d[0]~input_o\ $end
$var wire 1 $" \selector[1]~input_o\ $end
$var wire 1 %" \b[0]~input_o\ $end
$var wire 1 &" \a[0]~input_o\ $end
$var wire 1 '" \c[0]~input_o\ $end
$var wire 1 (" \G00|x~0_combout\ $end
$var wire 1 )" \d[1]~input_o\ $end
$var wire 1 *" \b[1]~input_o\ $end
$var wire 1 +" \a[1]~input_o\ $end
$var wire 1 ," \c[1]~input_o\ $end
$var wire 1 -" \G01|x~0_combout\ $end
$var wire 1 ." \d[2]~input_o\ $end
$var wire 1 /" \b[2]~input_o\ $end
$var wire 1 0" \a[2]~input_o\ $end
$var wire 1 1" \c[2]~input_o\ $end
$var wire 1 2" \G02|x~0_combout\ $end
$var wire 1 3" \d[3]~input_o\ $end
$var wire 1 4" \b[3]~input_o\ $end
$var wire 1 5" \a[3]~input_o\ $end
$var wire 1 6" \c[3]~input_o\ $end
$var wire 1 7" \G03|x~0_combout\ $end
$var wire 1 8" \d[4]~input_o\ $end
$var wire 1 9" \b[4]~input_o\ $end
$var wire 1 :" \a[4]~input_o\ $end
$var wire 1 ;" \c[4]~input_o\ $end
$var wire 1 <" \G04|x~0_combout\ $end
$var wire 1 =" \d[5]~input_o\ $end
$var wire 1 >" \b[5]~input_o\ $end
$var wire 1 ?" \a[5]~input_o\ $end
$var wire 1 @" \c[5]~input_o\ $end
$var wire 1 A" \G05|x~0_combout\ $end
$var wire 1 B" \d[6]~input_o\ $end
$var wire 1 C" \b[6]~input_o\ $end
$var wire 1 D" \a[6]~input_o\ $end
$var wire 1 E" \c[6]~input_o\ $end
$var wire 1 F" \G06|x~0_combout\ $end
$var wire 1 G" \d[7]~input_o\ $end
$var wire 1 H" \b[7]~input_o\ $end
$var wire 1 I" \a[7]~input_o\ $end
$var wire 1 J" \c[7]~input_o\ $end
$var wire 1 K" \G07|x~0_combout\ $end
$var wire 1 L" \d[8]~input_o\ $end
$var wire 1 M" \b[8]~input_o\ $end
$var wire 1 N" \a[8]~input_o\ $end
$var wire 1 O" \c[8]~input_o\ $end
$var wire 1 P" \G08|x~0_combout\ $end
$var wire 1 Q" \d[9]~input_o\ $end
$var wire 1 R" \b[9]~input_o\ $end
$var wire 1 S" \a[9]~input_o\ $end
$var wire 1 T" \c[9]~input_o\ $end
$var wire 1 U" \G09|x~0_combout\ $end
$var wire 1 V" \d[10]~input_o\ $end
$var wire 1 W" \b[10]~input_o\ $end
$var wire 1 X" \a[10]~input_o\ $end
$var wire 1 Y" \c[10]~input_o\ $end
$var wire 1 Z" \G10|x~0_combout\ $end
$var wire 1 [" \d[11]~input_o\ $end
$var wire 1 \" \b[11]~input_o\ $end
$var wire 1 ]" \a[11]~input_o\ $end
$var wire 1 ^" \c[11]~input_o\ $end
$var wire 1 _" \G11|x~0_combout\ $end
$var wire 1 `" \d[12]~input_o\ $end
$var wire 1 a" \b[12]~input_o\ $end
$var wire 1 b" \a[12]~input_o\ $end
$var wire 1 c" \c[12]~input_o\ $end
$var wire 1 d" \G12|x~0_combout\ $end
$var wire 1 e" \d[13]~input_o\ $end
$var wire 1 f" \b[13]~input_o\ $end
$var wire 1 g" \a[13]~input_o\ $end
$var wire 1 h" \c[13]~input_o\ $end
$var wire 1 i" \G13|x~0_combout\ $end
$var wire 1 j" \d[14]~input_o\ $end
$var wire 1 k" \b[14]~input_o\ $end
$var wire 1 l" \a[14]~input_o\ $end
$var wire 1 m" \c[14]~input_o\ $end
$var wire 1 n" \G14|x~0_combout\ $end
$var wire 1 o" \d[15]~input_o\ $end
$var wire 1 p" \b[15]~input_o\ $end
$var wire 1 q" \a[15]~input_o\ $end
$var wire 1 r" \c[15]~input_o\ $end
$var wire 1 s" \G15|x~0_combout\ $end
$var wire 1 t" \ALT_INV_d[8]~input_o\ $end
$var wire 1 u" \ALT_INV_c[7]~input_o\ $end
$var wire 1 v" \ALT_INV_a[7]~input_o\ $end
$var wire 1 w" \ALT_INV_b[7]~input_o\ $end
$var wire 1 x" \ALT_INV_d[7]~input_o\ $end
$var wire 1 y" \ALT_INV_c[6]~input_o\ $end
$var wire 1 z" \ALT_INV_a[6]~input_o\ $end
$var wire 1 {" \ALT_INV_b[6]~input_o\ $end
$var wire 1 |" \ALT_INV_d[6]~input_o\ $end
$var wire 1 }" \ALT_INV_c[5]~input_o\ $end
$var wire 1 ~" \ALT_INV_a[5]~input_o\ $end
$var wire 1 !# \ALT_INV_b[5]~input_o\ $end
$var wire 1 "# \ALT_INV_d[5]~input_o\ $end
$var wire 1 ## \ALT_INV_c[4]~input_o\ $end
$var wire 1 $# \ALT_INV_a[4]~input_o\ $end
$var wire 1 %# \ALT_INV_b[4]~input_o\ $end
$var wire 1 &# \ALT_INV_d[4]~input_o\ $end
$var wire 1 '# \ALT_INV_c[3]~input_o\ $end
$var wire 1 (# \ALT_INV_a[3]~input_o\ $end
$var wire 1 )# \ALT_INV_b[3]~input_o\ $end
$var wire 1 *# \ALT_INV_d[3]~input_o\ $end
$var wire 1 +# \ALT_INV_c[2]~input_o\ $end
$var wire 1 ,# \ALT_INV_a[2]~input_o\ $end
$var wire 1 -# \ALT_INV_b[2]~input_o\ $end
$var wire 1 .# \ALT_INV_d[2]~input_o\ $end
$var wire 1 /# \ALT_INV_c[1]~input_o\ $end
$var wire 1 0# \ALT_INV_a[1]~input_o\ $end
$var wire 1 1# \ALT_INV_b[1]~input_o\ $end
$var wire 1 2# \ALT_INV_d[1]~input_o\ $end
$var wire 1 3# \ALT_INV_c[0]~input_o\ $end
$var wire 1 4# \ALT_INV_a[0]~input_o\ $end
$var wire 1 5# \ALT_INV_b[0]~input_o\ $end
$var wire 1 6# \ALT_INV_selector[1]~input_o\ $end
$var wire 1 7# \ALT_INV_d[0]~input_o\ $end
$var wire 1 8# \ALT_INV_selector[0]~input_o\ $end
$var wire 1 9# \ALT_INV_c[15]~input_o\ $end
$var wire 1 :# \ALT_INV_a[15]~input_o\ $end
$var wire 1 ;# \ALT_INV_b[15]~input_o\ $end
$var wire 1 <# \ALT_INV_d[15]~input_o\ $end
$var wire 1 =# \ALT_INV_c[14]~input_o\ $end
$var wire 1 ># \ALT_INV_a[14]~input_o\ $end
$var wire 1 ?# \ALT_INV_b[14]~input_o\ $end
$var wire 1 @# \ALT_INV_d[14]~input_o\ $end
$var wire 1 A# \ALT_INV_c[13]~input_o\ $end
$var wire 1 B# \ALT_INV_a[13]~input_o\ $end
$var wire 1 C# \ALT_INV_b[13]~input_o\ $end
$var wire 1 D# \ALT_INV_d[13]~input_o\ $end
$var wire 1 E# \ALT_INV_c[12]~input_o\ $end
$var wire 1 F# \ALT_INV_a[12]~input_o\ $end
$var wire 1 G# \ALT_INV_b[12]~input_o\ $end
$var wire 1 H# \ALT_INV_d[12]~input_o\ $end
$var wire 1 I# \ALT_INV_c[11]~input_o\ $end
$var wire 1 J# \ALT_INV_a[11]~input_o\ $end
$var wire 1 K# \ALT_INV_b[11]~input_o\ $end
$var wire 1 L# \ALT_INV_d[11]~input_o\ $end
$var wire 1 M# \ALT_INV_c[10]~input_o\ $end
$var wire 1 N# \ALT_INV_a[10]~input_o\ $end
$var wire 1 O# \ALT_INV_b[10]~input_o\ $end
$var wire 1 P# \ALT_INV_d[10]~input_o\ $end
$var wire 1 Q# \ALT_INV_c[9]~input_o\ $end
$var wire 1 R# \ALT_INV_a[9]~input_o\ $end
$var wire 1 S# \ALT_INV_b[9]~input_o\ $end
$var wire 1 T# \ALT_INV_d[9]~input_o\ $end
$var wire 1 U# \ALT_INV_c[8]~input_o\ $end
$var wire 1 V# \ALT_INV_a[8]~input_o\ $end
$var wire 1 W# \ALT_INV_b[8]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0s
1t
xu
1v
1w
1x
1y
1z
1{
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
1'"
0("
1)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
0/#
10#
11#
02#
03#
14#
05#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
0`
0q
0r
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
$end
#150000
10
1?
0@
1N
0O
0P
1`
1r
1-!
0=!
1<!
0M!
0L!
1K!
1]!
1_!
1""
1#"
11"
0,"
0'"
1*"
0%"
1&"
04#
15#
01#
13#
1/#
0+#
07#
08#
1-"
1q!
1n!
1o
#300000
00
1@
1P
0`
0r
1/
1^
0_
1q
0-!
1,!
1=!
1M!
0]!
0\!
1[!
0_!
1^!
1$"
0""
1."
0)"
0#"
1'"
1%"
1+"
0&"
14#
00#
05#
03#
17#
12#
0.#
18#
06#
12"
0-"
1("
1p!
0q!
1r!
1o!
0n!
1m!
1p
0o
1n
#450000
10
0@
0P
1`
1r
0?
1O
1>
1-!
0=!
0<!
1;!
0M!
1L!
1]!
1_!
1""
1#"
1,"
0'"
1/"
0*"
0%"
1&"
04#
15#
11#
0-#
13#
0/#
07#
08#
#600000
00
1@
1P
0`
0r
0/
1_
0q
1.
0-!
0,!
1+!
1=!
1M!
0]!
1\!
0_!
0^!
0$"
0""
1)"
0#"
1'"
1%"
10"
0+"
0&"
14#
10#
0,#
05#
03#
17#
02#
18#
16#
0("
0p!
0o!
0p
#750000
10
0@
0P
1`
1r
1?
0O
0N
1M
1-!
0=!
1<!
0M!
0L!
0K!
1J!
1]!
1_!
1""
1#"
16"
01"
0,"
0'"
1*"
0%"
1&"
04#
15#
01#
13#
1/#
1+#
0'#
07#
08#
1-"
1q!
1n!
1o
#900000
00
1@
1P
0`
0r
1/
0_
1q
0^
1]
0-!
1,!
1=!
1M!
0]!
0\!
0[!
1Z!
0_!
1^!
1$"
0""
13"
0."
0)"
0#"
1'"
1%"
1+"
0&"
14#
00#
05#
03#
17#
12#
1.#
0*#
18#
06#
17"
02"
0-"
1("
1p!
0q!
0r!
1s!
1o!
0n!
0m!
1l!
1p
0o
0n
1m
#1000000
