<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Apr  6 15:42:17 2024" VIVADOVERSION="2023.2.2">

  <SYSTEMINFO ARCH="zynq" BOARD="avnet.com:zedboard:part0:1.4" DEVICE="7z020" NAME="block_design_0" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="data_interleaver_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="data_delay_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="act_power_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="CLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="DETECTION_THRESHOLD" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DETECTION_THRESHOLD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="DETECTION_THRESHOLD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="POWER" RIGHT="0" SIGIS="undef" SIGNAME="act_power_0_POWER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="act_power_0" PORT="POWER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RESET"/>
        <CONNECTION INSTANCE="data_interleaver_0" PORT="RESET"/>
        <CONNECTION INSTANCE="data_delay_0" PORT="RESET"/>
        <CONNECTION INSTANCE="act_power_0" PORT="RESET"/>
        <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="RESET"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="RX_CLOCK" SIGIS="clk" SIGNAME="External_Ports_RX_CLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_CLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RX_ENABLE" SIGIS="undef" SIGNAME="External_Ports_RX_ENABLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_ENABLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="RX_IDATA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RX_IDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_IDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="RX_QDATA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RX_QDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_QDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RX_RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RX_RESET">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_RESET"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RX_VALID" SIGIS="undef" SIGNAME="External_Ports_RX_VALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_VALID"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1712410496" FULLNAME="/act_power_0" HWVERSION="1.0" INSTANCE="act_power_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="act_power" VLNV="xilinx.com:module_ref:act_power:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_act_power_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DATA_STROBE" SIGIS="undef" SIGNAME="data_delay_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="POWER" RIGHT="0" SIGIS="undef" SIGNAME="act_power_0_POWER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="POWER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1712410460" FULLNAME="/data_delay_0" HWVERSION="1.0" INSTANCE="data_delay_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_delay" VLNV="xilinx.com:module_ref:data_delay:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_data_delay_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DATA_IN_STROBE" SIGIS="undef" SIGNAME="data_interleaver_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_OUT_STROBE" SIGIS="undef" SIGNAME="data_delay_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="act_power_0" PORT="DATA_STROBE"/>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="DATA_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="data_interleaver_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="act_power_0" PORT="IDATA"/>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT_DELAY_16" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="IDATA_DELAY_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT_DELAY_32" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="IDATA_DELAY_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT_DELAY_64" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="data_interleaver_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="act_power_0" PORT="QDATA"/>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="QDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT_DELAY_16" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="QDATA_DELAY_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT_DELAY_32" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="QDATA_DELAY_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT_DELAY_64" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1712410417" FULLNAME="/data_interleaver_0" HWVERSION="1.0" INSTANCE="data_interleaver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_interleaver" VLNV="xilinx.com:module_ref:data_interleaver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="interleave_period" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_data_interleaver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DATA_IN_STROBE" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_DATA_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="DATA_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_OUT_STROBE" SIGIS="undef" SIGNAME="data_interleaver_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="DATA_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_IDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="data_interleaver_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_QDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="QDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="data_interleaver_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1712410342" FULLNAME="/rx_clock_domain_cros_0" HWVERSION="1.0" INSTANCE="rx_clock_domain_cros_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rx_clock_domain_crossing" VLNV="xilinx.com:module_ref:rx_clock_domain_crossing:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="buffer_depth" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_rx_clock_domain_cros_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_STROBE" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_DATA_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="DATA_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_IDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="IDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA" RIGHT="0" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_QDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="QDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="RX_CLOCK" SIGIS="clk" SIGNAME="External_Ports_RX_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_ENABLE" SIGIS="undef" SIGNAME="External_Ports_RX_ENABLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_ENABLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="RX_IDATA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RX_IDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="RX_QDATA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RX_QDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_QDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RX_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_VALID" SIGIS="undef" SIGNAME="External_Ports_RX_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_VALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="RX" TYPE="TARGET" VLNV="analog.com:interface:fifo_rd:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="VALID" PHYSICAL="RX_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1712410626" FULLNAME="/timing_acquisition_8_0" HWVERSION="1.0" INSTANCE="timing_acquisition_8_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="timing_acquisition_802_11p" VLNV="xilinx.com:module_ref:timing_acquisition_802_11p:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="OUTPUT_AUTOCORR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_timing_acquisition_8_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="CONTINUOUS_XCORR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="DATA_STROBE" SIGIS="undef" SIGNAME="data_delay_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DETECTION_SIGNAL_DETECTED" SIGIS="undef"/>
        <PORT DIR="O" NAME="DETECTION_STROBE" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="DETECTION_STS_AUTOCORR_I" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="DETECTION_STS_AUTOCORR_Q" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="DETECTION_THRESHOLD" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DETECTION_THRESHOLD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DETECTION_THRESHOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="DETECTION_XCORR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_DELAY_16" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT_DELAY_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_DELAY_32" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT_DELAY_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA_DELAY_16" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT_DELAY_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA_DELAY_32" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT_DELAY_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
