

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_54u_27u_21632u_s'
================================================================
* Date:           Fri Nov  8 14:19:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingDataWidthConverter_hls_1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.311 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    43267|    43267|  0.433 ms|  0.433 ms|  43267|  43267|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_526_1  |    43265|    43265|         3|          1|          1|  43264|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    159|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    132|    -|
|Register         |        -|    -|      87|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      87|    291|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |o_4_fu_124_p2                     |         +|   0|  0|  39|          32|           1|
    |t_4_fu_112_p2                     |         +|   0|  0|  23|          16|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_297                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_302                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln526_fu_106_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln529_fu_118_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln540_fu_130_p2              |      icmp|   0|  0|  18|          32|           2|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |o_5_fu_136_p3                     |    select|   0|  0|  32|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 159|         137|          30|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                   |  14|          3|    2|          6|
    |ap_NS_iter2_fsm                   |  14|          3|    2|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_phi_mux_ei_V_3_phi_fu_78_p4    |  14|          3|   54|        162|
    |ap_sig_allocacmp_ei_V_load        |   9|          2|   27|         54|
    |ap_sig_allocacmp_o_3              |   9|          2|   32|         64|
    |ap_sig_allocacmp_t_3              |   9|          2|   16|         32|
    |ei_V_fu_50                        |   9|          2|   27|         54|
    |intermediate1_blk_n               |   9|          2|    1|          2|
    |o_fu_54                           |   9|          2|   32|         64|
    |out_V_TDATA_blk_n                 |   9|          2|    1|          2|
    |t_fu_58                           |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 132|         29|  212|        482|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                   |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                   |   2|   0|    2|          0|
    |ap_CS_iter2_fsm                   |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |ei_V_fu_50                        |  27|   0|   27|          0|
    |icmp_ln526_reg_207                |   1|   0|    1|          0|
    |icmp_ln526_reg_207_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln529_reg_211                |   1|   0|    1|          0|
    |o_fu_54                           |  32|   0|   32|          0|
    |t_fu_58                           |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  87|   0|   87|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<54u, 27u, 21632u>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<54u, 27u, 21632u>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<54u, 27u, 21632u>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<54u, 27u, 21632u>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<54u, 27u, 21632u>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<54u, 27u, 21632u>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<54u, 27u, 21632u>|  return value|
|intermediate1_dout            |   in|   54|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_num_data_valid  |   in|    2|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_fifo_cap        |   in|    2|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_empty_n         |   in|    1|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_read            |  out|    1|     ap_fifo|                                        intermediate1|       pointer|
|out_V_TREADY                  |   in|    1|        axis|                                                out_V|       pointer|
|out_V_TDATA                   |  out|   32|        axis|                                                out_V|       pointer|
|out_V_TVALID                  |  out|    1|        axis|                                                out_V|       pointer|
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ei_V = alloca i32 1"   --->   Operation 6 'alloca' 'ei_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 7 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 8 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i54 %intermediate1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln526 = store i16 0, i16 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 11 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln526 = store i32 0, i32 %o" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 12 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 14 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%o_3 = load i32 %o" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 15 'load' 'o_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_3 = load i16 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 16 'load' 't_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.42ns)   --->   "%icmp_ln526 = icmp_eq  i16 %t_3, i16 43264" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 17 'icmp' 'icmp_ln526' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 43264, i64 43264, i64 43264"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.07ns)   --->   "%t_4 = add i16 %t_3, i16 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 19 'add' 't_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln526 = br i1 %icmp_ln526, void %for.body.split, void %if.end39" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 20 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln529 = icmp_eq  i32 %o_3, i32 0" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:529]   --->   Operation 21 'icmp' 'icmp_ln529' <Predicate = (!icmp_ln526)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%o_4 = add i32 %o_3, i32 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 22 'add' 'o_4' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln540 = icmp_eq  i32 %o_4, i32 2" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:540]   --->   Operation 23 'icmp' 'icmp_ln540' <Predicate = (!icmp_ln526)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%o_5 = select i1 %icmp_ln540, i32 0, i32 %o_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:540]   --->   Operation 24 'select' 'o_5' <Predicate = (!icmp_ln526)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln526 = store i16 %t_4, i16 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 25 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln526 = store i32 %o_5, i32 %o" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 26 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln526 = store i27 0, i27 %ei_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 13 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ei_V_load = load i27 %ei_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 27 'load' 'ei_V_load' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i27 %ei_V_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 28 'zext' 'zext_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln527 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:527]   --->   Operation 29 'specpipeline' 'specpipeline_ln527' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln525 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:525]   --->   Operation 30 'specloopname' 'specloopname_ln525' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln529 = br i1 %icmp_ln529, void %if.end, void %if.then2" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:529]   --->   Operation 31 'br' 'br_ln529' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (3.63ns)   --->   "%ei_V_1 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i54P0A, i54 %intermediate1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:530]   --->   Operation 32 'read' 'ei_V_1' <Predicate = (!icmp_ln526 & icmp_ln529)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 54> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln531 = br void %if.end" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:531]   --->   Operation 33 'br' 'br_ln531' <Predicate = (!icmp_ln526 & icmp_ln529)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ei_V_3 = phi i54 %ei_V_1, void %if.then2, i54 %zext_ln526, void %for.body.split"   --->   Operation 34 'phi' 'ei_V_3' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%eo_V = trunc i54 %ei_V_3"   --->   Operation 35 'trunc' 'eo_V' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i27 %eo_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 36 'zext' 'zext_ln534' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "%write_ln534 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln534" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 37 'write' 'write_ln534' <Predicate = (!icmp_ln526)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i27 @_ssdm_op_PartSelect.i27.i54.i32.i32, i54 %ei_V_3, i32 27, i32 53"   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln526 = store i27 %trunc_ln, i27 %ei_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 39 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.00ns)   --->   "%write_ln534 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln534" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 40 'write' 'write_ln534' <Predicate = (!icmp_ln526)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 41 'br' 'br_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln572 = ret" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:572]   --->   Operation 42 'ret' 'ret_ln572' <Predicate = (icmp_ln526)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ intermediate1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ei_V               (alloca           ) [ 0110]
o                  (alloca           ) [ 0100]
t                  (alloca           ) [ 0100]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln526        (store            ) [ 0000]
store_ln526        (store            ) [ 0000]
store_ln526        (store            ) [ 0000]
br_ln526           (br               ) [ 0000]
o_3                (load             ) [ 0000]
t_3                (load             ) [ 0000]
icmp_ln526         (icmp             ) [ 0111]
empty              (speclooptripcount) [ 0000]
t_4                (add              ) [ 0000]
br_ln526           (br               ) [ 0000]
icmp_ln529         (icmp             ) [ 0111]
o_4                (add              ) [ 0000]
icmp_ln540         (icmp             ) [ 0000]
o_5                (select           ) [ 0000]
store_ln526        (store            ) [ 0000]
store_ln526        (store            ) [ 0000]
ei_V_load          (load             ) [ 0000]
zext_ln526         (zext             ) [ 0000]
specpipeline_ln527 (specpipeline     ) [ 0000]
specloopname_ln525 (specloopname     ) [ 0000]
br_ln529           (br               ) [ 0000]
ei_V_1             (read             ) [ 0000]
br_ln531           (br               ) [ 0000]
ei_V_3             (phi              ) [ 0000]
eo_V               (trunc            ) [ 0000]
zext_ln534         (zext             ) [ 0101]
trunc_ln           (partselect       ) [ 0000]
store_ln526        (store            ) [ 0000]
write_ln534        (write            ) [ 0000]
br_ln526           (br               ) [ 0000]
ret_ln572          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="intermediate1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intermediate1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i54P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="ei_V_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ei_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="o_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="t_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ei_V_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="54" slack="0"/>
<pin id="64" dir="0" index="1" bw="54" slack="0"/>
<pin id="65" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ei_V_1/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="27" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln534/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="ei_V_3_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="54" slack="2147483647"/>
<pin id="77" dir="1" index="1" bw="54" slack="2147483647"/>
</pin_list>
<bind>
<opset="ei_V_3 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="ei_V_3_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="54" slack="0"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="27" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ei_V_3/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln526_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln526_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln526_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="27" slack="1"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="o_3_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_3/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="t_3_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln526_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="t_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln529_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln529/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="o_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln540_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln540/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="o_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln526_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln526_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ei_V_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="27" slack="1"/>
<pin id="156" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ei_V_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln526_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="27" slack="0"/>
<pin id="159" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln526/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="eo_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="54" slack="0"/>
<pin id="164" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="eo_V/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln534_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="27" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="27" slack="0"/>
<pin id="173" dir="0" index="1" bw="54" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="0" index="3" bw="7" slack="0"/>
<pin id="176" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln526_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="27" slack="0"/>
<pin id="183" dir="0" index="1" bw="27" slack="1"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="ei_V_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="27" slack="1"/>
<pin id="188" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="ei_V "/>
</bind>
</comp>

<comp id="193" class="1005" name="o_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="200" class="1005" name="t_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="207" class="1005" name="icmp_ln526_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln526 "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln529_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln529 "/>
</bind>
</comp>

<comp id="215" class="1005" name="zext_ln534_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="62" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="100" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="100" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="124" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="112" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="136" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="165"><net_src comp="78" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="78" pin="4"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="185"><net_src comp="171" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="50" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="196"><net_src comp="54" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="203"><net_src comp="58" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="210"><net_src comp="106" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="118" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="166" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {3 }
 - Input state : 
	Port: StreamingDataWidthConverter_Batch<54u, 27u, 21632u> : intermediate1 | {2 }
	Port: StreamingDataWidthConverter_Batch<54u, 27u, 21632u> : out_V | {}
  - Chain level:
	State 1
		store_ln526 : 1
		store_ln526 : 1
		o_3 : 1
		t_3 : 1
		icmp_ln526 : 2
		t_4 : 2
		br_ln526 : 3
		icmp_ln529 : 2
		o_4 : 2
		icmp_ln540 : 3
		o_5 : 4
		store_ln526 : 3
		store_ln526 : 5
	State 2
		zext_ln526 : 1
		ei_V_3 : 2
		eo_V : 3
		zext_ln534 : 4
		write_ln534 : 5
		trunc_ln : 3
		store_ln526 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |     t_4_fu_112    |    0    |    23   |
|          |     o_4_fu_124    |    0    |    39   |
|----------|-------------------|---------|---------|
|          | icmp_ln526_fu_106 |    0    |    13   |
|   icmp   | icmp_ln529_fu_118 |    0    |    18   |
|          | icmp_ln540_fu_130 |    0    |    18   |
|----------|-------------------|---------|---------|
|  select  |     o_5_fu_136    |    0    |    32   |
|----------|-------------------|---------|---------|
|   read   | ei_V_1_read_fu_62 |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_68  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   | zext_ln526_fu_157 |    0    |    0    |
|          | zext_ln534_fu_166 |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |    eo_V_fu_162    |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|  trunc_ln_fu_171  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   143   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   ei_V_3_reg_75  |   54   |
|   ei_V_reg_186   |   27   |
|icmp_ln526_reg_207|    1   |
|icmp_ln529_reg_211|    1   |
|     o_reg_193    |   32   |
|     t_reg_200    |   16   |
|zext_ln534_reg_215|   32   |
+------------------+--------+
|       Total      |   163  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p2  |   2  |  27  |   54   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   54   ||  1.588  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   143  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   163  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   163  |   152  |
+-----------+--------+--------+--------+
