{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767829117239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767829117240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  7 20:38:36 2026 " "Processing started: Wed Jan  7 20:38:36 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767829117240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829117240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processadorAOC -c processadorAOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829117240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767829118192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767829118192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_single_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_single_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clock " "Found entity 1: simple_dual_port_ram_single_clock" {  } { { "simple_dual_port_ram_single_clock.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simple_dual_port_ram_single_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fimprocesso fimProcesso CPU.v(80) " "Verilog HDL Declaration information at CPU.v(80): object \"fimprocesso\" differs only in case from object \"fimProcesso\" in the same scope" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767829132201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132202 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "MEMInstrucoes.v(43) " "Verilog HDL Event Control warning at MEMInstrucoes.v(43): event expression contains \"\|\" or \"\|\|\"" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 43 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1767829132208 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' MEMInstrucoes.v(452) " "Verilog HDL syntax error at MEMInstrucoes.v(452) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 452 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1767829132212 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \"\}\" MEMInstrucoes.v(452) " "Verilog HDL syntax error at MEMInstrucoes.v(452) near text: \"'\";  expecting \"\}\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 452 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1767829132212 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MEMInstrucoes MEMInstrucoes.v(1) " "Ignored design unit \"MEMInstrucoes\" at MEMInstrucoes.v(1) due to previous errors" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1767829132213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminstrucoes.v 0 0 " "Found 0 design units, including 0 entities, in source file meminstrucoes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecomparacao.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecomparacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeComparacao " "Found entity 1: unidadeDeComparacao" {  } { { "unidadeDeComparacao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/unidadeDeComparacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/mux6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDados " "Found entity 1: MemoriaDados" {  } { { "MemoriaDados.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MemoriaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradasaida.v 1 1 " "Found 1 design units, including 1 entities, in source file entradasaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 EntradaSaida " "Found entity 1: EntradaSaida" {  } { { "EntradaSaida.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EntradaSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdesvio.v 1 1 " "Found 1 design units, including 1 entities, in source file muxdesvio.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxDesvio " "Found entity 1: muxDesvio" {  } { { "muxDesvio.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/muxDesvio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaysete.v 1 1 " "Found 1 design units, including 1 entities, in source file displaysete.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaySete " "Found entity 1: displaySete" {  } { { "displaySete.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/displaySete.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paradasistema.v 1 1 " "Found 1 design units, including 1 entities, in source file paradasistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParadaSistema " "Found entity 1: ParadaSistema" {  } { { "ParadaSistema.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ParadaSistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monostable.v 1 1 " "Found 1 design units, including 1 entities, in source file monostable.v" { { "Info" "ISGN_ENTITY_NAME" "1 monostable " "Found entity 1: monostable" {  } { { "monostable.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/monostable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsobotao.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsobotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsoBotao " "Found entity 1: pulsoBotao" {  } { { "pulsoBotao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/pulsoBotao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncebuton.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncebuton.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBouncebuton " "Found entity 1: DeBouncebuton" {  } { { "DeBouncebuton.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/DeBouncebuton.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tratamentobotao.v 1 1 " "Found 1 design units, including 1 entities, in source file tratamentobotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 tratamentoBotao " "Found entity 1: tratamentoBotao" {  } { { "tratamentoBotao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/tratamentoBotao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/clock_divider.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_dual_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "simple_dual_port_ram_dual_clock.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simple_dual_port_ram_dual_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerenciador_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file gerenciador_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gerenciador_memoria " "Found entity 1: Gerenciador_memoria" {  } { { "Gerenciador_memoria.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Gerenciador_memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132344 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Escalonador.v(32) " "Verilog HDL information at Escalonador.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "Escalonador.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Escalonador.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1767829132350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escalonador.v 1 1 " "Found 1 design units, including 1 entities, in source file escalonador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escalonador " "Found entity 1: Escalonador" {  } { { "Escalonador.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Escalonador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correcaodesvio.v 1 1 " "Found 1 design units, including 1 entities, in source file correcaodesvio.v" { { "Info" "ISGN_ENTITY_NAME" "1 correcaoDesvio " "Found entity 1: correcaoDesvio" {  } { { "correcaoDesvio.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/correcaoDesvio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132357 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "ContadorDeQuantum.v(18) " "Verilog HDL Event Control warning at ContadorDeQuantum.v(18): event expression contains \"\|\" or \"\|\|\"" {  } { { "ContadorDeQuantum.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ContadorDeQuantum.v" 18 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1767829132363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordequantum.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordequantum.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorDeQuantum " "Found entity 1: ContadorDeQuantum" {  } { { "ContadorDeQuantum.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ContadorDeQuantum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enderecorelativo.v 1 1 " "Found 1 design units, including 1 entities, in source file enderecorelativo.v" { { "Info" "ISGN_ENTITY_NAME" "1 EnderecoRelativo " "Found entity 1: EnderecoRelativo" {  } { { "EnderecoRelativo.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EnderecoRelativo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767829132372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.map.smsg " "Generated suppressed messages file C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132442 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767829132610 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan  7 20:38:52 2026 " "Processing ended: Wed Jan  7 20:38:52 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767829132610 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767829132610 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767829132610 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829132610 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767829133293 ""}
