Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Feb  1 18:19:05 2022
| Host         : CHOU-XPS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file z1top_timing_summary_routed.rpt -pb z1top_timing_summary_routed.pb -rpx z1top_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.312        0.000                      0                   89        0.093        0.000                      0                   89        3.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk_125mhz_fpga  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125mhz_fpga        3.312        0.000                      0                   89        0.093        0.000                      0                   89        3.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_fpga
  To Clock:  clk_125mhz_fpga

Setup :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.064ns (25.341%)  route 3.135ns (74.659%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.865     5.939    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.871     7.265    ctr/count_reg[10]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.152     7.417 r  ctr/count[0]_i_10/O
                         net (fo=1, routed)           0.849     8.266    ctr/count[0]_i_10_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.332     8.598 r  ctr/count[0]_i_6/O
                         net (fo=2, routed)           0.448     9.046    ctr/count[0]_i_6_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  ctr/count[0]_i_1/O
                         net (fo=27, routed)          0.968    10.137    ctr/count
    SLICE_X110Y94        FDRE                                         r  ctr/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.686    13.450    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y94        FDRE                                         r  ctr/count_reg[0]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y94        FDRE (Setup_fdre_C_R)       -0.429    13.449    ctr/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.064ns (25.341%)  route 3.135ns (74.659%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.865     5.939    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.871     7.265    ctr/count_reg[10]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.152     7.417 r  ctr/count[0]_i_10/O
                         net (fo=1, routed)           0.849     8.266    ctr/count[0]_i_10_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.332     8.598 r  ctr/count[0]_i_6/O
                         net (fo=2, routed)           0.448     9.046    ctr/count[0]_i_6_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  ctr/count[0]_i_1/O
                         net (fo=27, routed)          0.968    10.137    ctr/count
    SLICE_X110Y94        FDRE                                         r  ctr/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.686    13.450    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y94        FDRE                                         r  ctr/count_reg[1]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y94        FDRE (Setup_fdre_C_R)       -0.429    13.449    ctr/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.064ns (25.341%)  route 3.135ns (74.659%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.865     5.939    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.871     7.265    ctr/count_reg[10]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.152     7.417 r  ctr/count[0]_i_10/O
                         net (fo=1, routed)           0.849     8.266    ctr/count[0]_i_10_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.332     8.598 r  ctr/count[0]_i_6/O
                         net (fo=2, routed)           0.448     9.046    ctr/count[0]_i_6_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  ctr/count[0]_i_1/O
                         net (fo=27, routed)          0.968    10.137    ctr/count
    SLICE_X110Y94        FDRE                                         r  ctr/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.686    13.450    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y94        FDRE                                         r  ctr/count_reg[2]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y94        FDRE (Setup_fdre_C_R)       -0.429    13.449    ctr/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.064ns (25.341%)  route 3.135ns (74.659%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.865     5.939    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.871     7.265    ctr/count_reg[10]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.152     7.417 r  ctr/count[0]_i_10/O
                         net (fo=1, routed)           0.849     8.266    ctr/count[0]_i_10_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.332     8.598 r  ctr/count[0]_i_6/O
                         net (fo=2, routed)           0.448     9.046    ctr/count[0]_i_6_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  ctr/count[0]_i_1/O
                         net (fo=27, routed)          0.968    10.137    ctr/count
    SLICE_X110Y94        FDRE                                         r  ctr/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.686    13.450    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y94        FDRE                                         r  ctr/count_reg[3]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y94        FDRE (Setup_fdre_C_R)       -0.429    13.449    ctr/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.064ns (26.221%)  route 2.994ns (73.779%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.865     5.939    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.871     7.265    ctr/count_reg[10]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.152     7.417 r  ctr/count[0]_i_10/O
                         net (fo=1, routed)           0.849     8.266    ctr/count[0]_i_10_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.332     8.598 r  ctr/count[0]_i_6/O
                         net (fo=2, routed)           0.448     9.046    ctr/count[0]_i_6_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  ctr/count[0]_i_1/O
                         net (fo=27, routed)          0.827     9.996    ctr/count
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.686    13.450    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[4]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y95        FDRE (Setup_fdre_C_R)       -0.429    13.449    ctr/count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.064ns (26.221%)  route 2.994ns (73.779%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.865     5.939    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.871     7.265    ctr/count_reg[10]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.152     7.417 r  ctr/count[0]_i_10/O
                         net (fo=1, routed)           0.849     8.266    ctr/count[0]_i_10_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.332     8.598 r  ctr/count[0]_i_6/O
                         net (fo=2, routed)           0.448     9.046    ctr/count[0]_i_6_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  ctr/count[0]_i_1/O
                         net (fo=27, routed)          0.827     9.996    ctr/count
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.686    13.450    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[5]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y95        FDRE (Setup_fdre_C_R)       -0.429    13.449    ctr/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.064ns (26.221%)  route 2.994ns (73.779%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.865     5.939    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.871     7.265    ctr/count_reg[10]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.152     7.417 r  ctr/count[0]_i_10/O
                         net (fo=1, routed)           0.849     8.266    ctr/count[0]_i_10_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.332     8.598 r  ctr/count[0]_i_6/O
                         net (fo=2, routed)           0.448     9.046    ctr/count[0]_i_6_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  ctr/count[0]_i_1/O
                         net (fo=27, routed)          0.827     9.996    ctr/count
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.686    13.450    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[6]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y95        FDRE (Setup_fdre_C_R)       -0.429    13.449    ctr/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.064ns (26.221%)  route 2.994ns (73.779%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.865     5.939    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.871     7.265    ctr/count_reg[10]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.152     7.417 r  ctr/count[0]_i_10/O
                         net (fo=1, routed)           0.849     8.266    ctr/count[0]_i_10_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.332     8.598 r  ctr/count[0]_i_6/O
                         net (fo=2, routed)           0.448     9.046    ctr/count[0]_i_6_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  ctr/count[0]_i_1/O
                         net (fo=27, routed)          0.827     9.996    ctr/count
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.686    13.450    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[7]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y95        FDRE (Setup_fdre_C_R)       -0.429    13.449    ctr/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.064ns (26.776%)  route 2.910ns (73.224%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.865     5.939    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.871     7.265    ctr/count_reg[10]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.152     7.417 r  ctr/count[0]_i_10/O
                         net (fo=1, routed)           0.849     8.266    ctr/count[0]_i_10_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.332     8.598 r  ctr/count[0]_i_6/O
                         net (fo=2, routed)           0.448     9.046    ctr/count[0]_i_6_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  ctr/count[0]_i_1/O
                         net (fo=27, routed)          0.743     9.912    ctr/count
    SLICE_X110Y100       FDRE                                         r  ctr/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.861    13.626    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y100       FDRE                                         r  ctr/count_reg[24]/C
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X110Y100       FDRE (Setup_fdre_C_R)       -0.429    13.484    ctr/count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.064ns (26.776%)  route 2.910ns (73.224%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.865     5.939    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.871     7.265    ctr/count_reg[10]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.152     7.417 r  ctr/count[0]_i_10/O
                         net (fo=1, routed)           0.849     8.266    ctr/count[0]_i_10_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.332     8.598 r  ctr/count[0]_i_6/O
                         net (fo=2, routed)           0.448     9.046    ctr/count[0]_i_6_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  ctr/count[0]_i_1/O
                         net (fo=27, routed)          0.743     9.912    ctr/count
    SLICE_X110Y100       FDRE                                         r  ctr/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.861    13.626    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y100       FDRE                                         r  ctr/count_reg[25]/C
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X110Y100       FDRE (Setup_fdre_C_R)       -0.429    13.484    ctr/count_reg[25]
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  3.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ctr/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.394ns (71.438%)  route 0.158ns (28.562%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y98        FDRE                                         r  ctr/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  ctr/count_reg[18]/Q
                         net (fo=4, routed)           0.157     2.021    ctr/count_reg[18]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.181 r  ctr/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    ctr/count_reg[16]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.220 r  ctr/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.221    ctr/count_reg[20]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.275 r  ctr/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.275    ctr/count_reg[24]_i_1_n_7
    SLICE_X110Y100       FDRE                                         r  ctr/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y100       FDRE                                         r  ctr/count_reg[24]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    ctr/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ctr/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.405ns (71.997%)  route 0.158ns (28.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y98        FDRE                                         r  ctr/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  ctr/count_reg[18]/Q
                         net (fo=4, routed)           0.157     2.021    ctr/count_reg[18]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.181 r  ctr/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    ctr/count_reg[16]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.220 r  ctr/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.221    ctr/count_reg[20]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.286 r  ctr/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.286    ctr/count_reg[24]_i_1_n_5
    SLICE_X110Y100       FDRE                                         r  ctr/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y100       FDRE                                         r  ctr/count_reg[26]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    ctr/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ctr/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.430ns (73.189%)  route 0.158ns (26.811%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y98        FDRE                                         r  ctr/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  ctr/count_reg[18]/Q
                         net (fo=4, routed)           0.157     2.021    ctr/count_reg[18]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.181 r  ctr/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    ctr/count_reg[16]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.220 r  ctr/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.221    ctr/count_reg[20]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.311 r  ctr/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.311    ctr/count_reg[24]_i_1_n_6
    SLICE_X110Y100       FDRE                                         r  ctr/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y100       FDRE                                         r  ctr/count_reg[25]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    ctr/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ctr/led_cnt_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/led_cnt_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    ctr/CLK_125MHZ_FPGA
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  ctr/led_cnt_value_reg[0]/Q
                         net (fo=5, routed)           0.182     2.046    ctr/LEDS[0]
    SLICE_X113Y97        LUT2 (Prop_lut2_I1_O)        0.042     2.088 r  ctr/led_cnt_value[1]_i_1/O
                         net (fo=1, routed)           0.000     2.088    ctr/p_0_in[1]
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.909     2.251    ctr/CLK_125MHZ_FPGA
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[1]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.107     1.830    ctr/led_cnt_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ctr/led_cnt_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/led_cnt_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    ctr/CLK_125MHZ_FPGA
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  ctr/led_cnt_value_reg[0]/Q
                         net (fo=5, routed)           0.184     2.048    ctr/LEDS[0]
    SLICE_X113Y97        LUT4 (Prop_lut4_I2_O)        0.043     2.091 r  ctr/led_cnt_value[3]_i_2/O
                         net (fo=1, routed)           0.000     2.091    ctr/p_0_in[3]
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.909     2.251    ctr/CLK_125MHZ_FPGA
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[3]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.107     1.830    ctr/led_cnt_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ctr/led_cnt_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/led_cnt_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    ctr/CLK_125MHZ_FPGA
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  ctr/led_cnt_value_reg[0]/Q
                         net (fo=5, routed)           0.182     2.046    ctr/LEDS[0]
    SLICE_X113Y97        LUT1 (Prop_lut1_I0_O)        0.045     2.091 r  ctr/led_cnt_value[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    ctr/p_0_in[0]
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.909     2.251    ctr/CLK_125MHZ_FPGA
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[0]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.091     1.814    ctr/led_cnt_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ctr/led_cnt_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/led_cnt_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    ctr/CLK_125MHZ_FPGA
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  ctr/led_cnt_value_reg[0]/Q
                         net (fo=5, routed)           0.184     2.048    ctr/LEDS[0]
    SLICE_X113Y97        LUT3 (Prop_lut3_I1_O)        0.045     2.093 r  ctr/led_cnt_value[2]_i_1/O
                         net (fo=1, routed)           0.000     2.093    ctr/p_0_in[2]
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.909     2.251    ctr/CLK_125MHZ_FPGA
    SLICE_X113Y97        FDRE                                         r  ctr/led_cnt_value_reg[2]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.092     1.815    ctr/led_cnt_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ctr/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.636     1.722    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  ctr/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.997    ctr/count_reg[6]
    SLICE_X110Y95        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.108 r  ctr/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.108    ctr/count_reg[4]_i_1_n_5
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.908     2.250    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y95        FDRE                                         r  ctr/count_reg[6]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X110Y95        FDRE (Hold_fdre_C_D)         0.105     1.827    ctr/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ctr/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y97        FDRE                                         r  ctr/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  ctr/count_reg[14]/Q
                         net (fo=3, routed)           0.145     2.009    ctr/count_reg[14]
    SLICE_X110Y97        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.120 r  ctr/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.120    ctr/count_reg[12]_i_1_n_5
    SLICE_X110Y97        FDRE                                         r  ctr/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.909     2.251    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y97        FDRE                                         r  ctr/count_reg[14]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X110Y97        FDRE (Hold_fdre_C_D)         0.105     1.828    ctr/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ctr/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.636     1.722    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  ctr/count_reg[10]/Q
                         net (fo=3, routed)           0.145     2.008    ctr/count_reg[10]
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.119 r  ctr/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.119    ctr/count_reg[8]_i_1_n_5
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.908     2.250    ctr/CLK_125MHZ_FPGA
    SLICE_X110Y96        FDRE                                         r  ctr/count_reg[10]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X110Y96        FDRE (Hold_fdre_C_D)         0.105     1.827    ctr/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_fpga
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_125MHZ_FPGA_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y94   ctr/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   ctr/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   ctr/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97   ctr/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97   ctr/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97   ctr/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97   ctr/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y98   ctr/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y98   ctr/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94   ctr/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94   ctr/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   ctr/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   ctr/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   ctr/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   ctr/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   ctr/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   ctr/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   ctr/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   ctr/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94   ctr/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94   ctr/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   ctr/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   ctr/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   ctr/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   ctr/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   ctr/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   ctr/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   ctr/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   ctr/count_reg[13]/C



