Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,469
design__inferred_latch__count,0
design__instance__count,356
design__instance__area,1595.28
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00008704747597221285
power__switching__total,0.000019783698007813655
power__leakage__total,2.4667026199409747E-9
power__total,0.00010683364234864712
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2531566972151942
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2528202163624896
timing__hold__ws__corner:nom_tt_025C_1v80,0.3125446101501699
timing__setup__ws__corner:nom_tt_025C_1v80,14.220943047888694
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312545
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.905260
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2552909900180955
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25496463995077717
timing__hold__ws__corner:nom_ss_100C_1v60,0.8636431259040686
timing__setup__ws__corner:nom_ss_100C_1v60,12.79838493631594
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.863643
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,15.992399
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2525468794460964
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2522024882541176
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10722797953059547
timing__setup__ws__corner:nom_ff_n40C_1v95,14.7602725331149
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107228
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.570366
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25221372926255986
clock__skew__worst_setup,0.25198174815500357
timing__hold__ws,0.10602669042840066
timing__setup__ws,12.779332620496117
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106027
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.965899
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,356
design__instance__area__stdcell,1595.28
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0967228
design__instance__utilization__stdcell,0.0967228
design__instance__count__class:buffer,8
design__instance__count__class:inverter,7
design__instance__count__class:sequential_cell,22
design__instance__count__class:multi_input_combinational_cell,82
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1413
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1853.73
design__violations,0
design__instance__count__class:timing_repair_buffer,8
design__instance__count__class:clock_buffer,4
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,4
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,149
route__net__special,2
route__drc_errors__iter:1,49
route__wirelength__iter:1,2196
route__drc_errors__iter:2,35
route__wirelength__iter:2,2097
route__drc_errors__iter:3,13
route__wirelength__iter:3,2108
route__drc_errors__iter:4,0
route__wirelength__iter:4,2106
route__drc_errors,0
route__wirelength,2106
route__vias,882
route__vias__singlecut,882
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,113.85
timing__unannotated_net__count__corner:nom_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2527696734578641
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2525432989767407
timing__hold__ws__corner:min_tt_025C_1v80,0.3086842535620674
timing__setup__ws__corner:min_tt_025C_1v80,14.234876791331024
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308684
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.921003
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25472705221678793
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2545077276520703
timing__hold__ws__corner:min_ss_100C_1v60,0.8610521428470715
timing__setup__ws__corner:min_ss_100C_1v60,12.820468605167934
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.861052
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,16.019066
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25221372926255986
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25198174815500357
timing__hold__ws__corner:min_ff_n40C_1v95,0.10602669042840066
timing__setup__ws__corner:min_ff_n40C_1v95,14.770060259576812
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106027
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.580950
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2537164439244653
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25303670985841437
timing__hold__ws__corner:max_tt_025C_1v80,0.31679182396214406
timing__setup__ws__corner:max_tt_025C_1v80,14.209122280966591
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316792
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.888885
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25592392818233506
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2552634009751533
timing__hold__ws__corner:max_ss_100C_1v60,0.8664172402541567
timing__setup__ws__corner:max_ss_100C_1v60,12.779332620496117
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.866417
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,15.965899
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25311164991469604
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2524175939712224
timing__hold__ws__corner:max_ff_n40C_1v95,0.1083708709000434
timing__setup__ws__corner:max_ff_n40C_1v95,14.751333017067791
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.108371
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.558266
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000044423
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000512094
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000174637
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000512094
design_powergrid__voltage__worst,0.0000512094
design_powergrid__voltage__worst__net:VPWR,1.79996
design_powergrid__drop__worst,0.0000512094
design_powergrid__drop__worst__net:VPWR,0.000044423
design_powergrid__voltage__worst__net:VGND,0.0000512094
design_powergrid__drop__worst__net:VGND,0.0000512094
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000191999999999999982841307998027158276954651228152215480804443359375
ir__drop__worst,0.0000444000000000000018024644277137014114487101323902606964111328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
