// Seed: 152048169
module module_0;
  reg id_1;
  reg id_2, id_3, id_4, id_5;
  tri1 id_6;
  bit  id_7;
  assign id_4 = id_5;
  wor id_8 = "" + id_2;
  logic [7:0][1] id_9 = id_6;
  bit id_10;
  reg id_11;
  assign id_1 = {id_11{id_10}};
  localparam id_12 = "";
  reg  id_13 = id_11;
  wire id_14;
  assign module_1.type_1 = 0;
  wire id_15;
  always id_6 = 1;
  parameter id_16 = $display(1);
  id_17(
      -1, (~-1 ^ id_10), 1, 1
  );
  initial id_7 = id_13;
  wire id_18, id_19;
  assign id_3 = id_11;
  wire id_20, id_21;
  always id_2 <= !-1 == 1;
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    output wand  id_2
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
  wire id_4;
endmodule
