--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
farm_turn   |    0.064(R)|      FAST  |    3.145(R)|      SLOW  |clock_BUFGP       |   0.000|
hwy_cross   |    0.568(R)|      FAST  |    1.786(R)|      SLOW  |clock_BUFGP       |   0.000|
hwy_turn    |    0.693(R)|      FAST  |    2.409(R)|      SLOW  |clock_BUFGP       |   0.000|
reset       |    0.322(R)|      FAST  |    2.750(R)|      SLOW  |clock_BUFGP       |   0.000|
            |    1.153(F)|      FAST  |    1.098(F)|      SLOW  |clock_BUFGP       |   0.000|
sensor      |   -0.139(R)|      FAST  |    3.153(R)|      SLOW  |clock_BUFGP       |   0.000|
            |    0.577(F)|      FAST  |    2.015(F)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
FCG         |        13.917(R)|      SLOW  |         3.942(R)|      FAST  |clock_BUFGP       |   0.000|
FCR         |        13.947(R)|      SLOW  |         4.015(R)|      FAST  |clock_BUFGP       |   0.000|
FCY         |        13.702(R)|      SLOW  |         3.888(R)|      FAST  |clock_BUFGP       |   0.000|
FG          |        14.716(R)|      SLOW  |         3.987(R)|      FAST  |clock_BUFGP       |   0.000|
FR          |        15.154(R)|      SLOW  |         3.984(R)|      FAST  |clock_BUFGP       |   0.000|
FTG         |        13.996(R)|      SLOW  |         4.004(R)|      FAST  |clock_BUFGP       |   0.000|
FTR         |        13.726(R)|      SLOW  |         3.869(R)|      FAST  |clock_BUFGP       |   0.000|
FTY         |        13.921(R)|      SLOW  |         3.921(R)|      FAST  |clock_BUFGP       |   0.000|
HCG         |        14.214(R)|      SLOW  |         4.302(R)|      FAST  |clock_BUFGP       |   0.000|
HCR         |        14.514(R)|      SLOW  |         4.336(R)|      FAST  |clock_BUFGP       |   0.000|
HCY         |        14.467(R)|      SLOW  |         4.276(R)|      FAST  |clock_BUFGP       |   0.000|
HG          |        13.785(R)|      SLOW  |         3.770(R)|      FAST  |clock_BUFGP       |   0.000|
HR          |        14.168(R)|      SLOW  |         4.091(R)|      FAST  |clock_BUFGP       |   0.000|
HTG         |        13.873(R)|      SLOW  |         4.002(R)|      FAST  |clock_BUFGP       |   0.000|
HTR         |        14.145(R)|      SLOW  |         4.181(R)|      FAST  |clock_BUFGP       |   0.000|
HTY         |        14.156(R)|      SLOW  |         4.153(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.155|    1.969|    4.206|    4.115|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 13 18:08:45 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



