
% ====================================================================
%                       DVFS 
% ====================================================================
@incollection{DVFS-OSDI1994-Weiser,
    title     = {Scheduling for reduced {CPU} energy},
    author    = {Weiser, Mark and Welch, Brent and Demers, Alan and Shenker, Scott},
    booktitle = osdi,
    year      = {1994},
}
@inproceedings{DVFS-FOCS1995-Yao,
    title     = {A scheduling model for reduced {CPU} energy},
    author    = {Yao, Frances and Demers, Alan and Shenker, Scott},
    booktitle = focs,
    pages     = {374--382},
    year      = {1995},
}


% ====================================================================
%                 Program Level
% ====================================================================
@inproceedings{DVFS-PLDI2003-Hsu,
    title={The design, implementation, and evaluation of a compiler algorithm for {CPU} energy reduction},
    author={Hsu, Chung-Hsing and Kremer, Ulrich},
    booktitle=pldi,
    volume={38},
    number={5},
    pages={38--48},
    year={2003},
}


% ====================================================================
%                 Architecture Level
% ====================================================================
@inproceedings{DVFS-MICRO2003-Ernst,
    title={Razor: A low-power pipeline based on circuit-level timing speculation},
    author={Ernst, Dan and Kim, Nam Sung and Das, Shidhartha and Pant, Sanjay and Rao, Rajeev and Pham, Toan and Ziesler, Conrad and Blaauw, David and Austin, Todd and Flautner, Krisztian and others},
    booktitle=micro,
    pages={7},
    year={2003},
}


% ====================================================================
%                   placement level
% ====================================================================
@inproceedings{MVS-DAC2003-Puri,
    title     = {Pushing {ASIC} performance in a power envelope},
    author    = {Puri, Ruchir and Stok, Leon and Cohn, John and Kung, David and Pan, David and Sylvester, Dennis and Srivastava, Ashish and Kulkarni, Sarvesh},
    booktitle = dac,
    pages     = {788--793},
    year      = {2003},
}
@article{MVS-TCAD2009-Wu,
    title     = {Incremental improvement of voltage assignment},
    author    = {Wu, Huaizhi and Wong, Martin DF},
    journal   = tcad,
    volume    = {28},
    number    = {2},
    pages     = {217--230},
    year      = {2009},
    publisher = {IEEE}
}
@inproceedings{MVS-ASPDAC2017-Blutman,
    title={Floorplan and placement methodology for improved energy reduction in stacked power-domain design},
    author={Blutman, Kristof and Fatemi, Hamed and Kahng, Andrew B and Kapoor, Ajay and Li, Jiajia and de Gyvez, Jos{\'e} Pineda},
    booktitle=aspdac,
    pages={444--449},
    year={2017},
}

% ====================================================================
%                   voltage partitioning 
% ====================================================================
@inproceedings{MVS-ASPDAC2006-Gu,
    title     = {{TAPHS}: Thermal-aware unified physical-level and high-level synthesis},
    author    = {Gu, Zhenyu Peter and Yang, Yonghong and Wang, Jia and Dick, Robert P and Shang, Li},
    booktitle = aspdac,
    pages     = {879--885},
    year      = {2006},
}
@inproceedings{MVS-DAC2007-Liu,
    title     = {A provably good approximation algorithm for power optimization using multiple supply voltages},
    author    = {Liu, Hung-Yi and Lee, Wan-Ping and Chang, Yao-Wen},
    booktitle = dac,
    pages     = {887--890},
    year      = {2007},
}
@inproceedings{MVS-GLSVLSI2010-Lin,
    title     = {A revisit to voltage partitioning problem},
    author    = {Lin, Tao and Dong, Sheqin and Yu, Bei and Chen, Song and Goto, Satoshi},
    booktitle = glsvlsi,
    pages     = {115--118},
    year      = {2010},
}


% ====================================================================
%                    Floorplan-level MVS 
% ====================================================================
@inproceedings{MVS-ICCAD2006-Lee,
    title     = {Voltage island aware floorplanning for power and timing optimization},
    author    = {Lee, Wan-Ping and Liu, Hung-Yi and Chang, Yao-Wen},
    booktitle = iccad,
    pages     = {389--394},
    year      = {2006},
}
@inproceedings{MVS-ASPDAC2007-Mak,
    title     = {Voltage island generation under performance requirement for {SoC} designs},
    author    = {Mak, Wai-Kei and Chen, Jr-Wei},
    booktitle = aspdac,
    pages     = {798--803},
    year      = {2007},
}
@inproceedings{MVS-ICCAD2007-Lee,
    title     = {An {ILP} algorithm for post-floorplanning voltage-island generation considering power-network planning},
    author    = {Lee, Wan-Ping and Liu, Hung-Yi and Chang, Yao-Wen},
    booktitle = iccad,
    pages     = {650--655},
    year      = {2007},
}
@inproceedings{MVS-ICCAD2007-Ma,
    title     = {Voltage island-driven floorplanning},
    author    = {Ma, Qiang and Young, Evangeline FY},
    booktitle = iccad,
    pages     = {644--649},
    year      = {2007},
}
@inproceedings{MVS-ICCAD2008-Ma,
    title     = {Network flow-based power optimization under timing constraints in {MSV}-driven floorplanning},
    author    = {Ma, Qiang and Young, Evangeline FY},
    booktitle = iccad,
    pages     = {1--8},
    year      = {2008},
}


