<!DOCTYPE html>
<html>
<script src="js/functional_cov.js"></script>

 <!-- Tables display -->
 <table id="fT" style="width:100%">
   <col width="80">
   <col width="100">
   <col width="100">
   <col width="100">
   <col width="150">
   
   <tr>
     <th>Date</t>
     <th>flac cosim</th>		
     <th>last 5 runs</th>
     <th>Additional info</th>
   </tr>  

   <tr>
     <td>11/15/2016</td>
     <td align="center"><a href="../flac/11152016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">none</a></td>
     <td align="center"><a href="../flac/11152016/cov/merged/flac_merged.html.files/0001/eimr_c_vplan_top.html">no merged</td>
    <td><u>FlaC and merged</u><br/>commit 57d0c55d8e31f69dd27096bda658acc22b848d90<br/>Author: Danny Zheng <danny.zheng@YVR1_LoganOdin.(none)><br/>Date:   Thu Nov 10 15:06:57 2016 -0800<br/>update flac_ss to bring in rtl fix for ecc loopback</td>
   </tr>

   <tr>
     <td>11/14/2016</td>
     <td align="center"><a href="../flac/11142016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">48%</a></td>
     <td align="center"><a href="../flac/11142016/cov/merged/flac_merged.html.files/0001/eimr_c_vplan_top.html">no merged</td>
    <td><u>FlaC and merged</u><br/>commit 642d9f4625f6ff95772d53f5039cbe1c069602cd<br/>Author: Sam Xu <sam.xu@YVR1_LoganOdin.(none)><br/>Date:   Sat Oct 22 02:51:50 2016 -0700<br/>testbench update to work with 2x clock ram, pointer update</td>
    </tr>

   <tr>
     <td>11/07/2016</td>
     <td align="center"><a href="../flac/11072016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">42%</a></td>
     <td align="center"><a href="../flac/11072016/cov/merged/flac_merged.html.files/0001/eimr_c_vplan_top.html">no merged</td>
    <td><u>FlaC and merged</u><br/>commit 642d9f4625f6ff95772d53f5039cbe1c069602cd<br/>Author: Sam Xu <sam.xu@YVR1_LoganOdin.(none)><br/>Date:   Sat Oct 22 02:51:50 2016 -0700<br/>testbench update to work with 2x clock ram, pointer update</td>
    </tr>

   <tr>
     <td>10/31/2016</td>
     <td align="center"><a href="../flac/11012016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">55%</a></td>
     <td align="center"><a href="../flac/11012016/cov/merged/flac_merged.html.files/0001/eimr_c_vplan_top.html">no merged</td>
    <td><u>FlaC and merged</u><br/>commit 642d9f4625f6ff95772d53f5039cbe1c069602cd<br/>Author: Sam Xu <sam.xu@YVR1_LoganOdin.(none)><br/>Date:   Sat Oct 22 02:51:50 2016 -0700<br/>testbench update to work with 2x clock ram, pointer update</td>
    </tr>

   <tr>
     <td>10/30/2016</td>
     <td align="center"><a href="../flac/10312016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">none</a></td>
     <td align="center"><a href="../flac/10312016/cov/merged/flac_merged.html.files/0001/eimr_c_vplan_top.html">no merged</td>
    <td><u>FlaC and merged</u><br/>commit 642d9f4625f6ff95772d53f5039cbe1c069602cd<br/>Author: Sam Xu <sam.xu@YVR1_LoganOdin.(none)><br/>Date:   Sat Oct 22 02:51:50 2016 -0700<br/>testbench update to work with 2x clock ram, pointer update</td>
    </tr>

    <tr>
     <td>10/23/2016</td>
     <td align="center"><a href="../flac/10242016/cov/single_run/flac.html.files/0001/eimr_c_vplan_top.html">55%</a></td>
     <td align="center"><a href="../flac/10242016/cov/merged/flac_merged.html.files/0001/eimr_c_vplan_top.html">no merged</td>
    <td><u>FlaC and merged</u><br/>commit 642d9f4625f6ff95772d53f5039cbe1c069602cd<br/>Author: Sam Xu <sam.xu@YVR1_LoganOdin.(none)><br/>Date:   Sat Oct 22 02:51:50 2016 -0700<br/>testbench update to work with 2x clock ram, pointer update</td>
    </tr>

     <tr>
     <td>10/20/2016</td>
     <td align="center"><a href="../flac/10212016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">51%</a></td>
     <td align="center">no merged</td>
    <td><u>FlaC and merged</u><br/>commit ce4d51d8eed642020368d0a54fe2ae8b8d01ebeb<br/>Author: Sam Xu <sam.xu@YVR1_LoganOdin.(none)><br/>Date:   Thu Oct 20 16:15:29 2016 -0700<br/> pointer udpate</td>
     </tr>

     <tr>
     <td>10/16/2016</td>
     <td align="center"><a href="../flac/10172016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">52%</a></td>
     <td align="center">no merged</td>
     <td><u>FlaC and merged</u><br/>commit 3f34f671bdb1ee208e15196efa849343e0c21d3e<br/>Sam Xu <sam.xu@YVR1_LoganOdin.(none)><br/>Date:  Fri Oct 14 10:39:08 2016 -0700<br/>register update</td>
     </tr>
     
    <tr>
     <td>10/10/2016</td>
     <td align="center"><a href="../flac/10112016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">55%</a></td>
     <td align="center">no merged</td>
     <td><u>FlaC and merged</u><br/>commit b9435042e097d7b1eb9a6ccec5b61d69c6b896db<br/>Danny Zheng <danny.zheng@YVR1_LoganOdin.(none)<br/>Date:   Wed Oct 5 09:21:38 2016 -0700<br/>update flac_ss to bring in ldpc auto clk gating and wb change for Xor</td>
     </tr>
     
     <tr>
     <td>10/05/2016</td>
     <td align="center"><a href="../flac/10062016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">48%</a></td>
     <td align="center">no merged</td>
     <td><u>FlaC and merged</u><br/>commit b9435042e097d7b1eb9a6ccec5b61d69c6b896db<br/>Danny Zheng <danny.zheng@YVR1_LoganOdin.(none)<br/>Date:   Wed Oct 5 09:21:38 2016 -0700<br/>update flac_ss to bring in ldpc auto clk gating and wb change for Xor</td>
     </tr>

     <tr>
     <td>10/03/2016</td>
     <td align="center"><a href="../flac/10042016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">54%</a></td>
     <td align="center">no merged</td>
     <td><u>FlaC and merged</u><br/>commit 03db33f12bf8710fba29cbfa817f607eb80ac1c<br/>Vincent Wong <vincent.wong@YVR1_LoganOdin.(none)><br/>Date:    Fri Sep 30 17:45:35 2016 -07000<br/>added flac_cosim_ecc_loopback_watchdog_test</td>
     </tr>

     <tr>
     <td>9/27/2016</td>
     <td align="center"><a href="../flac/09282016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">51%</a></td>
     <td align="center">no merged</td>
     <td><u>FlaC and merged</u><br/>commit c15918929b447e0a51acda32422b436ee9c109c1<br/>Vincent Wong <vincent.wong@YVR1_LoganOdin.(none)><br/>Date:   Tue Sep 27 12:20:56 2016 -0700<br/>merged in latest verif, sept27,2016</td>
    </tr>

     <tr>
     <td>9/25/2016</td>
     <td align="center"><a href="../flac/09262016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">47%</a></td>
     <td align="center">no merge</td>
    <td><u>FlaC and merged</u><br/>commit 5cb3b1be734acfe368b3d2dcf2f88ab58dd5f67a<br/>Author: Stephen Co <stephen.co@istuary.com><br/>Date:   Wed Sep 21 14:47:50 2016 -0700<br/>  Update pointer and real cpu test</td>
    </tr>
 
    <tr>
     <td>9/22/2016</td>
     <td align="center"><a href="../flac/09232016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">48%</a></td>
     <td align="center">no merge</td>
    <td><u>FlaC and merged</u><br/>commit 5cb3b1be734acfe368b3d2dcf2f88ab58dd5f67a<br/>Author: Stephen Co <stephen.co@istuary.com><br/>Date:   Wed Sep 21 14:47:50 2016 -0700<br/>  Update pointer and real cpu test</td>
    </tr>

     <tr>
     <td>9/21/2016</td>
     <td align="center"><a href="../flac/09222016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">51%</a></td>
     <td align="center"><a href="../flac/09222016/cov/merged/flac_cov_merged.html.files/0001/eimr_c_vplan_top.html">54%</td>
    <td><u>FlaC and merged</u><br/>commit 5cb3b1be734acfe368b3d2dcf2f88ab58dd5f67a<br/>Author: Stephen Co <stephen.co@istuary.com><br/>Date:   Wed Sep 21 14:47:50 2016 -0700<br/>  Update pointer and real cpu test</td>
    </tr>

     <tr>
     <td>9/20/2016</td>
     <td align="center"><a href="../flac/09212016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">53%</a></td>
     <td align="center"><a href="../flac/09212016/cov/merged/flac_cov_merged.html">52%</td>
    <td><u>FlaC and merged</u><br/>commit ce76eab89bb7318314b4a7f64da44bea63f3d3e6<br/>Author: Vincent Wong <vincent.wong@YVR1_LoganOdin.(none)><br/>Date: Tue Sep 20 12:01:14 2016 -0700<br/> add rdext feature in MA</td>
    </tr>

     <tr>
     <td>9/16/2016</td>
     <td align="center"><a href="../flac/09192016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">51%</a></td>
     <td align="center"><a href="../flac/09192016/cov/merged/flac_cov_merged.html.files/0001/eimr_c_vplan_top.html">52%</td>
    <td><u>FlaC and merged</u><br/>commit ed96d5de1cb894505723477dafdce80698271a3d<br/>Author: Danny Zheng <danny.zheng@YVR1_LoganOdin.(none)><br/>Date:Fri Sep 16 12:34:53 2016 -0700<br/> add cosim_restart_test</td>
    </tr>

     <tr>
     <td>9/13/2016</td>
     <td align="center"><a href="../flac/09152016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">49%</a></td>
     <td align="center"><a href="../flac/09152016/cov/merged/flac_cov_merged.html.files/0001/eimr_c_vplan_top.html">no merged</td>
    <td><u>FlaC and merged</u><br/>commit a424dfd4002f6038ae1f0ef99cc998250c76012e <br/>Author:  Vincent Wong<br/>Date: Tue Sep 13 17:20:47 2016 -0700
  <br/>Update flac_ma and compiling through</td>
     </tr>

     <tr>
     <td>9/12/2016</td>
     <td align="center"><a href="../flac/09122016/cov/single_run/flac_cov.html.files/0001/eimr_c_vplan_top.html">46%</a></td>
     <td align="center"><a href="../flac/09122016/cov/merged/flac_cov_merged.html.files/0001/eimr_c_vplan_top.html">53%</td>
    <td><u>FlaC and merged</u><br/>commit 4a7dbcee5fdcbef78f3385af6776161e5d0ea397
  <br/>Author: Danny Zheng<br/>Date:   Fri Sep 9 16:13:15 2016 -0700
  <br/> update vsif files for regression runs</td>
    </tr>

     <tr>
     <td>9/08/2016</td>
     <td align="center"><a href="../flac/09092016/cov/single_run/flac_cosim_cov.html.files/0001/eimr_c_vplan_top.html">51%</a></td>
     <td align="center"><a href="../flac/09092016/cov/merged/flac_cosim_cov_merged.html.files/0001/eimr_c_vplan_top.html">52%</td>       
     <td><u>FlaC and merged</u><br/>commit 43c0fe2998681e27026f534dc834618a1eee1593
  <br/>Author: Danny Zheng<br/>Date:   Thu Sep 8 16:35:35 2016 -0700
  <br/> fix ecc_loopback  </td>
    </tr>

     <tr>
     <td>9/02/2016</td>
     <td align="center"><a href="../flac/09062016/cov/single_run/flac_cosim_cov.html.files/0001/eimr_c_vplan_top.html">52%</a></td>
     <td align="center"><a href="../flac/09062016/cov/merged/merged/flac_cosim_cov_merged.html.files/0001/eimr_c_vplan_top.html">52%</td>       
     <td><u>FlaC and merged</u><br/>commit 0797f62f4191da41b96882b637d88aff5be28769<br/>Author: Vincent Wong<br/>Date:   Fri Sep 2 09:42:57 2016 -0700<br/> added uncorr_err_test generation</td>
   </tr>

     <tr>
     <td>9/01/2016</td>
     <td align="center"><a href="../flac/09022016/cov/single_run/flac.html.files/0001/eimr_c_vplan_top.html">25%</a></td>
     <td align="center"><a href="../flac/09022016/cov/merged/flac_cov_merged.html.files/0001/eimr_c_vplan_top.html">49%</td>       
     <td><u>FlaC and merged</u><br/>commit 1337313be98cab7ff9a2dd6a6d6691ae6bcf4766
<br/>Author: Vincent Wong <br/>Date:   Thu Sep 1 14:23:21 2016 -0700<br/>updated coverages</td>
   </tr>

     <tr>
     <td>8/31/2016</td>
     <td align="center"><a href="../flac/08312016/cov/single_run/flac_cosim_cov.html.files/0001/eimr_c_vplan_top.html">35%</a></td>
     <td align="center"><a href="/flac/08312016/cov/merged/merged/flac_cosim_cov_merged.html.files/0001/eimr_c_vplan_top.html">36%</td>       
     <td><u>FlaC and merged</u><br/>commit 0781cde7c52dfaf17ac4e2e8a49f7a84df8f7f86<br/>Author: Danny Zheng <br/>Date:   Tue Aug 30 10:03:00 2016 -0700<br/>fixed scbd issue for ecc loopback cmd: due to temp_exp_cdb_q change</td>
   </tr>

     <tr>
     <td>8/28/2016</td>    
     <td align="center"><a href="../flac/8282016/cov/flac_cosim_cov.html">32%</td>
     <td></td>
      <td><u>FlaC and FlaCfw</u> <br/>commit df48519b9033c87e92f2aed301a8236621fef2e2<br/>Author:Stephen Co<br/>Date:   Mon Aug 22 14:14:37 2016 -0700<br/>Fix semi colon missing</td>
   </tr>
 
 </table>
</html>
