# CSE-140-Project2
TIPS - Cache Logic
--
An implementation, given a MIPS simulator lacking cache logic, of configurable cache properties: 
- unique indexes ( 2n, n âˆˆ [0,4] )
- associativity
- block size
- replacement policy (LRU, LFU, random)
- memory synchronization (write-back and write-through)
