#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Mar 23 01:38:46 2022
# Process ID: 19152
# Current directory: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_float_concat/euc16_float_concat.runs/design_1_eucHW_0_0_synth_1
# Command line: vivado.exe -log design_1_eucHW_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_eucHW_0_0.tcl
# Log file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_float_concat/euc16_float_concat.runs/design_1_eucHW_0_0_synth_1/design_1_eucHW_0_0.vds
# Journal file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_float_concat/euc16_float_concat.runs/design_1_eucHW_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_eucHW_0_0.tcl -notrace
