// Seed: 1923372622
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    output uwire id_3,
    input  uwire id_4
);
  supply0 id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15 = id_6#(
      .id_6 (id_12),
      .id_12(1),
      .id_15(1)
  ), id_16 = id_7, id_17;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input tri0 id_2,
    input uwire id_3,
    inout uwire id_4
    , id_19,
    input wire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri1 id_8
    , id_20,
    output tri0 id_9,
    output tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input wire id_15,
    output wire id_16,
    input wor id_17
);
  module_0(
      id_15, id_1, id_15, id_4, id_4
  );
endmodule
