+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      256x256x256
MPI ranks:  256
Grids: (4, 8, 8)  (1, 16, 16)  (16, 1, 16)  (16, 16, 1)  (4, 8, 8)  
Time per run: 0.0118433 (s)
Performance:  169.992 GFlops/s
Memory usage: 2MB/rank
Tolerance:    0.0005
Max error:    1.43051e-06

Application 28483625 resources: utime ~195s, stime ~87s, Rss ~48316, inblocks ~421866, outblocks ~80
