{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698422755934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698422755934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 11:05:55 2023 " "Processing started: Fri Oct 27 11:05:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698422755934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698422755934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisor_2_25 -c divisor_2_25 " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisor_2_25 -c divisor_2_25" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698422755934 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698422756327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_2_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_2_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_2_25-Behavioral " "Found design unit 1: divisor_2_25-Behavioral" {  } { { "divisor_2_25.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/divisores_frecuencia/divisor_2_25/divisor_2_25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756783 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_2_25 " "Found entity 1: divisor_2_25" {  } { { "divisor_2_25.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/divisores_frecuencia/divisor_2_25/divisor_2_25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698422756783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisor_2_25 " "Elaborating entity \"divisor_2_25\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698422756814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_16/divisor_2_16.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_16/divisor_2_16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_2_16-Behavioral " "Found design unit 1: divisor_2_16-Behavioral" {  } { { "divisor_2_16.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_16/divisor_2_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756846 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_2_16 " "Found entity 1: divisor_2_16" {  } { { "divisor_2_16.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_16/divisor_2_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698422756846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_2_16 divisor_2_16:div1 " "Elaborating entity \"divisor_2_16\" for hierarchy \"divisor_2_16:div1\"" {  } { { "divisor_2_25.vhd" "div1" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/divisores_frecuencia/divisor_2_25/divisor_2_25.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698422756846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_8/divisor_2_8.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_8/divisor_2_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_2_8-Behavioral " "Found design unit 1: divisor_2_8-Behavioral" {  } { { "divisor_2_8.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_8/divisor_2_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756877 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_2_8 " "Found entity 1: divisor_2_8" {  } { { "divisor_2_8.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_8/divisor_2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698422756877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_2_8 divisor_2_16:div1\|divisor_2_8:div1 " "Elaborating entity \"divisor_2_8\" for hierarchy \"divisor_2_16:div1\|divisor_2_8:div1\"" {  } { { "divisor_2_16.vhd" "div1" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_16/divisor_2_16.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698422756877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_4/divisor_2_4.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_4/divisor_2_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_2_4-Behavioral " "Found design unit 1: divisor_2_4-Behavioral" {  } { { "divisor_2_4.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_4/divisor_2_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756893 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_2_4 " "Found entity 1: divisor_2_4" {  } { { "divisor_2_4.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_4/divisor_2_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698422756893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_2_4 divisor_2_16:div1\|divisor_2_8:div1\|divisor_2_4:div1 " "Elaborating entity \"divisor_2_4\" for hierarchy \"divisor_2_16:div1\|divisor_2_8:div1\|divisor_2_4:div1\"" {  } { { "divisor_2_8.vhd" "div1" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_8/divisor_2_8.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698422756893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_2/divisor_2_2.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_2/divisor_2_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_2_2-Behavioral " "Found design unit 1: divisor_2_2-Behavioral" {  } { { "divisor_2_2.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_2/divisor_2_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756926 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_2_2 " "Found entity 1: divisor_2_2" {  } { { "divisor_2_2.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_2/divisor_2_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698422756926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_2_2 divisor_2_16:div1\|divisor_2_8:div1\|divisor_2_4:div1\|divisor_2_2:div1 " "Elaborating entity \"divisor_2_2\" for hierarchy \"divisor_2_16:div1\|divisor_2_8:div1\|divisor_2_4:div1\|divisor_2_2:div1\"" {  } { { "divisor_2_4.vhd" "div1" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_4/divisor_2_4.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698422756926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2/divisor_2.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2/divisor_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_2-Behavioral " "Found design unit 1: divisor_2-Behavioral" {  } { { "divisor_2.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2/divisor_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756940 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_2 " "Found entity 1: divisor_2" {  } { { "divisor_2.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2/divisor_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698422756940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_2 divisor_2_16:div1\|divisor_2_8:div1\|divisor_2_4:div1\|divisor_2_2:div1\|divisor_2:div1 " "Elaborating entity \"divisor_2\" for hierarchy \"divisor_2_16:div1\|divisor_2_8:div1\|divisor_2_4:div1\|divisor_2_2:div1\|divisor_2:div1\"" {  } { { "divisor_2_2.vhd" "div1" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2_2/divisor_2_2.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698422756940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/vhdl-components/flipflops/t_flipflop/t_flipflop.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/vhdl-components/flipflops/t_flipflop/t_flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-Behavioral " "Found design unit 1: t_flipflop-Behavioral" {  } { { "t_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/t_flipflop/t_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756972 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/t_flipflop/t_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698422756972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698422756972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop divisor_2_16:div1\|divisor_2_8:div1\|divisor_2_4:div1\|divisor_2_2:div1\|divisor_2:div1\|t_flipflop:div1 " "Elaborating entity \"t_flipflop\" for hierarchy \"divisor_2_16:div1\|divisor_2_8:div1\|divisor_2_4:div1\|divisor_2_2:div1\|divisor_2:div1\|t_flipflop:div1\"" {  } { { "divisor_2.vhd" "div1" { Text "c:/users/caminore/documents/quartus files/vhdl-components/divisores_frecuencia/divisor_2/divisor_2.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698422756972 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698422757933 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698422757933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698422757995 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698422757995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698422757995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698422757995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698422758019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 11:05:58 2023 " "Processing ended: Fri Oct 27 11:05:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698422758019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698422758019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698422758019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698422758019 ""}
