acom -O3 -work Processor -2002  $dsn/src/HalfAdder.vhd $dsn/src/FullAdder.vhd $dsn/src/Adder_16.vhd $dsn/src/Subtractor_16.vhd $dsn/src/Multiplier_16.vhd $dsn/src/Multiplexer_8to1.vhd $dsn/src/Multiplexer_8to1_by16.vhd $dsn/src/ALU_16.vhd $dsn/src/Multiplexer_2to1.vhd $dsn/src/Multiplexer_2to1_by16.vhd $dsn/src/RegisterFile.vhd $dsn/src/InstructionMemory.vhd $dsn/src/DataMemory.vhd $dsn/src/ControlUnit.vhd $dsn/src/SignExtend.vhd $dsn/src/PC_increment.vhd $dsn/src/ProgramCounter.vhd $dsn/src/Processor.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\HalfAdder.vhd
# Compile Entity "HalfAdder"
# Compile Architecture "Structural" of Entity "HalfAdder"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\FullAdder.vhd
# Compile Entity "FullAdder"
# Compile Architecture "Structural" of Entity "FullAdder"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Adder_16.vhd
# Compile Entity "Adder_16"
# Compile Architecture "Structural" of Entity "Adder_16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Subtractor_16.vhd
# Compile Entity "Subtractor_16"
# Compile Architecture "Structural" of Entity "Subtractor_16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Multiplier_16.vhd
# Compile Entity "Multiplier_16"
# Compile Architecture "Behavioral" of Entity "Multiplier_16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Multiplexer_8to1.vhd
# Compile Entity "Multiplexer_8to1"
# Compile Architecture "Structural" of Entity "Multiplexer_8to1"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Multiplexer_8to1_by16.vhd
# Compile Entity "Multiplexer_8to1_by16"
# Compile Architecture "Structural" of Entity "Multiplexer_8to1_by16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ALU_16.vhd
# Compile Entity "ALU_16"
# Compile Architecture "Structural" of Entity "ALU_16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Multiplexer_2to1.vhd
# Compile Entity "Multiplexer_2to1"
# Compile Architecture "Structural" of Entity "Multiplexer_2to1"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Multiplexer_2to1_by16.vhd
# Compile Entity "Multiplexer_2to1_by16"
# Compile Architecture "Structural" of Entity "Multiplexer_2to1_by16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\RegisterFile.vhd
# Compile Entity "reg"
# Compile Architecture "behavioral" of Entity "reg"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\InstructionMemory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\DataMemory.vhd
# Compile Entity "RAM"
# Compile Architecture "behavioral" of Entity "RAM"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ControlUnit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Structural" of Entity "ControlUnit"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\SignExtend.vhd
# Compile Entity "SignExtend"
# Compile Architecture "Structural" of Entity "SignExtend"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\PC_increment.vhd
# Compile Entity "PC_increment"
# Compile Architecture "Behavioral" of Entity "PC_increment"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ProgramCounter.vhd
# Compile Entity "PC"
# Compile Architecture "Behavioral" of Entity "PC"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Processor.vhd
# Compile Entity "Processor"
# Compile Architecture "structure" of Entity "Processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -work Processor -2002  $dsn/src/TestBench/ram_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\ram_TB.vhd
# Compile Entity "ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ram_tb"
# Error: COMP96_0015: TestBench/ram_TB.vhd : (56, 12): ';' expected.
# Error: COMP96_0019: TestBench/ram_TB.vhd : (56, 12): Keyword 'end' expected.
# Error: COMP96_0019: TestBench/ram_TB.vhd : (57, 7): Keyword 'process' expected.
# Error: COMP96_0015: TestBench/ram_TB.vhd : (58, 6): ';' expected.
# Error: COMP96_0016: TestBench/ram_TB.vhd : (58, 13): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_ram"
# Error: COMP96_0209: TestBench/ram_TB.vhd : (75, 6): Unknown architecture name used in configuration declaration.
# Compile failure 6 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work Processor -2002  $dsn/src/TestBench/ram_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\ram_TB.vhd
# Compile Entity "ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ram_tb"
# Compile Configuration "TESTBENCH_FOR_ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work Processor -2002  $dsn/src/TestBench/ram_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\ram_TB.vhd
# Compile Entity "ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ram_tb"
# Compile Configuration "TESTBENCH_FOR_ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work Processor -2002  $dsn/src/TestBench/ram_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\ram_TB.vhd
# Compile Entity "ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ram_tb"
# Compile Configuration "TESTBENCH_FOR_ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Design: Design Processor already active.
# 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ram_tb ram_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6982 kB (elbread=1023 elab2=5809 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  10:37 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: ram_tb (TB_ARCHITECTURE)
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ram_tb/UUT,  Process: line__36.
# RUNTIME: Fatal Error: RUNTIME_0047 DataMemory.vhd (30): Index 256 out of range (0 to 255).
# KERNEL: Time: 5120 ns,  Iteration: 1,  Instance: /ram_tb/UUT,  Process: RamProc.
# KERNEL: Stopped at time 5120 ns + 1.
# Error: Fatal error occurred during simulation.
# 5 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6982 kB (elbread=1023 elab2=5809 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  10:37 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: ram_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
run @100ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ram_tb/UUT,  Process: line__36.
# KERNEL: stopped at time: 100 ns
run @200ns
# KERNEL: stopped at time: 200 ns
acom -O3 -work Processor -2002  $dsn/src/HalfAdder.vhd $dsn/src/FullAdder.vhd $dsn/src/Adder_16.vhd $dsn/src/Subtractor_16.vhd $dsn/src/Multiplier_16.vhd $dsn/src/Multiplexer_8to1.vhd $dsn/src/Multiplexer_8to1_by16.vhd $dsn/src/ALU_16.vhd $dsn/src/Multiplexer_2to1.vhd $dsn/src/Multiplexer_2to1_by16.vhd $dsn/src/RegisterFile.vhd $dsn/src/InstructionMemory.vhd $dsn/src/DataMemory.vhd $dsn/src/ControlUnit.vhd $dsn/src/SignExtend.vhd $dsn/src/PC_increment.vhd $dsn/src/ProgramCounter.vhd $dsn/src/Processor.vhd $dsn/src/TestBench/ram_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\HalfAdder.vhd
# Compile Entity "HalfAdder"
# Compile Architecture "Structural" of Entity "HalfAdder"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\FullAdder.vhd
# Compile Entity "FullAdder"
# Compile Architecture "Structural" of Entity "FullAdder"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Adder_16.vhd
# Compile Entity "Adder_16"
# Compile Architecture "Structural" of Entity "Adder_16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Subtractor_16.vhd
# Compile Entity "Subtractor_16"
# Compile Architecture "Structural" of Entity "Subtractor_16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Multiplier_16.vhd
# Compile Entity "Multiplier_16"
# Compile Architecture "Behavioral" of Entity "Multiplier_16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Multiplexer_8to1.vhd
# Compile Entity "Multiplexer_8to1"
# Compile Architecture "Structural" of Entity "Multiplexer_8to1"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Multiplexer_8to1_by16.vhd
# Compile Entity "Multiplexer_8to1_by16"
# Compile Architecture "Structural" of Entity "Multiplexer_8to1_by16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ALU_16.vhd
# Compile Entity "ALU_16"
# Compile Architecture "Structural" of Entity "ALU_16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Multiplexer_2to1.vhd
# Compile Entity "Multiplexer_2to1"
# Compile Architecture "Structural" of Entity "Multiplexer_2to1"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Multiplexer_2to1_by16.vhd
# Compile Entity "Multiplexer_2to1_by16"
# Compile Architecture "Structural" of Entity "Multiplexer_2to1_by16"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\RegisterFile.vhd
# Compile Entity "reg"
# Compile Architecture "behavioral" of Entity "reg"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\InstructionMemory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\DataMemory.vhd
# Compile Entity "RAM"
# Compile Architecture "behavioral" of Entity "RAM"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ControlUnit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Structural" of Entity "ControlUnit"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\SignExtend.vhd
# Compile Entity "SignExtend"
# Compile Architecture "Structural" of Entity "SignExtend"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\PC_increment.vhd
# Compile Entity "PC_increment"
# Compile Architecture "Behavioral" of Entity "PC_increment"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ProgramCounter.vhd
# Compile Entity "PC"
# Compile Architecture "Behavioral" of Entity "PC"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\Processor.vhd
# Compile Entity "Processor"
# Compile Architecture "structure" of Entity "Processor"
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\ram_TB.vhd
# Compile Entity "ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ram_tb"
# Compile Configuration "TESTBENCH_FOR_ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6982 kB (elbread=1023 elab2=5809 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  10:39 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: ram_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
run @100ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ram_tb/UUT,  Process: line__36.
# KERNEL: stopped at time: 100 ns
acom -O3 -work Processor -2002  $dsn/src/DataMemory.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\DataMemory.vhd
# Compile Entity "RAM"
# Compile Architecture "behavioral" of Entity "RAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6982 kB (elbread=1023 elab2=5809 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  10:41 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: ram_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
run @500ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ram_tb/UUT,  Process: line__36.
# KERNEL: stopped at time: 500 ns
endsim
#  Simulation has been stopped
# Adding file E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ram_tb_Simulation.asdb ... Done
# Adding file E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ram_tb_Simulation.awc ... Done
# Adding file E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ram_tb_Simulation.awc ... Done
acom -O3 -work Processor -2002  $dsn/src/TestBench/instructionmemory_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\instructionmemory_TB.vhd
# Compile Entity "instructionmemory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instructionmemory_tb"
# Compile Configuration "TESTBENCH_FOR_instructionmemory"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -work Processor -2002  $dsn/src/TestBench/instructionmemory_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\instructionmemory_TB.vhd
# Compile Entity "instructionmemory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instructionmemory_tb"
# Compile Configuration "TESTBENCH_FOR_instructionmemory"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+instructionmemory_tb instructionmemory_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6973 kB (elbread=1023 elab2=5800 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  10:51 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: instructionmemory_tb (TB_ARCHITECTURE)
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
run @500ns
# RUNTIME: Fatal Error: RUNTIME_0047 InstructionMemory.vhd (42): Index 15 out of range (14 downto 0).
# KERNEL: Time: 300 ns,  Iteration: 1,  Instance: /instructionmemory_tb/UUT,  Process: line__20.
# KERNEL: Stopped at time 300 ns + 1.
# Error: Fatal error occurred during simulation.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6973 kB (elbread=1023 elab2=5800 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  10:52 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: instructionmemory_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
run @300ns
# RUNTIME: Fatal Error: RUNTIME_0047 InstructionMemory.vhd (42): Index 15 out of range (14 downto 0).
# KERNEL: Time: 300 ns,  Iteration: 1,  Instance: /instructionmemory_tb/UUT,  Process: line__20.
# KERNEL: stopped at time: 300 ns
# Error: Fatal error occurred during simulation.
acom -O3 -work Processor -2002  $dsn/src/InstructionMemory.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\InstructionMemory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6973 kB (elbread=1023 elab2=5800 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  10:54 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: instructionmemory_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
run @300ns
# RUNTIME: Fatal Error: RUNTIME_0047 InstructionMemory.vhd (42): Index 15 out of range (0 to 14).
# KERNEL: Time: 300 ns,  Iteration: 1,  Instance: /instructionmemory_tb/UUT,  Process: line__20.
# KERNEL: stopped at time: 300 ns
# Error: Fatal error occurred during simulation.
endsim
#  Simulation has been stopped
# Adding file E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\InstructionMemory_tb_Simulation.asdb ... Done
# Adding file E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\InstructionMemory_tb_Simulation.awc ... Done
