ARM GAS  /tmp/cciGlwTO.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ux_host_stack_bandwidth_release.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c"
  20              		.section	.text._ux_host_stack_bandwidth_release,"ax",%progbits
  21              		.align	1
  22              		.global	_ux_host_stack_bandwidth_release
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	_ux_host_stack_bandwidth_release:
  28              	.LVL0:
  29              	.LFB11:
   1:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**************************************************************************/
   2:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */
   3:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */
   5:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*       This software is licensed under the Microsoft Software License   */
   6:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*       and in the root directory of this software.                      */
   9:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */
  10:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**************************************************************************/
  11:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
  12:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
  13:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**************************************************************************/
  14:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**************************************************************************/
  15:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**                                                                       */ 
  16:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /** USBX Component                                                        */ 
  17:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**                                                                       */
  18:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**   Host Stack                                                          */
  19:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**                                                                       */
  20:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**************************************************************************/
  21:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**************************************************************************/
  22:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
  23:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
  24:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /* Include necessary system files.  */
  25:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
  26:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** #define UX_SOURCE_CODE
  27:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
  28:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** #include "ux_api.h"
  29:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** #include "ux_host_stack.h"
ARM GAS  /tmp/cciGlwTO.s 			page 2


  30:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
  31:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
  32:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** #if UX_MAX_DEVICES > 1
  33:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**************************************************************************/ 
  34:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  35:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*  FUNCTION                                               RELEASE        */ 
  36:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  37:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    _ux_host_stack_bandwidth_release                    PORTABLE C      */ 
  38:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                           6.1          */
  39:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*  AUTHOR                                                                */
  40:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */
  41:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    Chaoqiong Xiao, Microsoft Corporation                               */
  42:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */
  43:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*  DESCRIPTION                                                           */
  44:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  45:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    This function will release bandwidth for a periodic endpoint. The   */ 
  46:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    bandwidth requirement is calculated by the MaxPacketSize field of   */
  47:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    endpoint and the speed of the endpoint. If the device is on a 1.1   */ 
  48:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    bus or it is a 1.1 device behind a 2.0 hub on a 2.0 bus, the device */
  49:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    bandwidth must be multiplied by 8 on the 1.1 segment.               */
  50:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */
  51:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    This algorithm takes into account both TT bandwidth and HCD         */ 
  52:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    bandwidth. The TTs are attached to the device structure and not the */ 
  53:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    hub structure in order to make the stack agnostic of the hub class. */ 
  54:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  55:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*  INPUT                                                                 */ 
  56:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  57:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    HCD                                   Pointer to HCD                */ 
  58:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    endpoint                              Pointer to endpoint           */ 
  59:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  60:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*  OUTPUT                                                                */ 
  61:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  62:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    None                                                                */ 
  63:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  64:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*  CALLS                                                                 */ 
  65:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  66:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    None                                                                */ 
  67:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  68:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*  CALLED BY                                                             */ 
  69:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  70:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    USBX Components                                                     */ 
  71:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  72:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*  RELEASE HISTORY                                                       */ 
  73:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  74:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*    DATE              NAME                      DESCRIPTION             */ 
  75:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */ 
  76:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
  77:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
  78:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                            optimized based on compile  */
  79:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                            definitions,                */
  80:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                            resulting in version 6.1    */
  81:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*                                                                        */
  82:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /**************************************************************************/
  83:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** VOID  _ux_host_stack_bandwidth_release(UX_HCD *hcd, UX_ENDPOINT *endpoint)
  84:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** {
  30              		.loc 1 84 1 view -0
  31              		.cfi_startproc
ARM GAS  /tmp/cciGlwTO.s 			page 3


  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 84 1 is_stmt 0 view .LVU1
  35 0000 30B5     		push	{r4, r5, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 12
  38              		.cfi_offset 4, -12
  39              		.cfi_offset 5, -8
  40              		.cfi_offset 14, -4
  41 0002 85B0     		sub	sp, sp, #20
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 32
  44 0004 8446     		mov	ip, r0
  45 0006 0D46     		mov	r5, r1
  85:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
  86:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** UX_DEVICE       *device;
  46              		.loc 1 86 1 is_stmt 1 view .LVU2
  87:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** UX_DEVICE       *parent_device;
  47              		.loc 1 87 1 view .LVU3
  88:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** USHORT          hcd_bandwidth_claimed;
  48              		.loc 1 88 1 view .LVU4
  89:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** USHORT          max_packet_size;
  49              		.loc 1 89 1 view .LVU5
  90:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** LONG            packet_size;
  50              		.loc 1 90 1 view .LVU6
  91:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** USHORT          tt_bandwidth_claimed =  0;
  51              		.loc 1 91 1 view .LVU7
  52              	.LVL1:
  92:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** ULONG           port_index;
  53              		.loc 1 92 1 view .LVU8
  93:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** ULONG           port_map;
  54              		.loc 1 93 1 view .LVU9
  94:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** ULONG           tt_index;
  55              		.loc 1 94 1 view .LVU10
  95:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** const UCHAR     overheads[4][3] = {
  56              		.loc 1 95 1 view .LVU11
  57              		.loc 1 95 17 is_stmt 0 view .LVU12
  58 0008 394B     		ldr	r3, .L19
  59 000a 93E80700 		ldm	r3, {r0, r1, r2}
  60              	.LVL2:
  61              		.loc 1 95 17 view .LVU13
  62 000e 04AB     		add	r3, sp, #16
  63 0010 03E90700 		stmdb	r3, {r0, r1, r2}
  96:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** /*   LS  FS   HS   */
  97:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     {63, 45, 173}, /* Control */
  98:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     { 0,  9,  38}, /* Isochronous */
  99:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     { 0, 13,  55}, /* Bulk */
 100:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     {19, 13,  55}  /* Interrupt */
 101:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** };
 102:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 103:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* Get the pointer to the device.  */
 104:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     device =  endpoint -> ux_endpoint_device;
  64              		.loc 1 104 5 is_stmt 1 view .LVU14
  65              		.loc 1 104 12 is_stmt 0 view .LVU15
  66 0014 EA6A     		ldr	r2, [r5, #44]
  67              	.LVL3:
 105:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
ARM GAS  /tmp/cciGlwTO.s 			page 4


 106:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* Calculate the bandwidth. From USB spec.
 107:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      *
 108:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * The frame unit consumed per byte is like follow:
 109:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      *              Bytes/FrameUnit     FrameUnit/byte  FrameUnit/byte
 110:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      *              (Overhead included) (HS baseline)   (FS baseline)
 111:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * Low Speed       187.5                40             8
 112:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * Full Speed     1500                   5             1
 113:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * High Speed     7500                   1            1/5
 114:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * 
 115:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * The overhead is like follow:
 116:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      *               Control Isochronous Bulk Interrupt
 117:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * bmAttribute     (0)       (1)     (2)     (3)
 118:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * Low Speed        63       --      --      19
 119:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * Full Speed       45        9      13      13
 120:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * High Speed      173       38      55      55
 121:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * 
 122:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
 123:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****      */
 124:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 125:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* Get maximum packet size.  */
 126:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
  68              		.loc 1 126 5 is_stmt 1 view .LVU16
  69              		.loc 1 126 58 is_stmt 0 view .LVU17
  70 0016 E869     		ldr	r0, [r5, #28]
  71              		.loc 1 126 22 view .LVU18
  72 0018 C0F30A03 		ubfx	r3, r0, #0, #11
  73              	.LVL4:
 127:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 128:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* Rough time for possible Bit Stuffing.  */
 129:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     packet_size = (max_packet_size * 7 + 5) / 6;
  74              		.loc 1 129 5 is_stmt 1 view .LVU19
  75              		.loc 1 129 36 is_stmt 0 view .LVU20
  76 001c C3EBC303 		rsb	r3, r3, r3, lsl #3
  77              	.LVL5:
  78              		.loc 1 129 40 view .LVU21
  79 0020 0533     		adds	r3, r3, #5
  80              		.loc 1 129 17 view .LVU22
  81 0022 3449     		ldr	r1, .L19+4
  82 0024 81FB031E 		smull	r1, lr, r1, r3
  83 0028 AEEBE37E 		sub	lr, lr, r3, asr #31
  84              	.LVL6:
 130:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 131:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* Add overhead.  */
 132:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYP
  85              		.loc 1 132 5 is_stmt 1 view .LVU23
  86              		.loc 1 132 64 is_stmt 0 view .LVU24
  87 002c AB69     		ldr	r3, [r5, #24]
  88              		.loc 1 132 78 view .LVU25
  89 002e 03F00303 		and	r3, r3, #3
  90              		.loc 1 132 110 view .LVU26
  91 0032 1169     		ldr	r1, [r2, #16]
  92              		.loc 1 132 102 view .LVU27
  93 0034 03EB4303 		add	r3, r3, r3, lsl #1
  94 0038 1033     		adds	r3, r3, #16
  95 003a 6B44     		add	r3, sp, r3
  96 003c 0B44     		add	r3, r3, r1
  97 003e 13F80C3C 		ldrb	r3, [r3, #-12]	@ zero_extendqisi2
ARM GAS  /tmp/cciGlwTO.s 			page 5


  98              		.loc 1 132 17 view .LVU28
  99 0042 7344     		add	r3, r3, lr
 100              	.LVL7:
 133:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     max_packet_size = (USHORT)packet_size;
 101              		.loc 1 133 5 is_stmt 1 view .LVU29
 102              		.loc 1 133 21 is_stmt 0 view .LVU30
 103 0044 9BB2     		uxth	r3, r3
 104              	.LVL8:
 134:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 135:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* Check for high-speed endpoint.  */
 136:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 105              		.loc 1 136 5 is_stmt 1 view .LVU31
 106              		.loc 1 136 8 is_stmt 0 view .LVU32
 107 0046 0229     		cmp	r1, #2
 108 0048 1CD0     		beq	.L16
 109              	.L2:
 137:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     {
 138:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 139:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         /* Get number of transactions.  */
 140:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         max_packet_size = (USHORT)(max_packet_size *
 141:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                     (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSAC
 142:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                         UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 143:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     }
 144:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 145:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
 146:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     if (hcd -> ux_hcd_version != 0x200)
 110              		.loc 1 146 5 is_stmt 1 view .LVU33
 111              		.loc 1 146 13 is_stmt 0 view .LVU34
 112 004a DCF89000 		ldr	r0, [ip, #144]
 113              		.loc 1 146 8 view .LVU35
 114 004e B0F5007F 		cmp	r0, #512
 115 0052 27D0     		beq	.L3
 147:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     {
 148:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 149:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 116              		.loc 1 149 9 is_stmt 1 view .LVU36
 117              		.loc 1 149 12 is_stmt 0 view .LVU37
 118 0054 E9B9     		cbnz	r1, .L4
 150:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             /* Low speed transfer takes 40x more units than high speed. */
 151:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 119              		.loc 1 151 13 is_stmt 1 view .LVU38
 120              		.loc 1 151 35 is_stmt 0 view .LVU39
 121 0056 03EB8303 		add	r3, r3, r3, lsl #2
 122              	.LVL9:
 123              		.loc 1 151 35 view .LVU40
 124 005a DB00     		lsls	r3, r3, #3
 125 005c 9BB2     		uxth	r3, r3
 126              	.LVL10:
  91:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** ULONG           port_index;
 127              		.loc 1 91 17 view .LVU41
 128 005e 0024     		movs	r4, #0
 129              	.LVL11:
 130              	.L5:
 152:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         else
 153:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         {
 154:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 155:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
ARM GAS  /tmp/cciGlwTO.s 			page 6


 156:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 /* Full speed transfer takes 5x more units than high speed. */
 157:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 158:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             else
 159:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 /* Use high speed timing as base for bus bandwidth calculation. */
 160:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 161:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         }
 162:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     }
 163:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     else        
 164:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     {
 165:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****  
 166:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 167:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 168:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             /* Low speed transfer takes 8x more units than full speed. */
 169:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 170:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         else
 171:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             /* Use full speed timing as base for TT bandwidth calculation. */
 172:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             tt_bandwidth_claimed =  (USHORT)max_packet_size;
 173:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     }
 174:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 175:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* Free the HCD bandwidth.  */
 176:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     hcd -> ux_hcd_available_bandwidth +=  hcd_bandwidth_claimed;
 131              		.loc 1 176 5 is_stmt 1 view .LVU42
 132              		.loc 1 176 9 is_stmt 0 view .LVU43
 133 0060 DCF88C10 		ldr	r1, [ip, #140]
 134              	.LVL12:
 135              		.loc 1 176 39 view .LVU44
 136 0064 0B44     		add	r3, r3, r1
 137              	.LVL13:
 138              		.loc 1 176 39 view .LVU45
 139 0066 CCF88C30 		str	r3, [ip, #140]
 140              	.LVL14:
 177:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 178:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* We need to take care of the case where the endpoint belongs to a USB 1.1
 179:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****        device that sits behind a 2.0 hub. We ignore cases where the device
 180:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****        is either high speed or the bus is 1.1.  */
 181:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 141              		.loc 1 181 5 is_stmt 1 view .LVU46
 142              		.loc 1 181 17 is_stmt 0 view .LVU47
 143 006a 1369     		ldr	r3, [r2, #16]
 144              		.loc 1 181 8 view .LVU48
 145 006c 022B     		cmp	r3, #2
 146 006e 25D0     		beq	.L1
 147              		.loc 1 181 61 discriminator 1 view .LVU49
 148 0070 B0F5007F 		cmp	r0, #512
 149 0074 22D1     		bne	.L1
 182:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     {
 183:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 184:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         /* The device is high speed, therefore no need for TT.  */
 185:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         return;
 186:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     }
 187:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 188:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
 189:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     parent_device =  device -> ux_device_parent;
 150              		.loc 1 189 5 is_stmt 1 view .LVU50
 151              		.loc 1 189 19 is_stmt 0 view .LVU51
 152 0076 D2F81831 		ldr	r3, [r2, #280]
 153              	.LVL15:
ARM GAS  /tmp/cciGlwTO.s 			page 7


 190:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     if (parent_device == UX_NULL)
 154              		.loc 1 190 5 is_stmt 1 view .LVU52
 155              		.loc 1 190 8 is_stmt 0 view .LVU53
 156 007a FBB1     		cbz	r3, .L1
 191:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     {
 192:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 193:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         /* We are at the root, must be a 1.1 controller then! */
 194:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         return;
 195:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     }
 196:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 197:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* We get here when the parent is a hub. The problem occurs when the hub is itself 
 198:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****        connected to a chain of hubs. We need to find the first 2.0 hub parent to this chain 
 199:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****        to check the TT. We need to remember the port on which the first 1.1 device is 
 200:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****        hooked to.  */
 201:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     port_index =  device -> ux_device_port_location - 1;
 157              		.loc 1 201 5 is_stmt 1 view .LVU54
 158              		.loc 1 201 26 is_stmt 0 view .LVU55
 159 007c D2F81021 		ldr	r2, [r2, #272]
 160              	.LVL16:
 161              		.loc 1 201 16 view .LVU56
 162 0080 013A     		subs	r2, r2, #1
 163              	.LVL17:
 202:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 203:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* Scan the chain of hubs upward.  */
 204:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     while (parent_device != UX_NULL)
 164              		.loc 1 204 5 is_stmt 1 view .LVU57
 165              		.loc 1 204 11 is_stmt 0 view .LVU58
 166 0082 22E0     		b	.L7
 167              	.LVL18:
 168              	.L16:
 140:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                     (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSAC
 169              		.loc 1 140 9 is_stmt 1 view .LVU59
 141:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                         UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 170              		.loc 1 141 112 is_stmt 0 view .LVU60
 171 0084 C0F3C120 		ubfx	r0, r0, #11, #2
 140:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                     (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSAC
 172              		.loc 1 140 27 view .LVU61
 173 0088 0130     		adds	r0, r0, #1
 140:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                     (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSAC
 174              		.loc 1 140 25 view .LVU62
 175 008a 10FB03F3 		smulbb	r3, r0, r3
 176              	.LVL19:
 140:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                     (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSAC
 177              		.loc 1 140 25 view .LVU63
 178 008e 9BB2     		uxth	r3, r3
 179              	.LVL20:
 140:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                     (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSAC
 180              		.loc 1 140 25 view .LVU64
 181 0090 DBE7     		b	.L2
 182              	.L4:
 155:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 /* Full speed transfer takes 5x more units than high speed. */
 183              		.loc 1 155 13 is_stmt 1 view .LVU65
 155:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 /* Full speed transfer takes 5x more units than high speed. */
 184              		.loc 1 155 16 is_stmt 0 view .LVU66
 185 0092 0129     		cmp	r1, #1
 186 0094 01D0     		beq	.L17
  91:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** ULONG           port_index;
ARM GAS  /tmp/cciGlwTO.s 			page 8


 187              		.loc 1 91 17 view .LVU67
 188 0096 0024     		movs	r4, #0
 189 0098 E2E7     		b	.L5
 190              	.L17:
 157:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             else
 191              		.loc 1 157 17 is_stmt 1 view .LVU68
 157:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             else
 192              		.loc 1 157 39 is_stmt 0 view .LVU69
 193 009a 03EB8303 		add	r3, r3, r3, lsl #2
 194              	.LVL21:
 157:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             else
 195              		.loc 1 157 39 view .LVU70
 196 009e 9BB2     		uxth	r3, r3
 197              	.LVL22:
  91:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** ULONG           port_index;
 198              		.loc 1 91 17 view .LVU71
 199 00a0 0024     		movs	r4, #0
 200 00a2 DDE7     		b	.L5
 201              	.LVL23:
 202              	.L3:
 166:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 203              		.loc 1 166 9 is_stmt 1 view .LVU72
 167:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             /* Low speed transfer takes 8x more units than full speed. */
 204              		.loc 1 167 9 view .LVU73
 167:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             /* Low speed transfer takes 8x more units than full speed. */
 205              		.loc 1 167 12 is_stmt 0 view .LVU74
 206 00a4 11B9     		cbnz	r1, .L14
 169:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         else
 207              		.loc 1 169 13 is_stmt 1 view .LVU75
 169:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         else
 208              		.loc 1 169 34 is_stmt 0 view .LVU76
 209 00a6 DC00     		lsls	r4, r3, #3
 210 00a8 A4B2     		uxth	r4, r4
 211              	.LVL24:
 169:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         else
 212              		.loc 1 169 34 view .LVU77
 213 00aa D9E7     		b	.L5
 214              	.LVL25:
 215              	.L14:
 172:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     }
 216              		.loc 1 172 34 view .LVU78
 217 00ac 1C46     		mov	r4, r3
 218 00ae D7E7     		b	.L5
 219              	.LVL26:
 220              	.L18:
 205:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     {
 206:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 207:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         /* Check for a high speed device.  */
 208:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 209:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         {
 210:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 211:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             /* The device is a high speed hub, find the TT that manages the port. 
 212:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                The first 1.1 device is connected to. First we calculate the port mapping bit.  */
 213:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             port_map =  (ULONG)(1 << port_index);
 214:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 215:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             /* Parse all the TTs attached to the hub.  */
 216:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
ARM GAS  /tmp/cciGlwTO.s 			page 9


 217:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             {
 218:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 219:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 /* Check if this TT owns the port where the device is attached.  */
 220:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map)
 221:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 {
 222:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 223:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                     /* We have found the port, check if the tt can give us the bandwidth
 224:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                        we want to claim.  */
 225:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                     parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth +=  tt_band
 221              		.loc 1 225 21 is_stmt 1 view .LVU79
 222              		.loc 1 225 64 is_stmt 0 view .LVU80
 223 00b0 2432     		adds	r2, r2, #36
 224              	.LVL27:
 225              		.loc 1 225 64 view .LVU81
 226 00b2 03EBC203 		add	r3, r3, r2, lsl #3
 227              	.LVL28:
 228              		.loc 1 225 64 view .LVU82
 229 00b6 5A68     		ldr	r2, [r3, #4]
 230              	.LVL29:
 231              		.loc 1 225 89 view .LVU83
 232 00b8 1444     		add	r4, r4, r2
 233              	.LVL30:
 234              		.loc 1 225 89 view .LVU84
 235 00ba 5C60     		str	r4, [r3, #4]
 226:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                     return;
 236              		.loc 1 226 21 is_stmt 1 view .LVU85
 237              	.LVL31:
 238              	.L1:
 227:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 }
 228:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             }
 229:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 230:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             /* We should never get here!!!!! */
 231:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             return;
 232:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         }
 233:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 234:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         /* We now remember where this hub is located on the parent.  */
 235:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         port_index =  parent_device -> ux_device_port_location - 1;
 236:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         
 237:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         /* We go up one level in the hub chain.  */
 238:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         parent_device =  parent_device -> ux_device_parent;
 239:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     }
 240:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 241:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     /* We get here when we have not found a 2.0 hub in the list and we got
 242:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****        to the root port.  */
 243:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     return;
 244:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** }
 239              		.loc 1 244 1 is_stmt 0 view .LVU86
 240 00bc 05B0     		add	sp, sp, #20
 241              	.LCFI2:
 242              		.cfi_remember_state
 243              		.cfi_def_cfa_offset 12
 244              		@ sp needed
 245 00be 30BD     		pop	{r4, r5, pc}
 246              	.LVL32:
 247              	.L8:
 248              	.LCFI3:
 249              		.cfi_restore_state
ARM GAS  /tmp/cciGlwTO.s 			page 10


 235:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         
 250              		.loc 1 235 9 is_stmt 1 view .LVU87
 235:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         
 251              		.loc 1 235 37 is_stmt 0 view .LVU88
 252 00c0 D3F81021 		ldr	r2, [r3, #272]
 253              	.LVL33:
 235:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         
 254              		.loc 1 235 20 view .LVU89
 255 00c4 013A     		subs	r2, r2, #1
 256              	.LVL34:
 238:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     }
 257              		.loc 1 238 9 is_stmt 1 view .LVU90
 238:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     }
 258              		.loc 1 238 23 is_stmt 0 view .LVU91
 259 00c6 D3F81831 		ldr	r3, [r3, #280]
 260              	.LVL35:
 261              	.L7:
 204:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****     {
 262              		.loc 1 204 26 is_stmt 1 view .LVU92
 263 00ca 002B     		cmp	r3, #0
 264 00cc F6D0     		beq	.L1
 208:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         {
 265              		.loc 1 208 9 view .LVU93
 208:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         {
 266              		.loc 1 208 27 is_stmt 0 view .LVU94
 267 00ce 1969     		ldr	r1, [r3, #16]
 208:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****         {
 268              		.loc 1 208 12 view .LVU95
 269 00d0 0229     		cmp	r1, #2
 270 00d2 F5D1     		bne	.L8
 213:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 271              		.loc 1 213 13 is_stmt 1 view .LVU96
 213:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c **** 
 272              		.loc 1 213 35 is_stmt 0 view .LVU97
 273 00d4 0120     		movs	r0, #1
 274 00d6 9040     		lsls	r0, r0, r2
 275              	.LVL36:
 216:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             {
 276              		.loc 1 216 13 is_stmt 1 view .LVU98
 216:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             {
 277              		.loc 1 216 27 is_stmt 0 view .LVU99
 278 00d8 0022     		movs	r2, #0
 279              	.LVL37:
 280              	.L9:
 216:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             {
 281              		.loc 1 216 41 is_stmt 1 discriminator 1 view .LVU100
 282 00da 072A     		cmp	r2, #7
 283 00dc EED8     		bhi	.L1
 220:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 {
 284              		.loc 1 220 17 view .LVU101
 220:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 {
 285              		.loc 1 220 65 is_stmt 0 view .LVU102
 286 00de 02F12401 		add	r1, r2, #36
 287 00e2 53F83110 		ldr	r1, [r3, r1, lsl #3]
 220:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****                 {
 288              		.loc 1 220 20 view .LVU103
 289 00e6 0142     		tst	r1, r0
ARM GAS  /tmp/cciGlwTO.s 			page 11


 290 00e8 E2D1     		bne	.L18
 216:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             {
 291              		.loc 1 216 62 is_stmt 1 discriminator 2 view .LVU104
 292 00ea 0132     		adds	r2, r2, #1
 293              	.LVL38:
 216:./Middlewares/ST/usbx/common/core/src/ux_host_stack_bandwidth_release.c ****             {
 294              		.loc 1 216 62 is_stmt 0 discriminator 2 view .LVU105
 295 00ec F5E7     		b	.L9
 296              	.L20:
 297 00ee 00BF     		.align	2
 298              	.L19:
 299 00f0 00000000 		.word	.LANCHOR0
 300 00f4 ABAAAA2A 		.word	715827883
 301              		.cfi_endproc
 302              	.LFE11:
 304              		.section	.rodata
 305              		.align	2
 306              		.set	.LANCHOR0,. + 0
 307              	.LC0:
 308 0000 3F2DAD   		.ascii	"?-\255"
 309 0003 000926   		.ascii	"\000\011&"
 310 0006 000D37   		.ascii	"\000\0157"
 311 0009 130D37   		.ascii	"\023\0157"
 312              		.text
 313              	.Letext0:
 314              		.file 2 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h"
 315              		.file 3 "./Middlewares/ST/threadx/common/inc/tx_api.h"
 316              		.file 4 "./Middlewares/ST/usbx/common/core/inc/ux_api.h"
ARM GAS  /tmp/cciGlwTO.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 ux_host_stack_bandwidth_release.c
     /tmp/cciGlwTO.s:21     .text._ux_host_stack_bandwidth_release:00000000 $t
     /tmp/cciGlwTO.s:27     .text._ux_host_stack_bandwidth_release:00000000 _ux_host_stack_bandwidth_release
     /tmp/cciGlwTO.s:299    .text._ux_host_stack_bandwidth_release:000000f0 $d
     /tmp/cciGlwTO.s:305    .rodata:00000000 $d

NO UNDEFINED SYMBOLS
