$date
	Sat Oct 22 23:33:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#114699
b1 !
1"
#114702
b1 &
b1 %
1$
#114703
0"
#114706
1#
#114710
b0 &
0#
b0 %
0$
#1039190
b11101 &
b11101 %
1$
b11101 !
1"
#1039191
0"
#1039194
b1011000 &
b1011000 %
#1039198
b101100 &
b101100 %
#1039202
b10110 &
b10110 %
#1039206
b1011 &
b1011 %
#1039210
b100010 &
b100010 %
#1039214
b10001 &
b10001 %
#1039218
b110100 &
b110100 %
#1039222
b11010 &
b11010 %
#1039226
b1101 &
b1101 %
#1039230
b101000 &
b101000 %
#1039234
b10100 &
b10100 %
#1039238
b1010 &
b1010 %
#1039242
b101 &
b101 %
#1039246
b10000 &
b10000 %
#1039250
b1000 &
b1000 %
#1039254
b100 &
b100 %
#1039258
b10 &
b10 %
#1039262
b1 &
1#
b1 %
#1039266
b0 &
b0 %
0#
0$
#2067482
b11000 &
b11000 %
1$
b11000 !
1"
#2067483
0"
#2067486
b1100 &
b1100 %
#2067490
b110 &
b110 %
#2067494
b11 &
b11 %
#2067498
b1010 &
b1010 %
#2067502
b101 &
b101 %
#2067506
b10000 &
b10000 %
#2067510
b1000 &
b1000 %
#2067514
b100 &
b100 %
#2067518
b10 &
b10 %
#2067522
b1 &
b1 %
1#
#2067526
b0 &
0#
b0 %
0$
#4500012
