#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x19d42a0 .scope module, "userlogic_test" "userlogic_test" 2 5;
 .timescale -9 -11;
P_0x199dee8 .param/l "ADDR_WIDTH" 2 9, +C4<01111>;
P_0x199df10 .param/l "AXIS_DWIDTH" 2 7, +C4<0100000>;
P_0x199df38 .param/l "BUF_SIZE" 2 8, +C4<01000000000000000>;
P_0x199df60 .param/l "NUM_READ_OUT_MUX_BITS" 2 11, +C4<0>;
v0x1a1a920_0 .var "clk", 0 0;
v0x1a1a9a0_0 .var "cycle_count", 32 1;
RS_0x7f6af0a97888 .resolv tri, L_0x1a1e400, L_0x1a1e5a0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1a1aa40_0 .net8 "data_out", 31 0, RS_0x7f6af0a97888; 2 drivers
v0x1a1aae0_0 .var/i "dump_vars", 31 0;
v0x1a1ab60_0 .var "dump_vars_filename", 8192 1;
v0x1a1ac00_0 .var/i "i", 31 0;
v0x1a1ace0_0 .var "image_n_columns", 9 0;
v0x1a1ad80_0 .var "image_n_rows", 9 0;
v0x1a1ae20_0 .var "input_buffer_filename", 8192 1;
v0x1a1aec0_0 .var "instr_mem_filename", 8192 1;
v0x1a1af60 .array "intermediate_data_out", 0 1;
v0x1a1af60_0 .net v0x1a1af60 0, 15 0, v0x1a05830_0; 1 drivers
v0x1a1af60_1 .net v0x1a1af60 1, 15 0, v0x1a04700_0; 1 drivers
RS_0x7f6af0a97a08 .resolv tri, L_0x1a1c510, L_0x1a1ce50, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1a1b000_0 .net8 "intermediate_read_data", 63 0, RS_0x7f6af0a97a08; 2 drivers
v0x1a1b080_0 .var "num_cycles", 32 1;
v0x1a1b100_0 .var "out_end_addr", 32 0;
v0x1a1b220_0 .var "out_start_addr", 32 0;
v0x1a1b2c0_0 .var/i "outfile", 31 0;
v0x1a1b180 .array "output_buffer_addr", 0 1;
v0x1a1b180_0 .net v0x1a1b180 0, 31 0, L_0x1a1d840; 1 drivers
v0x1a1b180_1 .net v0x1a1b180 1, 31 0, L_0x1a1e270; 1 drivers
v0x1a1b450_0 .var "output_buffer_filename", 8192 1;
v0x1a1b570_0 .var "read_addr", 14 0;
v0x1a1b5f0_0 .var/i "read_input_buffer", 31 0;
v0x1a1b4d0_0 .var/i "read_instr_mem", 31 0;
v0x1a1b720_0 .var/i "result", 31 0;
v0x1a1b670_0 .var "rst_n", 0 0;
v0x1a1b860_0 .var "test_result_filename", 8192 1;
v0x1a1b7a0_0 .var "ul_command", 31 0;
v0x1a1b9b0_0 .net "ul_instr", 31 0, v0x1a1a760_0; 1 drivers
v0x1a1b8e0_0 .net "ul_instr_addr", 31 0, C4<00000000000000000000000000000000>; 1 drivers
RS_0x7f6af0a974c8 .resolv tri, L_0x1a20df0, L_0x1a21d90, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1a1bb10_0 .net8 "ul_read_addr", 63 0, RS_0x7f6af0a974c8; 2 drivers
RS_0x7f6af0a973d8 .resolv tri, L_0x1a1c5b0, L_0x1a1cef0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1a1ba30_0 .net8 "ul_read_data", 31 0, RS_0x7f6af0a973d8; 2 drivers
v0x1a1bc80_0 .net "ul_status", 31 0, L_0x1a28760; 1 drivers
v0x1a1bb90_0 .net "ul_test", 31 0, C4<00000000000000000000000000000000>; 1 drivers
RS_0x7f6af0a96748 .resolv tri, L_0x1a25700, L_0x1a25cf0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1a1be00_0 .net8 "ul_write_addr", 63 0, RS_0x7f6af0a96748; 2 drivers
v0x1a1bd00_0 .net "ul_write_data", 31 0, L_0x1a27ae0; 1 drivers
RS_0x7f6af0a967a8 .resolv tri, L_0x1a26330, L_0x1a26900, L_0x1a26f10, L_0x1a274d0;
v0x1a1bd80_0 .net8 "ul_write_en", 3 0, RS_0x7f6af0a967a8; 4 drivers
v0x1a1bfa0_0 .var/i "write_output_buffer", 31 0;
v0x1a1c020_0 .var/i "write_test_result", 31 0;
L_0x1a1be80 .part RS_0x7f6af0a974c8, 0, 15;
L_0x1a1c510 .part/pv v0x1a07230_0, 0, 32, 64;
L_0x1a1c5b0 .part/pv L_0x1a1c6e0, 0, 16, 32;
L_0x1a1c6e0 .part RS_0x7f6af0a97a08, 0, 16;
L_0x1a1c7d0 .part RS_0x7f6af0a974c8, 32, 15;
L_0x1a1ce50 .part/pv v0x1a06590_0, 32, 32, 64;
L_0x1a1cef0 .part/pv L_0x1a1cf90, 16, 16, 32;
L_0x1a1cf90 .part RS_0x7f6af0a97a08, 48, 16;
L_0x1a1d1b0 .part RS_0x7f6af0a967a8, 0, 2;
L_0x1a1d2e0 .part L_0x1a27ae0, 0, 16;
L_0x1a1d440 .part RS_0x7f6af0a967a8, 1, 1;
L_0x1a1d510 .part RS_0x7f6af0a967a8, 0, 1;
L_0x1a1d610 .part RS_0x7f6af0a96748, 0, 32;
L_0x1a1da70 .part RS_0x7f6af0a967a8, 2, 2;
L_0x1a1db90 .part L_0x1a27ae0, 16, 16;
L_0x1a1dc30 .part RS_0x7f6af0a967a8, 3, 1;
L_0x1a1dde0 .part RS_0x7f6af0a967a8, 2, 1;
L_0x1a1dfe0 .part RS_0x7f6af0a96748, 32, 32;
L_0x1a1e400 .part/pv L_0x1a1e4a0, 0, 16, 32;
L_0x1a1e5a0 .part/pv L_0x1a1e080, 16, 16, 32;
L_0x1a1e7e0 .part C4<00000000000000000000000000000000>, 0, 16;
S_0x1a1a350 .scope module, "instr_mem" "dataram2" 2 178, 3 1, S_0x19d42a0;
 .timescale -9 -11;
P_0x1a1a448 .param/l "AWIDTH" 3 4, +C4<010000>;
P_0x1a1a470 .param/l "DWIDTH" 3 5, +C4<0100000>;
P_0x1a1a498 .param/l "SIZE" 3 3, +C4<010000000000000000>;
v0x1a1a580_0 .net "addr", 15 0, L_0x1a1e7e0; 1 drivers
v0x1a1a640_0 .net "clk", 0 0, v0x1a1a920_0; 1 drivers
v0x1a1a6c0_0 .net "din", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1a1a760_0 .var "dout", 31 0;
v0x1a1a7e0 .array "mem", 65535 0, 31 0;
v0x1a1a860_0 .net "we", 0 0, C4<0>; 1 drivers
S_0x1a07890 .scope module, "ul" "userlogic" 2 256, 4 16, S_0x19d42a0;
 .timescale -9 -11;
P_0x1a07988 .param/l "ADDR_WIDTH" 4 19, +C4<01111>;
P_0x1a079b0 .param/l "AXIS_DWIDTH" 4 20, +C4<0100000>;
P_0x1a079d8 .param/l "BUF_SIZE" 4 18, +C4<01000000000000000>;
L_0x1a1e210 .functor NOT 1, v0x1a1b670_0, C4<0>, C4<0>, C4<0>;
L_0x1a1ea50 .functor OR 1, L_0x1a1e210, L_0x1a1e960, C4<0>, C4<0>;
v0x1a19380_0 .net *"_s0", 0 0, L_0x1a1e210; 1 drivers
v0x1a19400_0 .net *"_s13", 9 0, L_0x1a1ee20; 1 drivers
v0x1a19480_0 .net *"_s14", 9 0, C4<0000000010>; 1 drivers
v0x1a19500_0 .net *"_s3", 0 0, L_0x1a1e960; 1 drivers
v0x1a19580_0 .net *"_s7", 9 0, L_0x1a1eb50; 1 drivers
v0x1a19600_0 .net *"_s8", 9 0, C4<0000000010>; 1 drivers
v0x1a19680_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a19700_0 .net "command", 31 0, v0x1a1b7a0_0; 1 drivers
v0x1a197f0_0 .alias "instr", 31 0, v0x1a1b9b0_0;
v0x1a19890_0 .alias "instr_addr", 31 0, v0x1a1b8e0_0;
v0x1a19930_0 .alias "read_addr", 63 0, v0x1a1bb10_0;
v0x1a199b0_0 .alias "read_data", 31 0, v0x1a1ba30_0;
v0x1a19a80_0 .net "rst_n", 0 0, v0x1a1b670_0; 1 drivers
v0x1a19b20_0 .net "sobel_go", 0 0, v0x1a19280_0; 1 drivers
v0x1a19c20_0 .net "sobel_image_n_cols", 9 0, L_0x1a1ef90; 1 drivers
v0x1a19ca0_0 .net "sobel_image_n_rows", 9 0, L_0x1a1ec30; 1 drivers
v0x1a19ba0_0 .net "sobel_reset", 0 0, L_0x1a1ea50; 1 drivers
v0x1a0d500_0 .alias "status", 31 0, v0x1a1bc80_0;
v0x1a19d20_0 .alias "test", 31 0, v0x1a1bb90_0;
v0x1a1a060_0 .alias "write_addr", 63 0, v0x1a1be00_0;
v0x1a1a190_0 .alias "write_data", 31 0, v0x1a1bd00_0;
v0x1a1a210_0 .alias "write_en", 3 0, v0x1a1bd80_0;
L_0x1a1e960 .part v0x1a1b7a0_0, 1, 1;
L_0x1a1eb50 .part v0x1a1b7a0_0, 2, 10;
L_0x1a1ec30 .arith/sum 10, L_0x1a1eb50, C4<0000000010>;
L_0x1a1ee20 .part v0x1a1b7a0_0, 12, 10;
L_0x1a1ef90 .arith/sum 10, L_0x1a1ee20, C4<0000000010>;
L_0x1a1f0c0 .part v0x1a1b7a0_0, 0, 1;
S_0x1a19090 .scope module, "go_r" "dffr" 4 58, 5 3, S_0x1a07890;
 .timescale -9 -11;
P_0x1a17e08 .param/l "WIDTH" 5 3, +C4<01>;
v0x1a19180_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a19200_0 .net "d", 0 0, L_0x1a1f0c0; 1 drivers
v0x1a19280_0 .var "q", 0 0;
v0x1a19300_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a07b40 .scope module, "sobel" "sobel_top" 4 66, 6 15, S_0x1a07890;
 .timescale -9 -11;
P_0x1a07c38 .param/l "IMAGE_DIM_WIDTH" 6 18, +C4<01010>;
P_0x1a07c60 .param/l "IOBUF_ADDR_WIDTH" 6 17, +C4<0100000>;
P_0x1a07c88 .param/l "STATUS_REG_WIDTH" 6 19, +C4<0100000>;
v0x1a18130_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a181d0_0 .alias "go", 0 0, v0x1a19b20_0;
v0x1a18250_0 .alias "mem2stop_read_data", 31 0, v0x1a1ba30_0;
v0x1a18300_0 .alias "pipe2stop_image_n_cols", 9 0, v0x1a19c20_0;
v0x1a183b0_0 .alias "pipe2stop_image_n_rows", 9 0, v0x1a19ca0_0;
v0x1a18480_0 .alias "reset", 0 0, v0x1a19ba0_0;
v0x1a18500_0 .net "sacc2swt_write_data", 15 0, v0x1a09350_0; 1 drivers
v0x1a185d0_0 .net "sctl2srow_row_op", 1 0, v0x1a0f4a0_0; 1 drivers
v0x1a186f0_0 .net "sctl2srt_read_addr", 31 0, L_0x1a276f0; 1 drivers
v0x1a187c0_0 .net "sctl2swt_write_addr", 31 0, L_0x1a27f70; 1 drivers
v0x1a188a0_0 .net "sctl2swt_write_en", 1 0, L_0x1a28920; 1 drivers
v0x1a18970_0 .net "srow2sacc_row1_data", 31 0, L_0x1a286c0; 1 drivers
v0x1a18a40_0 .net "srow2sacc_row2_data", 31 0, L_0x1a28e70; 1 drivers
v0x1a18b10_0 .net "srow2sacc_row3_data", 31 0, L_0x1a28f20; 1 drivers
RS_0x7f6af0a950f8 .resolv tri, L_0x1a20200, L_0x1a203d0, L_0x1a20630, L_0x1a20820;
v0x1a18c60_0 .net8 "srt2srow_read_data", 31 0, RS_0x7f6af0a950f8; 4 drivers
v0x1a18d30_0 .alias "stop2mem_read_addr", 63 0, v0x1a1bb10_0;
v0x1a18b90_0 .alias "stop2mem_write_addr", 63 0, v0x1a1be00_0;
v0x1a18e40_0 .alias "stop2mem_write_data", 31 0, v0x1a1bd00_0;
v0x1a18db0_0 .alias "stop2mem_write_en", 3 0, v0x1a1bd80_0;
v0x1a18f60_0 .alias "stop2pipe_status", 31 0, v0x1a1bc80_0;
S_0x1a14850 .scope module, "read_transform" "sobel_read_transform" 6 66, 7 18, S_0x1a07b40;
 .timescale -9 -11;
P_0x1a14058 .param/l "ADDR_WIDTH" 7 20, +C4<0100000>;
v0x1a17a20_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a17aa0_0 .alias "mem2srt_read_data", 31 0, v0x1a1ba30_0;
v0x1a17b20 .array "read_addr_transform_addcheck", 0 1;
v0x1a17b20_0 .net v0x1a17b20 0, 0 0, L_0x1a20d00; 1 drivers
v0x1a17b20_1 .net v0x1a17b20 1, 0 0, L_0x1a21ca0; 1 drivers
v0x1a17be0 .array "read_data_transform_index", 0 1;
v0x1a17be0_0 .net v0x1a17be0 0, 0 0, L_0x1a1f630; 1 drivers
v0x1a17be0_1 .net v0x1a17be0 1, 0 0, L_0x1a1fe30; 1 drivers
v0x1a17cd0_0 .net "read_transform", 0 0, v0x1a17920_0; 1 drivers
v0x1a17d80_0 .alias "reset", 0 0, v0x1a19ba0_0;
v0x1a17e40_0 .alias "sctl2srt_read_addr", 31 0, v0x1a186f0_0;
v0x1a17ec0_0 .alias "srt2mem_read_addr", 63 0, v0x1a1bb10_0;
v0x1a17f40_0 .alias "srt2srow_read_data", 31 0, v0x1a18c60_0;
RS_0x7f6af0a974f8 .resolv tri, L_0x1a1f720, L_0x1a1ff20, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1a17ff0_0 .net8 "transformed_read_data", 31 0, RS_0x7f6af0a974f8; 2 drivers
v0x1a18070 .array "unpacked_read_data", 0 1;
v0x1a18070_0 .net v0x1a18070 0, 15 0, L_0x1a1f1a0; 1 drivers
v0x1a18070_1 .net v0x1a18070 1, 15 0, L_0x1a1f9b0; 1 drivers
L_0x1a1f1a0 .part RS_0x7f6af0a973d8, 0, 16;
L_0x1a1f720 .part/pv L_0x1a1f8b0, 0, 16, 32;
L_0x1a1f9b0 .part RS_0x7f6af0a973d8, 16, 16;
L_0x1a1ff20 .part/pv L_0x1a20100, 16, 16, 32;
L_0x1a20200 .part/pv L_0x1a202a0, 0, 8, 32;
L_0x1a202a0 .part RS_0x7f6af0a974f8, 24, 8;
L_0x1a203d0 .part/pv L_0x1a20500, 8, 8, 32;
L_0x1a20500 .part RS_0x7f6af0a974f8, 16, 8;
L_0x1a20630 .part/pv L_0x1a206d0, 16, 8, 32;
L_0x1a206d0 .part RS_0x7f6af0a974f8, 8, 8;
L_0x1a20820 .part/pv L_0x1a208c0, 24, 8, 32;
L_0x1a208c0 .part RS_0x7f6af0a974f8, 0, 8;
L_0x1a20960 .part L_0x1a276f0, 1, 1;
L_0x1a20df0 .part/pv L_0x1a21690, 0, 32, 64;
L_0x1a20ed0 .part L_0x1a276f0, 2, 30;
L_0x1a21870 .part L_0x1a276f0, 1, 1;
L_0x1a21d90 .part/pv L_0x1a22590, 32, 32, 64;
L_0x1a21e70 .part L_0x1a276f0, 2, 30;
L_0x1a22770 .part L_0x1a276f0, 1, 1;
S_0x1a174e0 .scope module, "read_transform_r" "dffr" 7 90, 5 3, S_0x1a14850;
 .timescale -9 -11;
P_0x1a175d8 .param/l "WIDTH" 5 3, +C4<01>;
v0x1a17690_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a0bf10_0 .net "d", 0 0, L_0x1a22770; 1 drivers
v0x1a17920_0 .var "q", 0 0;
v0x1a179a0_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a16f50 .scope generate, "unpack_read_data[0]" "unpack_read_data[0]" 7 52, 7 52, S_0x1a14850;
 .timescale -9 -11;
P_0x1a17048 .param/l "i" 7 52, +C4<00>;
L_0x1a1f8b0 .functor BUFZ 16, L_0x1a1f7c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1a17100_0 .net *"_s13", 15 0, L_0x1a1f7c0; 1 drivers
v0x1a171a0_0 .net *"_s17", 15 0, L_0x1a1f8b0; 1 drivers
v0x1a17240_0 .net *"_s3", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1a172e0_0 .net *"_s5", 31 0, L_0x1a1f280; 1 drivers
v0x1a17360_0 .net *"_s8", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a17400_0 .net *"_s9", 31 0, L_0x1a1f490; 1 drivers
L_0x1a1f280 .concat [ 1 31 0 0], v0x1a17920_0, C4<0000000000000000000000000000000>;
L_0x1a1f490 .arith/sub 32, C4<00000000000000000000000000000000>, L_0x1a1f280;
L_0x1a1f630 .part L_0x1a1f490, 0, 1;
L_0x1a1f7c0 .array/port v0x1a18070, L_0x1a1f630;
S_0x1a169c0 .scope generate, "unpack_read_data[1]" "unpack_read_data[1]" 7 52, 7 52, S_0x1a14850;
 .timescale -9 -11;
P_0x1a16ab8 .param/l "i" 7 52, +C4<01>;
L_0x1a20100 .functor BUFZ 16, L_0x1a20010, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1a16b70_0 .net *"_s13", 15 0, L_0x1a20010; 1 drivers
v0x1a16c10_0 .net *"_s17", 15 0, L_0x1a20100; 1 drivers
v0x1a16cb0_0 .net *"_s3", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1a16d50_0 .net *"_s5", 31 0, L_0x1a1fa90; 1 drivers
v0x1a16dd0_0 .net *"_s8", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a16e70_0 .net *"_s9", 31 0, L_0x1a1fcf0; 1 drivers
L_0x1a1fa90 .concat [ 1 31 0 0], v0x1a17920_0, C4<0000000000000000000000000000000>;
L_0x1a1fcf0 .arith/sub 32, C4<00000000000000000000000000000001>, L_0x1a1fa90;
L_0x1a1fe30 .part L_0x1a1fcf0, 0, 1;
L_0x1a20010 .array/port v0x1a18070, L_0x1a1fe30;
S_0x1a16770 .scope generate, "flip_endian_read_data[0]" "flip_endian_read_data[0]" 7 69, 7 69, S_0x1a14850;
 .timescale -9 -11;
P_0x1a16868 .param/l "i" 7 69, +C4<00>;
v0x1a16920_0 .net *"_s0", 7 0, L_0x1a202a0; 1 drivers
S_0x1a16520 .scope generate, "flip_endian_read_data[1]" "flip_endian_read_data[1]" 7 69, 7 69, S_0x1a14850;
 .timescale -9 -11;
P_0x1a16618 .param/l "i" 7 69, +C4<01>;
v0x1a166d0_0 .net *"_s0", 7 0, L_0x1a20500; 1 drivers
S_0x1a162d0 .scope generate, "flip_endian_read_data[2]" "flip_endian_read_data[2]" 7 69, 7 69, S_0x1a14850;
 .timescale -9 -11;
P_0x1a163c8 .param/l "i" 7 69, +C4<010>;
v0x1a16480_0 .net *"_s0", 7 0, L_0x1a206d0; 1 drivers
S_0x1a160c0 .scope generate, "flip_endian_read_data[3]" "flip_endian_read_data[3]" 7 69, 7 69, S_0x1a14850;
 .timescale -9 -11;
P_0x1a15a48 .param/l "i" 7 69, +C4<011>;
v0x1a16230_0 .net *"_s0", 7 0, L_0x1a208c0; 1 drivers
S_0x1a15550 .scope generate, "transform_read_address[0]" "transform_read_address[0]" 7 79, 7 79, S_0x1a14850;
 .timescale -9 -11;
P_0x1a14ed8 .param/l "i" 7 79, +C4<00>;
v0x1a156c0_0 .net *"_s1", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1a15760_0 .net *"_s12", 1 0, C4<00>; 1 drivers
v0x1a15800_0 .net *"_s14", 29 0, L_0x1a20ed0; 1 drivers
v0x1a158a0_0 .net *"_s15", 31 0, L_0x1a21000; 1 drivers
v0x1a15920_0 .net *"_s17", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a159c0_0 .net *"_s20", 2 0, L_0x1a20b80; 1 drivers
v0x1a15aa0_0 .net *"_s23", 1 0, C4<00>; 1 drivers
v0x1a15b40_0 .net *"_s24", 2 0, C4<000>; 1 drivers
v0x1a15be0_0 .net *"_s26", 0 0, L_0x1a21160; 1 drivers
v0x1a15c80_0 .net *"_s28", 31 0, L_0x1a21550; 1 drivers
v0x1a15d20_0 .net *"_s3", 0 0, L_0x1a20960; 1 drivers
v0x1a15dc0_0 .net *"_s30", 31 0, L_0x1a21690; 1 drivers
v0x1a15e60_0 .net *"_s4", 31 0, L_0x1a20a00; 1 drivers
v0x1a15f00_0 .net *"_s7", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a16020_0 .net *"_s8", 31 0, L_0x1a1fc50; 1 drivers
L_0x1a20a00 .concat [ 1 31 0 0], L_0x1a20960, C4<0000000000000000000000000000000>;
L_0x1a1fc50 .arith/sum 32, C4<00000000000000000000000000000000>, L_0x1a20a00;
L_0x1a20d00 .part L_0x1a1fc50, 0, 1;
L_0x1a21000 .concat [ 30 2 0 0], L_0x1a20ed0, C4<00>;
L_0x1a20b80 .concat [ 1 2 0 0], L_0x1a20d00, C4<00>;
L_0x1a21160 .cmp/gt 3, C4<000>, L_0x1a20b80;
L_0x1a21550 .concat [ 1 31 0 0], L_0x1a21160, C4<0000000000000000000000000000000>;
L_0x1a21690 .arith/sum 32, L_0x1a21000, L_0x1a21550;
S_0x1a149a0 .scope generate, "transform_read_address[1]" "transform_read_address[1]" 7 79, 7 79, S_0x1a14850;
 .timescale -9 -11;
P_0x1a14a98 .param/l "i" 7 79, +C4<01>;
v0x1a14b50_0 .net *"_s1", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1a14bf0_0 .net *"_s12", 1 0, C4<00>; 1 drivers
v0x1a14c90_0 .net *"_s14", 29 0, L_0x1a21e70; 1 drivers
v0x1a14d30_0 .net *"_s15", 31 0, L_0x1a21fb0; 1 drivers
v0x1a14db0_0 .net *"_s17", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a14e50_0 .net *"_s20", 2 0, L_0x1a21b20; 1 drivers
v0x1a14f30_0 .net *"_s23", 1 0, C4<00>; 1 drivers
v0x1a14fd0_0 .net *"_s24", 2 0, C4<001>; 1 drivers
v0x1a15070_0 .net *"_s26", 0 0, L_0x1a220a0; 1 drivers
v0x1a15110_0 .net *"_s28", 31 0, L_0x1a22450; 1 drivers
v0x1a151b0_0 .net *"_s3", 0 0, L_0x1a21870; 1 drivers
v0x1a15250_0 .net *"_s30", 31 0, L_0x1a22590; 1 drivers
v0x1a152f0_0 .net *"_s4", 31 0, L_0x1a219a0; 1 drivers
v0x1a15390_0 .net *"_s7", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a154b0_0 .net *"_s8", 31 0, L_0x1a21370; 1 drivers
L_0x1a219a0 .concat [ 1 31 0 0], L_0x1a21870, C4<0000000000000000000000000000000>;
L_0x1a21370 .arith/sum 32, C4<00000000000000000000000000000001>, L_0x1a219a0;
L_0x1a21ca0 .part L_0x1a21370, 0, 1;
L_0x1a21fb0 .concat [ 30 2 0 0], L_0x1a21e70, C4<00>;
L_0x1a21b20 .concat [ 1 2 0 0], L_0x1a21ca0, C4<00>;
L_0x1a220a0 .cmp/gt 3, C4<001>, L_0x1a21b20;
L_0x1a22450 .concat [ 1 31 0 0], L_0x1a220a0, C4<0000000000000000000000000000000>;
L_0x1a22590 .arith/sum 32, L_0x1a21fb0, L_0x1a22450;
S_0x1a0fc20 .scope module, "write_transform" "sobel_write_transform" 6 76, 8 18, S_0x1a07b40;
 .timescale -9 -11;
P_0x1a0e208 .param/l "ADDR_WIDTH" 8 20, +C4<0100000>;
RS_0x7f6af0a967d8 .resolv tri, L_0x1a222b0, L_0x1a23b90, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
L_0x1a27ae0 .functor BUFZ 32, RS_0x7f6af0a967d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1a13cc0_0 .alias "sacc2swt_write_data", 15 0, v0x1a18500_0;
v0x1a13d40_0 .alias "sctl2swt_write_addr", 31 0, v0x1a187c0_0;
v0x1a13df0_0 .alias "sctl2swt_write_en", 1 0, v0x1a188a0_0;
v0x1a13ea0_0 .alias "swt2mem_write_addr", 63 0, v0x1a1be00_0;
v0x1a13f50_0 .alias "swt2mem_write_data", 31 0, v0x1a1bd00_0;
v0x1a13fd0_0 .alias "swt2mem_write_en", 3 0, v0x1a1bd80_0;
v0x1a14090_0 .net8 "transformed_write_data", 31 0, RS_0x7f6af0a967d8; 2 drivers
v0x1a14110 .array "unpacked_write_data", 0 1;
v0x1a14110_0 .net v0x1a14110 0, 15 0, L_0x1a207c0; 1 drivers
v0x1a14110_1 .net v0x1a14110 1, 15 0, C4<0000000000000000>; 1 drivers
v0x1a141f0 .array "write_addr_plusone", 0 1;
v0x1a141f0_0 .net v0x1a141f0 0, 0 0, L_0x1a23ee0; 1 drivers
v0x1a141f0_1 .net v0x1a141f0 1, 0 0, L_0x1a255d0; 1 drivers
v0x1a142d0 .array "write_check", 0 1;
v0x1a142d0_0 .net v0x1a142d0 0, 1 0, C4<01>; 1 drivers
v0x1a142d0_1 .net v0x1a142d0 1, 1 0, C4<01>; 1 drivers
v0x1a143b0 .array "write_check_compare", 0 1;
v0x1a143b0_0 .net v0x1a143b0 0, 0 0, L_0x1a237a0; 1 drivers
v0x1a143b0_1 .net v0x1a143b0 1, 0 0, L_0x1a24e50; 1 drivers
v0x1a14490 .array "write_data_index", 0 1;
v0x1a14490_0 .net v0x1a14490 0, 0 0, L_0x1a23a60; 1 drivers
v0x1a14490_1 .net v0x1a14490 1, 0 0, L_0x1a25110; 1 drivers
v0x1a14570 .array "write_en_base_index", 0 1;
v0x1a14570_0 .net v0x1a14570 0, 1 0, L_0x1a23d60; 1 drivers
v0x1a14570_1 .net v0x1a14570 1, 1 0, L_0x1a25450; 1 drivers
v0x1a14650 .array "write_sub_check_transform", 0 1;
v0x1a14650_0 .net v0x1a14650 0, 1 0, L_0x1a23430; 1 drivers
v0x1a14650_1 .net v0x1a14650 1, 1 0, L_0x1a24b50; 1 drivers
v0x1a147b0_0 .net "write_transform", 0 0, L_0x1a27a40; 1 drivers
L_0x1a222b0 .part/pv L_0x1a22d00, 0, 16, 32;
L_0x1a23b90 .part/pv L_0x1a24470, 16, 16, 32;
L_0x1a25700 .part/pv L_0x1a25b30, 0, 32, 64;
L_0x1a25240 .part L_0x1a27f70, 2, 30;
L_0x1a25cf0 .part/pv L_0x1a261a0, 32, 32, 64;
L_0x1a257a0 .part L_0x1a27f70, 2, 30;
L_0x1a26330 .part/pv L_0x1a23650, 0, 1, 4;
L_0x1a26730 .part/v L_0x1a28920, L_0x1a265c0, 1;
L_0x1a26900 .part/pv L_0x1a26e10, 1, 1, 4;
L_0x1a26ce0 .part/v L_0x1a28920, L_0x1a26ba0, 1;
L_0x1a26f10 .part/pv L_0x1a258d0, 2, 1, 4;
L_0x1a27300 .part/v L_0x1a28920, L_0x1a271c0, 1;
L_0x1a274d0 .part/pv L_0x1a27940, 3, 1, 4;
L_0x1a27850 .part/v L_0x1a28920, L_0x1a27120, 1;
L_0x1a27a40 .part L_0x1a27f70, 1, 1;
S_0x1a13b30 .scope generate, "unpack_write_data[0]" "unpack_write_data[0]" 8 58, 8 58, S_0x1a0fc20;
 .timescale -9 -11;
P_0x1a13c28 .param/l "i" 8 58, +C4<00>;
L_0x1a207c0 .functor BUFZ 16, v0x1a09350_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1a13a00 .scope generate, "unpack_write_data[1]" "unpack_write_data[1]" 8 58, 8 58, S_0x1a0fc20;
 .timescale -9 -11;
P_0x1a13098 .param/l "i" 8 58, +C4<01>;
S_0x1a12be0 .scope generate, "write_transform_internal[0]" "write_transform_internal[0]" 8 66, 8 66, S_0x1a0fc20;
 .timescale -9 -11;
P_0x1a12158 .param/l "i" 8 66, +C4<00>;
v0x1a12d10_0 .net *"_s12", 7 0, L_0x1a22c10; 1 drivers
v0x1a12db0_0 .net *"_s13", 15 0, L_0x1a22d00; 1 drivers
v0x1a12e50_0 .net *"_s16", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1a12ef0_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v0x1a12f70_0 .net *"_s20", 1 0, L_0x1a22850; 1 drivers
v0x1a13010_0 .net *"_s22", 31 0, L_0x1a230c0; 1 drivers
v0x1a130f0_0 .net *"_s25", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1a13190_0 .net *"_s26", 31 0, L_0x1a23240; 1 drivers
v0x1a13230_0 .net *"_s3", 15 0, L_0x1a22960; 1 drivers
v0x1a132d0_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x1a13370_0 .net *"_s35", 0 0, L_0x1a22f10; 1 drivers
v0x1a13410_0 .net *"_s36", 1 0, L_0x1a236b0; 1 drivers
v0x1a134b0_0 .net *"_s44", 1 0, C4<00>; 1 drivers
v0x1a13550_0 .net *"_s46", 1 0, L_0x1a23920; 1 drivers
v0x1a13670_0 .net *"_s53", 0 0, C4<0>; 1 drivers
v0x1a13710_0 .net *"_s55", 1 0, L_0x1a23520; 1 drivers
v0x1a135d0_0 .net *"_s57", 1 0, C4<00>; 1 drivers
v0x1a13860_0 .net *"_s7", 7 0, L_0x1a22a00; 1 drivers
v0x1a13980_0 .net *"_s8", 15 0, L_0x1a22b20; 1 drivers
L_0x1a22960 .array/port v0x1a14110, L_0x1a23a60;
L_0x1a22a00 .part L_0x1a22960, 0, 8;
L_0x1a22b20 .array/port v0x1a14110, L_0x1a23a60;
L_0x1a22c10 .part L_0x1a22b20, 8, 8;
L_0x1a22d00 .concat [ 8 8 0 0], L_0x1a22c10, L_0x1a22a00;
L_0x1a22850 .concat [ 1 1 0 0], L_0x1a27a40, C4<0>;
L_0x1a230c0 .concat [ 2 30 0 0], L_0x1a22850, C4<000000000000000000000000000000>;
L_0x1a23240 .arith/sub 32, C4<00000000000000000000000000000001>, L_0x1a230c0;
L_0x1a23430 .part L_0x1a23240, 0, 2;
L_0x1a22f10 .part L_0x1a23430, 0, 1;
L_0x1a236b0 .concat [ 1 1 0 0], L_0x1a22f10, C4<0>;
L_0x1a237a0 .cmp/gt 2, C4<01>, L_0x1a236b0;
L_0x1a23920 .functor MUXZ 2, C4<00>, L_0x1a23430, L_0x1a237a0, C4<>;
L_0x1a23a60 .part L_0x1a23920, 0, 1;
L_0x1a23520 .concat [ 1 1 0 0], C4<0>, L_0x1a23a60;
L_0x1a23d60 .functor MUXZ 2, C4<00>, L_0x1a23520, L_0x1a237a0, C4<>;
L_0x1a23ee0 .part L_0x1a23430, 1, 1;
S_0x1a11c20 .scope generate, "write_transform_internal[1]" "write_transform_internal[1]" 8 66, 8 66, S_0x1a0fc20;
 .timescale -9 -11;
P_0x1a11d18 .param/l "i" 8 66, +C4<01>;
v0x1a11dd0_0 .net *"_s12", 7 0, L_0x1a24380; 1 drivers
v0x1a11e70_0 .net *"_s13", 15 0, L_0x1a24470; 1 drivers
v0x1a11f10_0 .net *"_s16", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1a11fb0_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v0x1a12030_0 .net *"_s20", 1 0, L_0x1a24050; 1 drivers
v0x1a120d0_0 .net *"_s22", 31 0, L_0x1a247e0; 1 drivers
v0x1a121b0_0 .net *"_s25", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1a12250_0 .net *"_s26", 31 0, L_0x1a24960; 1 drivers
v0x1a12340_0 .net *"_s3", 15 0, L_0x1a23c30; 1 drivers
v0x1a123e0_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x1a124e0_0 .net *"_s35", 0 0, L_0x1a24680; 1 drivers
v0x1a12580_0 .net *"_s36", 1 0, L_0x1a24db0; 1 drivers
v0x1a12690_0 .net *"_s44", 1 0, C4<00>; 1 drivers
v0x1a12730_0 .net *"_s46", 1 0, L_0x1a24fd0; 1 drivers
v0x1a12850_0 .net *"_s53", 0 0, C4<0>; 1 drivers
v0x1a128f0_0 .net *"_s55", 1 0, L_0x1a24c40; 1 drivers
v0x1a127b0_0 .net *"_s57", 1 0, C4<00>; 1 drivers
v0x1a12a40_0 .net *"_s7", 7 0, L_0x1a241a0; 1 drivers
v0x1a12b60_0 .net *"_s8", 15 0, L_0x1a24290; 1 drivers
L_0x1a23c30 .array/port v0x1a14110, L_0x1a25110;
L_0x1a241a0 .part L_0x1a23c30, 0, 8;
L_0x1a24290 .array/port v0x1a14110, L_0x1a25110;
L_0x1a24380 .part L_0x1a24290, 8, 8;
L_0x1a24470 .concat [ 8 8 0 0], L_0x1a24380, L_0x1a241a0;
L_0x1a24050 .concat [ 1 1 0 0], L_0x1a27a40, C4<0>;
L_0x1a247e0 .concat [ 2 30 0 0], L_0x1a24050, C4<000000000000000000000000000000>;
L_0x1a24960 .arith/sub 32, C4<00000000000000000000000000000000>, L_0x1a247e0;
L_0x1a24b50 .part L_0x1a24960, 0, 2;
L_0x1a24680 .part L_0x1a24b50, 0, 1;
L_0x1a24db0 .concat [ 1 1 0 0], L_0x1a24680, C4<0>;
L_0x1a24e50 .cmp/gt 2, C4<01>, L_0x1a24db0;
L_0x1a24fd0 .functor MUXZ 2, C4<00>, L_0x1a24b50, L_0x1a24e50, C4<>;
L_0x1a25110 .part L_0x1a24fd0, 0, 1;
L_0x1a24c40 .concat [ 1 1 0 0], C4<0>, L_0x1a25110;
L_0x1a25450 .functor MUXZ 2, C4<00>, L_0x1a24c40, L_0x1a24e50, C4<>;
L_0x1a255d0 .part L_0x1a24b50, 1, 1;
S_0x1a11690 .scope generate, "write_transform_address_output[0]" "write_transform_address_output[0]" 8 90, 8 90, S_0x1a0fc20;
 .timescale -9 -11;
P_0x1a11788 .param/l "i" 8 90, +C4<00>;
v0x1a11840_0 .net *"_s0", 1 0, C4<00>; 1 drivers
v0x1a118e0_0 .net *"_s10", 31 0, L_0x1a25b30; 1 drivers
v0x1a11980_0 .net *"_s2", 29 0, L_0x1a25240; 1 drivers
v0x1a11a20_0 .net *"_s3", 31 0, L_0x1a252e0; 1 drivers
v0x1a11aa0_0 .net *"_s5", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a11b40_0 .net *"_s8", 31 0, L_0x1a259c0; 1 drivers
L_0x1a252e0 .concat [ 30 2 0 0], L_0x1a25240, C4<00>;
L_0x1a259c0 .concat [ 1 31 0 0], L_0x1a23ee0, C4<0000000000000000000000000000000>;
L_0x1a25b30 .arith/sum 32, L_0x1a252e0, L_0x1a259c0;
S_0x1a11100 .scope generate, "write_transform_address_output[1]" "write_transform_address_output[1]" 8 90, 8 90, S_0x1a0fc20;
 .timescale -9 -11;
P_0x1a111f8 .param/l "i" 8 90, +C4<01>;
v0x1a112b0_0 .net *"_s0", 1 0, C4<00>; 1 drivers
v0x1a11350_0 .net *"_s10", 31 0, L_0x1a261a0; 1 drivers
v0x1a113f0_0 .net *"_s2", 29 0, L_0x1a257a0; 1 drivers
v0x1a11490_0 .net *"_s3", 31 0, L_0x1a25f30; 1 drivers
v0x1a11510_0 .net *"_s5", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a115b0_0 .net *"_s8", 31 0, L_0x1a26060; 1 drivers
L_0x1a25f30 .concat [ 30 2 0 0], L_0x1a257a0, C4<00>;
L_0x1a26060 .concat [ 1 31 0 0], L_0x1a255d0, C4<0000000000000000000000000000000>;
L_0x1a261a0 .arith/sum 32, L_0x1a25f30, L_0x1a26060;
S_0x1a10b70 .scope generate, "write_transform_en_output[0]" "write_transform_en_output[0]" 8 228, 8 228, S_0x1a0fc20;
 .timescale -9 -11;
P_0x1a10c68 .param/l "i" 8 228, +C4<00>;
L_0x1a23650 .functor AND 1, L_0x1a237a0, L_0x1a26730, C4<1>, C4<1>;
v0x1a10d20_0 .net *"_s10", 0 0, L_0x1a26730; 1 drivers
v0x1a10dc0_0 .net *"_s11", 0 0, L_0x1a23650; 1 drivers
v0x1a10e60_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1a10f00_0 .net *"_s6", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1a10f80_0 .net *"_s7", 31 0, L_0x1a25d90; 1 drivers
v0x1a11020_0 .net *"_s8", 31 0, L_0x1a265c0; 1 drivers
L_0x1a25d90 .concat [ 2 30 0 0], L_0x1a23d60, C4<000000000000000000000000000000>;
L_0x1a265c0 .arith/sum 32, L_0x1a25d90, C4<00000000000000000000000000000000>;
S_0x1a105e0 .scope generate, "write_transform_en_output[1]" "write_transform_en_output[1]" 8 228, 8 228, S_0x1a0fc20;
 .timescale -9 -11;
P_0x1a106d8 .param/l "i" 8 228, +C4<01>;
L_0x1a26e10 .functor AND 1, L_0x1a237a0, L_0x1a26ce0, C4<1>, C4<1>;
v0x1a10790_0 .net *"_s10", 0 0, L_0x1a26ce0; 1 drivers
v0x1a10830_0 .net *"_s11", 0 0, L_0x1a26e10; 1 drivers
v0x1a108d0_0 .net *"_s2", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1a10970_0 .net *"_s6", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1a109f0_0 .net *"_s7", 31 0, L_0x1a26410; 1 drivers
v0x1a10a90_0 .net *"_s8", 31 0, L_0x1a26ba0; 1 drivers
L_0x1a26410 .concat [ 2 30 0 0], L_0x1a23d60, C4<000000000000000000000000000000>;
L_0x1a26ba0 .arith/sum 32, L_0x1a26410, C4<00000000000000000000000000000001>;
S_0x1a101b0 .scope generate, "write_transform_en_output[2]" "write_transform_en_output[2]" 8 228, 8 228, S_0x1a0fc20;
 .timescale -9 -11;
P_0x1a06348 .param/l "i" 8 228, +C4<010>;
L_0x1a258d0 .functor AND 1, L_0x1a24e50, L_0x1a27300, C4<1>, C4<1>;
v0x1a102a0_0 .net *"_s10", 0 0, L_0x1a27300; 1 drivers
v0x1a10320_0 .net *"_s11", 0 0, L_0x1a258d0; 1 drivers
v0x1a103a0_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1a10420_0 .net *"_s6", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1a104a0_0 .net *"_s7", 31 0, L_0x1a269e0; 1 drivers
v0x1a10520_0 .net *"_s8", 31 0, L_0x1a271c0; 1 drivers
L_0x1a269e0 .concat [ 2 30 0 0], L_0x1a25450, C4<000000000000000000000000000000>;
L_0x1a271c0 .arith/sum 32, L_0x1a269e0, C4<00000000000000000000000000000000>;
S_0x1a0fd40 .scope generate, "write_transform_en_output[3]" "write_transform_en_output[3]" 8 228, 8 228, S_0x1a0fc20;
 .timescale -9 -11;
P_0x1a0fe38 .param/l "i" 8 228, +C4<011>;
L_0x1a27940 .functor AND 1, L_0x1a24e50, L_0x1a27850, C4<1>, C4<1>;
v0x1a0feb0_0 .net *"_s10", 0 0, L_0x1a27850; 1 drivers
v0x1a0ff30_0 .net *"_s11", 0 0, L_0x1a27940; 1 drivers
v0x1a0ffb0_0 .net *"_s2", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1a10030_0 .net *"_s6", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1a100b0_0 .net *"_s7", 31 0, L_0x1a26ff0; 1 drivers
v0x1a10130_0 .net *"_s8", 31 0, L_0x1a27120; 1 drivers
L_0x1a26ff0 .concat [ 2 30 0 0], L_0x1a25450, C4<000000000000000000000000000000>;
L_0x1a27120 .arith/sum 32, L_0x1a26ff0, C4<00000000000000000000000000000001>;
S_0x1a0af70 .scope module, "control" "sobel_control" 6 86, 9 17, S_0x1a07b40;
 .timescale -9 -11;
P_0x1a0b068 .param/l "IMAGE_DIM_WIDTH" 9 20, +C4<01010>;
P_0x1a0b090 .param/l "IOBUF_ADDR_WIDTH" 9 19, +C4<0100000>;
P_0x1a0b0b8 .param/l "STATE_ERROR" 9 58, C4<1111>;
P_0x1a0b0e0 .param/l "STATE_LOADING_1" 9 50, C4<0001>;
P_0x1a0b108 .param/l "STATE_LOADING_2" 9 51, C4<0010>;
P_0x1a0b130 .param/l "STATE_LOADING_3" 9 52, C4<0011>;
P_0x1a0b158 .param/l "STATE_PROCESSING_CALC" 9 53, C4<0100>;
P_0x1a0b180 .param/l "STATE_PROCESSING_CALC_LAST" 9 55, C4<0110>;
P_0x1a0b1a8 .param/l "STATE_PROCESSING_DONE" 9 57, C4<1000>;
P_0x1a0b1d0 .param/l "STATE_PROCESSING_LOADSS" 9 54, C4<0101>;
P_0x1a0b1f8 .param/l "STATE_PROCESSING_LOADSS_LAST" 9 56, C4<0111>;
P_0x1a0b220 .param/l "STATE_WAIT" 9 49, C4<0000>;
P_0x1a0b248 .param/l "STATE_WIDTH" 9 48, +C4<0100>;
P_0x1a0b270 .param/l "STATUS_REG_WIDTH" 9 21, +C4<0100000>;
L_0x1a276f0 .functor BUFZ 32, v0x1a0c660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1a27f70 .functor BUFZ 32, v0x1a0c150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1a0de50_0 .net *"_s10", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x1a0def0_0 .net *"_s12", 4 0, L_0x1a27c70; 1 drivers
v0x1a0df90_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0x1a0e030_0 .net *"_s16", 4 0, C4<01111>; 1 drivers
v0x1a0e0e0_0 .net *"_s18", 0 0, L_0x1a28290; 1 drivers
v0x1a0e180_0 .net *"_s20", 4 0, L_0x1a283d0; 1 drivers
v0x1a0e260_0 .net *"_s23", 0 0, C4<0>; 1 drivers
v0x1a0e300_0 .net *"_s24", 4 0, C4<01000>; 1 drivers
v0x1a0e3a0_0 .net *"_s26", 0 0, L_0x1a28080; 1 drivers
v0x1a0e440_0 .net *"_s30", 1 0, C4<00>; 1 drivers
v0x1a0e4e0_0 .net *"_s34", 4 0, L_0x1a28a60; 1 drivers
v0x1a0e580_0 .net *"_s37", 0 0, C4<0>; 1 drivers
v0x1a0e620_0 .net *"_s38", 4 0, C4<00000>; 1 drivers
v0x1a0e6c0_0 .net *"_s42", 4 0, L_0x1a28d80; 1 drivers
v0x1a0e7e0_0 .net *"_s45", 0 0, C4<0>; 1 drivers
v0x1a0e880_0 .net *"_s46", 4 0, C4<00000>; 1 drivers
v0x1a0e740_0 .net "buf_read_offset", 31 0, v0x1a0c660_0; 1 drivers
v0x1a0e9b0_0 .var "buf_read_offset_next", 31 0;
v0x1a0ead0_0 .var "buf_write_en", 0 0;
v0x1a0eb50_0 .net "buf_write_offset", 31 0, v0x1a0c150_0; 1 drivers
v0x1a0ea30_0 .var "buf_write_offset_next", 31 0;
v0x1a0ec80_0 .net "buf_write_row_incr", 9 0, C4<0000000000>; 1 drivers
v0x1a0ebd0_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a0edc0_0 .net "col_strip", 9 0, v0x1a0cab0_0; 1 drivers
v0x1a0ed00_0 .var "col_strip_next", 9 0;
v0x1a0ef10_0 .net "control_n_cols", 9 0, v0x1a0d3d0_0; 1 drivers
v0x1a0ee70_0 .net "control_n_rows", 9 0, v0x1a0d900_0; 1 drivers
v0x1a0f0a0_0 .alias "go", 0 0, v0x1a19b20_0;
v0x1a0c0c0_0 .net "max_col_strip", 9 0, C4<0000000000>; 1 drivers
v0x1a0ef90_0 .net "next_col_strip", 9 0, C4<0000000000>; 1 drivers
RS_0x7f6af0a95848 .resolv tri, L_0x1a27b40, L_0x1a27570, C4<zz>, C4<zz>;
v0x1a0f120_0 .net8 "pixel_write_en", 1 0, RS_0x7f6af0a95848; 2 drivers
v0x1a0f420_0 .alias "reset", 0 0, v0x1a19ba0_0;
v0x1a0f320_0 .net "row_counter", 9 0, v0x1a0cf30_0; 1 drivers
v0x1a0f5b0_0 .var "row_counter_next", 9 0;
v0x1a0f4a0_0 .var "row_op", 1 0;
v0x1a0f520_0 .alias "sctl2srow_row_op", 1 0, v0x1a185d0_0;
v0x1a0f760_0 .alias "sctl2srt_read_addr", 31 0, v0x1a186f0_0;
v0x1a0f7e0_0 .alias "sctl2stop_status", 31 0, v0x1a1bc80_0;
v0x1a0f630_0 .alias "sctl2swt_write_addr", 31 0, v0x1a187c0_0;
v0x1a0f6b0_0 .alias "sctl2swt_write_en", 1 0, v0x1a188a0_0;
v0x1a0f9b0_0 .net "state", 3 0, v0x1a0dd00_0; 1 drivers
v0x1a0fa30_0 .var "state_next", 3 0;
v0x1a0f860_0 .alias "stop2sctl_image_n_cols", 9 0, v0x1a19c20_0;
v0x1a0f910_0 .alias "stop2sctl_image_n_rows", 9 0, v0x1a19ca0_0;
E_0x1a0b2e0 .event edge, v0x1a0dd00_0;
E_0x1a0b710 .event edge, v0x1a0dd00_0, v0x1a09b10_0;
E_0x1a0b760 .event edge, v0x1a0cab0_0, v0x1a0dd00_0;
E_0x1a0b7b0 .event edge, v0x1a0cf30_0, v0x1a0dd00_0;
L_0x1a27b40 .part/pv C4<0>, 0, 1, 2;
L_0x1a27570 .part/pv C4<0>, 1, 1, 2;
L_0x1a27c70 .concat [ 4 1 0 0], v0x1a0dd00_0, C4<0>;
L_0x1a28290 .cmp/eq 5, L_0x1a27c70, C4<01111>;
L_0x1a283d0 .concat [ 4 1 0 0], v0x1a0dd00_0, C4<0>;
L_0x1a28080 .cmp/eq 5, L_0x1a283d0, C4<01000>;
L_0x1a28760 .concat [ 1 1 4 26], L_0x1a28080, L_0x1a28290, v0x1a0dd00_0, C4<00000000000000000000000000>;
L_0x1a28920 .functor MUXZ 2, C4<00>, RS_0x7f6af0a95848, v0x1a19280_0, C4<>;
L_0x1a28a60 .concat [ 4 1 0 0], v0x1a0dd00_0, C4<0>;
L_0x1a28580 .cmp/eq 5, L_0x1a28a60, C4<00000>;
L_0x1a28d80 .concat [ 4 1 0 0], v0x1a0dd00_0, C4<0>;
L_0x1a28b90 .cmp/eq 5, L_0x1a28d80, C4<00000>;
S_0x1a0da30 .scope module, "state_r" "dffr" 9 89, 5 3, S_0x1a0af70;
 .timescale -9 -11;
P_0x1a0db28 .param/l "WIDTH" 5 3, +C4<0100>;
v0x1a0dbe0_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a0dc60_0 .net "d", 3 0, v0x1a0fa30_0; 1 drivers
v0x1a0dd00_0 .var "q", 3 0;
v0x1a0dda0_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a0d610 .scope module, "control_n_rows_r" "dffre" 9 96, 10 3, S_0x1a0af70;
 .timescale -9 -11;
P_0x1a0c258 .param/l "WIDTH" 10 3, +C4<01010>;
v0x1a0d740_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a0d7c0_0 .alias "d", 9 0, v0x1a19ca0_0;
v0x1a0d860_0 .net "en", 0 0, L_0x1a28580; 1 drivers
v0x1a0d900_0 .var "q", 9 0;
v0x1a0d9b0_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a0d060 .scope module, "control_n_cols_r" "dffre" 9 104, 10 3, S_0x1a0af70;
 .timescale -9 -11;
P_0x1a0d158 .param/l "WIDTH" 10 3, +C4<01010>;
v0x1a0d210_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a0d290_0 .alias "d", 9 0, v0x1a19c20_0;
v0x1a0d330_0 .net "en", 0 0, L_0x1a28b90; 1 drivers
v0x1a0d3d0_0 .var "q", 9 0;
v0x1a0d480_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a0cbe0 .scope module, "row_counter_r" "dffre" 9 112, 10 3, S_0x1a0af70;
 .timescale -9 -11;
P_0x1a0ccd8 .param/l "WIDTH" 10 3, +C4<01010>;
v0x1a0cd90_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a0ce10_0 .net "d", 9 0, v0x1a0f5b0_0; 1 drivers
v0x1a0ceb0_0 .alias "en", 0 0, v0x1a19b20_0;
v0x1a0cf30_0 .var "q", 9 0;
v0x1a0cfe0_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a0c760 .scope module, "col_strip_r" "dffre" 9 120, 10 3, S_0x1a0af70;
 .timescale -9 -11;
P_0x1a0c858 .param/l "WIDTH" 10 3, +C4<01010>;
v0x1a0c910_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a0c990_0 .net "d", 9 0, v0x1a0ed00_0; 1 drivers
v0x1a0ca30_0 .alias "en", 0 0, v0x1a19b20_0;
v0x1a0cab0_0 .var "q", 9 0;
v0x1a0cb60_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a0c2e0 .scope module, "buf_read_offset_r" "dffre" 9 128, 10 3, S_0x1a0af70;
 .timescale -9 -11;
P_0x1a0c3d8 .param/l "WIDTH" 10 3, +C4<0100000>;
v0x1a0c4a0_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a0c540_0 .net "d", 31 0, v0x1a0e9b0_0; 1 drivers
v0x1a0c5e0_0 .alias "en", 0 0, v0x1a19b20_0;
v0x1a0c660_0 .var "q", 31 0;
v0x1a0c6e0_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a0bcb0 .scope module, "buf_write_offset_r" "dffre" 9 136, 10 3, S_0x1a0af70;
 .timescale -9 -11;
P_0x1a0bda8 .param/l "WIDTH" 10 3, +C4<0100000>;
v0x1a0be70_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a099e0_0 .net "d", 31 0, v0x1a0ea30_0; 1 drivers
v0x1a0c040_0 .alias "en", 0 0, v0x1a19b20_0;
v0x1a0c150_0 .var "q", 31 0;
v0x1a0c1d0_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a0ba60 .scope generate, "sobel_write_en[0]" "sobel_write_en[0]" 9 165, 9 165, S_0x1a0af70;
 .timescale -9 -11;
P_0x1a0bb58 .param/l "i" 9 165, +C4<00>;
v0x1a0bc10_0 .net *"_s0", 0 0, C4<0>; 1 drivers
S_0x1a0b810 .scope generate, "sobel_write_en[1]" "sobel_write_en[1]" 9 165, 9 165, S_0x1a0af70;
 .timescale -9 -11;
P_0x1a0b908 .param/l "i" 9 165, +C4<01>;
v0x1a0b9c0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
S_0x1a09680 .scope module, "row_reg" "sobel_image_rowregs" 6 100, 11 16, S_0x1a07b40;
 .timescale -9 -11;
L_0x1a286c0 .functor BUFZ 32, v0x1a0a4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1a28e70 .functor BUFZ 32, v0x1a0a050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1a28f20 .functor BUFZ 32, v0x1a09bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1a0a5f0_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a0a690_0 .alias "go", 0 0, v0x1a19b20_0;
v0x1a0a710_0 .alias "reset", 0 0, v0x1a19ba0_0;
v0x1a0a790_0 .net "row1", 31 0, v0x1a0a4f0_0; 1 drivers
v0x1a0a810_0 .var "row1_next", 31 0;
v0x1a0a8c0_0 .net "row2", 31 0, v0x1a0a050_0; 1 drivers
v0x1a0a980_0 .var "row2_next", 31 0;
v0x1a0aa30_0 .net "row3", 31 0, v0x1a09bb0_0; 1 drivers
v0x1a0ab30_0 .var "row3_next", 31 0;
v0x1a0abe0_0 .alias "sctl2srow_row_op", 1 0, v0x1a185d0_0;
v0x1a0ac60_0 .alias "srow2sacc_row1_data", 31 0, v0x1a18970_0;
v0x1a0ad10_0 .alias "srow2sacc_row2_data", 31 0, v0x1a18a40_0;
v0x1a0adc0_0 .alias "srow2sacc_row3_data", 31 0, v0x1a18b10_0;
v0x1a0ae70_0 .alias "srt2srow_read_data", 31 0, v0x1a18c60_0;
E_0x1a08580/0 .event edge, v0x1a0abe0_0, v0x1a0a4f0_0, v0x1a0a050_0, v0x1a09bb0_0;
E_0x1a08580/1 .event edge, v0x1a0ae70_0;
E_0x1a08580 .event/or E_0x1a08580/0, E_0x1a08580/1;
S_0x1a0a1b0 .scope module, "row1_r" "dffre" 11 47, 10 3, S_0x1a09680;
 .timescale -9 -11;
P_0x1a0a2a8 .param/l "WIDTH" 10 3, +C4<0100000>;
v0x1a0a350_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a0a3d0_0 .net "d", 31 0, v0x1a0a810_0; 1 drivers
v0x1a0a470_0 .alias "en", 0 0, v0x1a19b20_0;
v0x1a0a4f0_0 .var "q", 31 0;
v0x1a0a570_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a09cd0 .scope module, "row2_r" "dffre" 11 55, 10 3, S_0x1a09680;
 .timescale -9 -11;
P_0x1a09dc8 .param/l "WIDTH" 10 3, +C4<0100000>;
v0x1a09e90_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a09f30_0 .net "d", 31 0, v0x1a0a980_0; 1 drivers
v0x1a09fd0_0 .alias "en", 0 0, v0x1a19b20_0;
v0x1a0a050_0 .var "q", 31 0;
v0x1a0a100_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a097c0 .scope module, "row3_r" "dffre" 11 63, 10 3, S_0x1a09680;
 .timescale -9 -11;
P_0x1a08758 .param/l "WIDTH" 10 3, +C4<0100000>;
v0x1a09940_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a09a70_0 .net "d", 31 0, v0x1a0ab30_0; 1 drivers
v0x1a09b10_0 .alias "en", 0 0, v0x1a19b20_0;
v0x1a09bb0_0 .var "q", 31 0;
v0x1a09c30_0 .alias "r", 0 0, v0x1a19ba0_0;
S_0x1a07de0 .scope module, "accelerator" "sobel_accelerator" 6 112, 12 16, S_0x1a07b40;
 .timescale -9 -11;
L_0x1a28fd0 .functor BUFZ 32, L_0x1a286c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1a293a0 .functor BUFZ 32, L_0x1a28e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1a29490 .functor BUFZ 32, L_0x1a28f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1a08260 .array "convx", 0 1, 11 0;
v0x1a08340 .array "convx11", 0 1, 11 0;
v0x1a08420 .array "convx12", 0 1, 11 0;
v0x1a08500 .array "convx13", 0 1, 11 0;
v0x1a085f0 .array "convx31", 0 1, 11 0;
v0x1a086d0 .array "convx32", 0 1, 11 0;
v0x1a087f0 .array "convx33", 0 1, 11 0;
v0x1a088d0 .array "convy", 0 1, 11 0;
v0x1a089b0 .array "convy11", 0 1, 11 0;
v0x1a08a90 .array "convy13", 0 1, 11 0;
v0x1a08bd0 .array "convy21", 0 1, 11 0;
v0x1a08cb0 .array "convy23", 0 1, 11 0;
v0x1a08e00 .array "convy31", 0 1, 11 0;
v0x1a08ee0 .array "convy33", 0 1, 11 0;
v0x1a09040_0 .net "row1", 31 0, L_0x1a28fd0; 1 drivers
v0x1a090e0_0 .net "row2", 31 0, L_0x1a293a0; 1 drivers
v0x1a08f60_0 .net "row3", 31 0, L_0x1a29490; 1 drivers
v0x1a09230_0 .alias "sacc2swt_write_data", 15 0, v0x1a18500_0;
v0x1a09350_0 .var "sobel_out", 15 0;
v0x1a093d0 .array "sobel_sum", 0 1, 11 0;
v0x1a092d0_0 .alias "srow2sacc_row1_data", 31 0, v0x1a18970_0;
v0x1a09520_0 .alias "srow2sacc_row2_data", 31 0, v0x1a18a40_0;
v0x1a09470_0 .alias "srow2sacc_row3_data", 31 0, v0x1a18b10_0;
S_0x1a080b0 .scope generate, "convolve[0]" "convolve[0]" 12 64, 12 64, S_0x1a07de0;
 .timescale -9 -11;
P_0x1a081a8 .param/l "c" 12 64, +C4<00>;
S_0x1a07ed0 .scope generate, "convolve[1]" "convolve[1]" 12 64, 12 64, S_0x1a07de0;
 .timescale -9 -11;
P_0x1a07fc8 .param/l "c" 12 64, +C4<01>;
v0x1a093d0_0 .array/port v0x1a093d0, 0;
E_0x1a07ab0/0 .event edge, v0x1a09040_0, v0x1a08f60_0, v0x1a090e0_0, v0x1a093d0_0;
v0x1a093d0_1 .array/port v0x1a093d0, 1;
E_0x1a07ab0/1 .event edge, v0x1a093d0_1;
E_0x1a07ab0 .event/or E_0x1a07ab0/0, E_0x1a07ab0/1;
S_0x1a06bf0 .scope generate, "input_buffer_gen[0]" "input_buffer_gen[0]" 2 190, 2 190, S_0x19d42a0;
 .timescale -9 -11;
P_0x1a06ce8 .param/l "k" 2 190, +C4<00>;
v0x1a07410_0 .net *"_s0", 14 0, L_0x1a1be80; 1 drivers
v0x1a074d0_0 .net *"_s1", 32 0, L_0x1a1c260; 1 drivers
v0x1a07570_0 .net *"_s15", 15 0, L_0x1a1c6e0; 1 drivers
v0x1a07610_0 .net *"_s4", 17 0, C4<000000000000000000>; 1 drivers
v0x1a07690_0 .net *"_s5", 32 0, C4<000000000000000000000000000000000>; 1 drivers
v0x1a07730_0 .net *"_s7", 32 0, L_0x1a1c300; 1 drivers
v0x1a07810_0 .net "adjusted_ul_read_addr", 14 0, L_0x1a1c3a0; 1 drivers
L_0x1a1c260 .concat [ 15 18 0 0], L_0x1a1be80, C4<000000000000000000>;
L_0x1a1c300 .arith/sum 33, L_0x1a1c260, C4<000000000000000000000000000000000>;
L_0x1a1c3a0 .part L_0x1a1c300, 0, 15;
S_0x1a06d80 .scope module, "input_buffer" "dataram2" 2 194, 3 1, S_0x1a06bf0;
 .timescale -9 -11;
P_0x1a06e78 .param/l "AWIDTH" 3 4, +C4<01111>;
P_0x1a06ea0 .param/l "DWIDTH" 3 5, +C4<0100000>;
P_0x1a06ec8 .param/l "SIZE" 3 3, +C4<01000000000000000>;
v0x1a07050_0 .alias "addr", 14 0, v0x1a07810_0;
v0x1a07110_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a07190_0 .net "din", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1a07230_0 .var "dout", 31 0;
v0x1a072b0 .array "mem", 32767 0, 31 0;
v0x1a07330_0 .net "we", 0 0, C4<0>; 1 drivers
S_0x1a05f30 .scope generate, "input_buffer_gen[1]" "input_buffer_gen[1]" 2 190, 2 190, S_0x19d42a0;
 .timescale -9 -11;
P_0x1a06028 .param/l "k" 2 190, +C4<01>;
v0x1a06770_0 .net *"_s0", 14 0, L_0x1a1c7d0; 1 drivers
v0x1a06830_0 .net *"_s1", 32 0, L_0x1a1c870; 1 drivers
v0x1a068d0_0 .net *"_s15", 15 0, L_0x1a1cf90; 1 drivers
v0x1a06970_0 .net *"_s4", 17 0, C4<000000000000000000>; 1 drivers
v0x1a069f0_0 .net *"_s5", 32 0, C4<000000000000000000000000000000000>; 1 drivers
v0x1a06a90_0 .net *"_s7", 32 0, L_0x1a1caa0; 1 drivers
v0x1a06b70_0 .net "adjusted_ul_read_addr", 14 0, L_0x1a1cc40; 1 drivers
L_0x1a1c870 .concat [ 15 18 0 0], L_0x1a1c7d0, C4<000000000000000000>;
L_0x1a1caa0 .arith/sum 33, L_0x1a1c870, C4<000000000000000000000000000000000>;
L_0x1a1cc40 .part L_0x1a1caa0, 0, 15;
S_0x1a060e0 .scope module, "input_buffer" "dataram2" 2 194, 3 1, S_0x1a05f30;
 .timescale -9 -11;
P_0x1a061d8 .param/l "AWIDTH" 3 4, +C4<01111>;
P_0x1a06200 .param/l "DWIDTH" 3 5, +C4<0100000>;
P_0x1a06228 .param/l "SIZE" 3 3, +C4<01000000000000000>;
v0x1a063b0_0 .alias "addr", 14 0, v0x1a06b70_0;
v0x1a06470_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a064f0_0 .net "din", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1a06590_0 .var "dout", 31 0;
v0x1a06610 .array "mem", 32767 0, 31 0;
v0x1a06690_0 .net "we", 0 0, C4<0>; 1 drivers
S_0x1a04e00 .scope generate, "output_buffer_gen[0]" "output_buffer_gen[0]" 2 219, 2 219, S_0x19d42a0;
 .timescale -9 -11;
P_0x1a04ef8 .param/l "k" 2 219, +C4<00>;
L_0x1a1d110 .part L_0x1a1d840, 0, 15;
S_0x1a05a40 .scope generate, "genblk3" "genblk3" 2 221, 2 221, S_0x1a04e00;
 .timescale -9 -11;
L_0x1a18840 .functor OR 1, L_0x1a1d440, L_0x1a1d510, C4<0>, C4<0>;
v0x1a05b30_0 .net *"_s1", 0 0, L_0x1a1d440; 1 drivers
v0x1a05bf0_0 .net *"_s2", 0 0, L_0x1a1d510; 1 drivers
v0x1a05c90_0 .net *"_s3", 0 0, L_0x1a18840; 1 drivers
v0x1a05d30_0 .net *"_s5", 31 0, L_0x1a1d610; 1 drivers
v0x1a05db0_0 .net *"_s6", 31 0, L_0x1a1d740; 1 drivers
v0x1a05e50_0 .net *"_s9", 16 0, C4<00000000000000000>; 1 drivers
L_0x1a1d740 .concat [ 15 17 0 0], v0x1a1b570_0, C4<00000000000000000>;
L_0x1a1d840 .functor MUXZ 32, L_0x1a1d740, L_0x1a1d610, L_0x1a18840, C4<>;
S_0x1a04fb0 .scope module, "output_buffer" "dataram3" 2 227, 13 2, S_0x1a04e00;
 .timescale -9 -12;
P_0x1a050a8 .param/l "ADDR_WIDTH" 13 3, +C4<01111>;
P_0x1a050d0 .param/l "COL_WIDTH" 13 4, +C4<01000>;
P_0x1a050f8 .param/l "DATA_WIDTH" 13 6, +C4<010000>;
P_0x1a05120 .param/l "N_COLS" 13 5, +C4<010>;
P_0x1a05148 .param/l "RAM_DEPTH" 13 7, C4<00000000000000001000000000000000>;
v0x1a05660_0 .net "addr", 14 0, L_0x1a1d110; 1 drivers
v0x1a05700_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a057b0_0 .net "din", 15 0, L_0x1a1d2e0; 1 drivers
v0x1a05830_0 .var "dout", 15 0;
v0x1a058e0 .array "ram", 32767 0, 15 0;
v0x1a05960_0 .net "we", 1 0, L_0x1a1d1b0; 1 drivers
S_0x1a054d0 .scope generate, "column[0]" "column[0]" 13 28, 13 28, S_0x1a04fb0;
 .timescale -9 -12;
P_0x1a055c8 .param/l "c" 13 28, +C4<00>;
S_0x1a05340 .scope generate, "column[1]" "column[1]" 13 28, 13 28, S_0x1a04fb0;
 .timescale -9 -12;
P_0x1a05438 .param/l "c" 13 28, +C4<01>;
S_0x1a03c10 .scope generate, "output_buffer_gen[1]" "output_buffer_gen[1]" 2 219, 2 219, S_0x19d42a0;
 .timescale -9 -11;
P_0x1a03d08 .param/l "k" 2 219, +C4<01>;
L_0x1a1d9d0 .part L_0x1a1e270, 0, 15;
S_0x1a04910 .scope generate, "genblk3" "genblk3" 2 221, 2 221, S_0x1a03c10;
 .timescale -9 -11;
L_0x1a1deb0 .functor OR 1, L_0x1a1dc30, L_0x1a1dde0, C4<0>, C4<0>;
v0x1a04a00_0 .net *"_s1", 0 0, L_0x1a1dc30; 1 drivers
v0x1a04ac0_0 .net *"_s2", 0 0, L_0x1a1dde0; 1 drivers
v0x1a04b60_0 .net *"_s3", 0 0, L_0x1a1deb0; 1 drivers
v0x1a04c00_0 .net *"_s5", 31 0, L_0x1a1dfe0; 1 drivers
v0x1a04c80_0 .net *"_s6", 31 0, L_0x1a1e120; 1 drivers
v0x1a04d20_0 .net *"_s9", 16 0, C4<00000000000000000>; 1 drivers
L_0x1a1e120 .concat [ 15 17 0 0], v0x1a1b570_0, C4<00000000000000000>;
L_0x1a1e270 .functor MUXZ 32, L_0x1a1e120, L_0x1a1dfe0, L_0x1a1deb0, C4<>;
S_0x1a03dc0 .scope module, "output_buffer" "dataram3" 2 227, 13 2, S_0x1a03c10;
 .timescale -9 -12;
P_0x1a03eb8 .param/l "ADDR_WIDTH" 13 3, +C4<01111>;
P_0x1a03ee0 .param/l "COL_WIDTH" 13 4, +C4<01000>;
P_0x1a03f08 .param/l "DATA_WIDTH" 13 6, +C4<010000>;
P_0x1a03f30 .param/l "N_COLS" 13 5, +C4<010>;
P_0x1a03f58 .param/l "RAM_DEPTH" 13 7, C4<00000000000000001000000000000000>;
v0x1a04520_0 .net "addr", 14 0, L_0x1a1d9d0; 1 drivers
v0x1a045c0_0 .alias "clk", 0 0, v0x1a1a640_0;
v0x1a04660_0 .net "din", 15 0, L_0x1a1db90; 1 drivers
v0x1a04700_0 .var "dout", 15 0;
v0x1a047b0 .array "ram", 32767 0, 15 0;
v0x1a04830_0 .net "we", 1 0, L_0x1a1da70; 1 drivers
S_0x1a04370 .scope generate, "column[0]" "column[0]" 13 28, 13 28, S_0x1a03dc0;
 .timescale -9 -12;
P_0x1a04468 .param/l "c" 13 28, +C4<00>;
S_0x1a04210 .scope generate, "column[1]" "column[1]" 13 28, 13 28, S_0x1a03dc0;
 .timescale -9 -12;
P_0x1a04158 .param/l "c" 13 28, +C4<01>;
E_0x1a04320 .event posedge, v0x1a045c0_0;
S_0x1a038d0 .scope generate, "data_out_gen[0]" "data_out_gen[0]" 2 239, 2 239, S_0x19d42a0;
 .timescale -9 -11;
P_0x1a039c8 .param/l "k" 2 239, +C4<00>;
S_0x1a03a80 .scope generate, "genblk6" "genblk6" 2 241, 2 241, S_0x1a038d0;
 .timescale -9 -11;
L_0x1a1e4a0 .functor BUFZ 16, v0x1a05830_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1a03b70_0 .net *"_s2", 15 0, L_0x1a1e4a0; 1 drivers
S_0x19ca4a0 .scope generate, "data_out_gen[1]" "data_out_gen[1]" 2 239, 2 239, S_0x19d42a0;
 .timescale -9 -11;
P_0x19e89e8 .param/l "k" 2 239, +C4<01>;
S_0x19cc980 .scope generate, "genblk6" "genblk6" 2 241, 2 241, S_0x19ca4a0;
 .timescale -9 -11;
L_0x1a1e080 .functor BUFZ 16, v0x1a04700_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x18f44d0_0 .net *"_s2", 15 0, L_0x1a1e080; 1 drivers
    .scope S_0x1a06d80;
T_0 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a07330_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0x1a07190_0, 32;
    %ix/getv 3, v0x1a07050_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a072b0, 0, 8;
t_0 ;
T_0.0 ;
    %ix/getv 3, v0x1a07050_0;
    %load/av 8, v0x1a072b0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a07230_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1a06bf0;
T_1 ;
    %delay 1000, 0;
    %load/v 8, v0x1a1b5f0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 207 "$readmemh", v0x1a1ae20_0, v0x1a072b0;
T_1.0 ;
    %end;
    .thread T_1;
    .scope S_0x1a060e0;
T_2 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a06690_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x1a064f0_0, 32;
    %ix/getv 3, v0x1a063b0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a06610, 0, 8;
t_1 ;
T_2.0 ;
    %ix/getv 3, v0x1a063b0_0;
    %load/av 8, v0x1a06610, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a06590_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1a05f30;
T_3 ;
    %delay 1000, 0;
    %load/v 8, v0x1a1b5f0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 207 "$readmemh", v0x1a1ae20_0, v0x1a06610;
T_3.0 ;
    %end;
    .thread T_3;
    .scope S_0x1a054d0;
T_4 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a05960_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0x1a057b0_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1a05660_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a058e0, 0, 8;
t_2 ;
    %load/v 8, v0x1a057b0_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1a05830_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %ix/getv 3, v0x1a05660_0;
    %jmp/1 T_4.2, 4;
    %ix/get/s 0, 0, 2;
T_4.2 ;
    %load/avx.p 8, v0x1a058e0, 0;
    %load/avx.p 9, v0x1a058e0, 0;
    %load/avx.p 10, v0x1a058e0, 0;
    %load/avx.p 11, v0x1a058e0, 0;
    %load/avx.p 12, v0x1a058e0, 0;
    %load/avx.p 13, v0x1a058e0, 0;
    %load/avx.p 14, v0x1a058e0, 0;
    %load/avx.p 15, v0x1a058e0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1a05830_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a05340;
T_5 ;
    %wait E_0x1a04320;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.0, 4;
    %load/x1p 8, v0x1a05960_0, 1;
    %jmp T_5.1;
T_5.0 ;
    %mov 8, 2, 1;
T_5.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_5.2, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %load/x1p 8, v0x1a057b0_0, 8;
    %jmp T_5.5;
T_5.4 ;
    %mov 8, 2, 8;
T_5.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1a05660_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x1a058e0, 0, 8;
t_3 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.6, 4;
    %load/x1p 8, v0x1a057b0_0, 8;
    %jmp T_5.7;
T_5.6 ;
    %mov 8, 2, 8;
T_5.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x1a05830_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %movi 8, 8, 5;
    %ix/getv 3, v0x1a05660_0;
    %jmp/1 T_5.8, 4;
    %ix/get/s 0, 8, 5;
T_5.8 ;
    %load/avx.p 8, v0x1a058e0, 0;
    %load/avx.p 9, v0x1a058e0, 0;
    %load/avx.p 10, v0x1a058e0, 0;
    %load/avx.p 11, v0x1a058e0, 0;
    %load/avx.p 12, v0x1a058e0, 0;
    %load/avx.p 13, v0x1a058e0, 0;
    %load/avx.p 14, v0x1a058e0, 0;
    %load/avx.p 15, v0x1a058e0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x1a05830_0, 0, 8;
T_5.3 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1a04370;
T_6 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a04830_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x1a04660_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1a04520_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a047b0, 0, 8;
t_4 ;
    %load/v 8, v0x1a04660_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1a04700_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %ix/getv 3, v0x1a04520_0;
    %jmp/1 T_6.2, 4;
    %ix/get/s 0, 0, 2;
T_6.2 ;
    %load/avx.p 8, v0x1a047b0, 0;
    %load/avx.p 9, v0x1a047b0, 0;
    %load/avx.p 10, v0x1a047b0, 0;
    %load/avx.p 11, v0x1a047b0, 0;
    %load/avx.p 12, v0x1a047b0, 0;
    %load/avx.p 13, v0x1a047b0, 0;
    %load/avx.p 14, v0x1a047b0, 0;
    %load/avx.p 15, v0x1a047b0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1a04700_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a04210;
T_7 ;
    %wait E_0x1a04320;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 8, v0x1a04830_0, 1;
    %jmp T_7.1;
T_7.0 ;
    %mov 8, 2, 1;
T_7.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.2, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.4, 4;
    %load/x1p 8, v0x1a04660_0, 8;
    %jmp T_7.5;
T_7.4 ;
    %mov 8, 2, 8;
T_7.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1a04520_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x1a047b0, 0, 8;
t_5 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 8, v0x1a04660_0, 8;
    %jmp T_7.7;
T_7.6 ;
    %mov 8, 2, 8;
T_7.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x1a04700_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %movi 8, 8, 5;
    %ix/getv 3, v0x1a04520_0;
    %jmp/1 T_7.8, 4;
    %ix/get/s 0, 8, 5;
T_7.8 ;
    %load/avx.p 8, v0x1a047b0, 0;
    %load/avx.p 9, v0x1a047b0, 0;
    %load/avx.p 10, v0x1a047b0, 0;
    %load/avx.p 11, v0x1a047b0, 0;
    %load/avx.p 12, v0x1a047b0, 0;
    %load/avx.p 13, v0x1a047b0, 0;
    %load/avx.p 14, v0x1a047b0, 0;
    %load/avx.p 15, v0x1a047b0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x1a04700_0, 0, 8;
T_7.3 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1a1a350;
T_8 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a1a860_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0x1a1a6c0_0, 32;
    %ix/getv 3, v0x1a1a580_0;
    %jmp/1 t_6, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a1a7e0, 0, 8;
t_6 ;
T_8.0 ;
    %ix/getv 3, v0x1a1a580_0;
    %load/av 8, v0x1a1a7e0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a1a760_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1a19090;
T_9 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a19300_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a19280_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1a19200_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a19280_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1a174e0;
T_10 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a179a0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a17920_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1a0bf10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a17920_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1a0da30;
T_11 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a0dda0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1a0dd00_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1a0dc60_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1a0dd00_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1a0d610;
T_12 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a0d9b0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0d900_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x1a0d860_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x1a0d7c0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0d900_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0x1a0d900_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0d900_0, 0, 8;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1a0d060;
T_13 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a0d480_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0d3d0_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x1a0d330_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x1a0d290_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0d3d0_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0x1a0d3d0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0d3d0_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1a0cbe0;
T_14 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a0cfe0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0cf30_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1a0ceb0_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x1a0ce10_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0cf30_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v0x1a0cf30_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0cf30_0, 0, 8;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1a0c760;
T_15 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a0cb60_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0cab0_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x1a0ca30_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x1a0c990_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0cab0_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x1a0cab0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1a0cab0_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1a0c2e0;
T_16 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a0c6e0_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0c660_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1a0c5e0_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x1a0c540_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0c660_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v0x1a0c660_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0c660_0, 0, 8;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1a0bcb0;
T_17 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a0c1d0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0c150_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1a0c040_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x1a099e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0c150_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x1a0c150_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0c150_0, 0, 8;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1a0af70;
T_18 ;
    %wait E_0x1a0b710;
    %load/v 8, v0x1a0f9b0_0, 4;
    %set/v v0x1a0fa30_0, 8, 4;
    %load/v 8, v0x1a0f9b0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_18.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_18.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_18.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_18.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_18.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_18.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_18.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_18.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_18.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_18.9, 6;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_18.12, 8;
    %set/v v0x1a0fa30_0, 1, 4;
T_18.12 ;
    %jmp T_18.11;
T_18.0 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_18.14, 8;
    %movi 8, 1, 4;
    %set/v v0x1a0fa30_0, 8, 4;
T_18.14 ;
    %jmp T_18.11;
T_18.1 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_18.16, 8;
    %set/v v0x1a0fa30_0, 1, 4;
T_18.16 ;
    %jmp T_18.11;
T_18.2 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_18.18, 8;
    %set/v v0x1a0fa30_0, 1, 4;
T_18.18 ;
    %jmp T_18.11;
T_18.3 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_18.20, 8;
    %set/v v0x1a0fa30_0, 1, 4;
T_18.20 ;
    %jmp T_18.11;
T_18.4 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_18.22, 8;
    %set/v v0x1a0fa30_0, 1, 4;
T_18.22 ;
    %jmp T_18.11;
T_18.5 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_18.24, 8;
    %set/v v0x1a0fa30_0, 1, 4;
T_18.24 ;
    %jmp T_18.11;
T_18.6 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_18.26, 8;
    %set/v v0x1a0fa30_0, 1, 4;
T_18.26 ;
    %jmp T_18.11;
T_18.7 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_18.28, 8;
    %set/v v0x1a0fa30_0, 1, 4;
T_18.28 ;
    %jmp T_18.11;
T_18.8 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.30, 8;
    %set/v v0x1a0fa30_0, 0, 4;
T_18.30 ;
    %jmp T_18.11;
T_18.9 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_18.32, 8;
    %set/v v0x1a0fa30_0, 1, 4;
T_18.32 ;
    %jmp T_18.11;
T_18.11 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1a0af70;
T_19 ;
    %wait E_0x1a0b2e0;
    %set/v v0x1a0f4a0_0, 0, 2;
    %load/v 8, v0x1a0f9b0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_19.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_19.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_19.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_19.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_19.9, 6;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.0 ;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.1 ;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.2 ;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.3 ;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.4 ;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.5 ;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.6 ;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.7 ;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.8 ;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.9 ;
    %set/v v0x1a0f4a0_0, 0, 2;
    %jmp T_19.11;
T_19.11 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1a0af70;
T_20 ;
    %wait E_0x1a0b7b0;
    %load/v 8, v0x1a0f320_0, 10;
    %set/v v0x1a0f5b0_0, 8, 10;
    %load/v 8, v0x1a0f9b0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_20.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_20.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_20.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_20.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_20.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_20.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_20.9, 6;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.0 ;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.1 ;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.2 ;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.3 ;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.4 ;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.5 ;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.6 ;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.7 ;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.8 ;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.9 ;
    %set/v v0x1a0f5b0_0, 0, 10;
    %jmp T_20.11;
T_20.11 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1a0af70;
T_21 ;
    %wait E_0x1a0b760;
    %load/v 8, v0x1a0edc0_0, 10;
    %set/v v0x1a0ed00_0, 8, 10;
    %load/v 8, v0x1a0f9b0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_21.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_21.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_21.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_21.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_21.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_21.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_21.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_21.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_21.9, 6;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.0 ;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.1 ;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.2 ;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.3 ;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.4 ;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.5 ;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.6 ;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.7 ;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.8 ;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.9 ;
    %set/v v0x1a0ed00_0, 0, 10;
    %jmp T_21.11;
T_21.11 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1a0af70;
T_22 ;
    %wait E_0x1a0b710;
    %set/v v0x1a0e9b0_0, 0, 32;
    %load/v 8, v0x1a0f9b0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_22.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_22.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_22.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_22.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_22.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_22.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_22.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_22.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_22.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_22.9, 6;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.11;
T_22.0 ;
    %load/v 8, v0x1a0f0a0_0, 1;
    %jmp/0xz  T_22.12, 8;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %set/v v0x1a0e9b0_0, 0, 32;
T_22.13 ;
    %jmp T_22.11;
T_22.1 ;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.11;
T_22.2 ;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.11;
T_22.3 ;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.11;
T_22.4 ;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.11;
T_22.5 ;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.11;
T_22.6 ;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.11;
T_22.7 ;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.11;
T_22.8 ;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.11;
T_22.9 ;
    %set/v v0x1a0e9b0_0, 0, 32;
    %jmp T_22.11;
T_22.11 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1a0af70;
T_23 ;
    %wait E_0x1a0b2e0;
    %set/v v0x1a0ea30_0, 0, 32;
    %load/v 8, v0x1a0f9b0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_23.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_23.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_23.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_23.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_23.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_23.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_23.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_23.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_23.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_23.9, 6;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.0 ;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.1 ;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.2 ;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.3 ;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.4 ;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.5 ;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.6 ;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.7 ;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.8 ;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.9 ;
    %set/v v0x1a0ea30_0, 0, 32;
    %jmp T_23.11;
T_23.11 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1a0af70;
T_24 ;
    %wait E_0x1a0b2e0;
    %set/v v0x1a0ead0_0, 0, 1;
    %load/v 8, v0x1a0f9b0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_24.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_24.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_24.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_24.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_24.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_24.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_24.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_24.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_24.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_24.9, 6;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.0 ;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.1 ;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.2 ;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.3 ;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.4 ;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.5 ;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.6 ;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.7 ;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.8 ;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.9 ;
    %set/v v0x1a0ead0_0, 0, 1;
    %jmp T_24.11;
T_24.11 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1a0a1b0;
T_25 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a0a570_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0a4f0_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x1a0a470_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v0x1a0a3d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0a4f0_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v0x1a0a4f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0a4f0_0, 0, 8;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1a09cd0;
T_26 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a0a100_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0a050_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x1a09fd0_0, 1;
    %jmp/0xz  T_26.2, 8;
    %load/v 8, v0x1a09f30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0a050_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v0x1a0a050_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a0a050_0, 0, 8;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1a097c0;
T_27 ;
    %wait E_0x1a04320;
    %load/v 8, v0x1a09c30_0, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a09bb0_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x1a09b10_0, 1;
    %jmp/0xz  T_27.2, 8;
    %load/v 8, v0x1a09a70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a09bb0_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v0x1a09bb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a09bb0_0, 0, 8;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1a09680;
T_28 ;
    %wait E_0x1a08580;
    %load/v 8, v0x1a0abe0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_28.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_28.1, 6;
    %set/v v0x1a0a810_0, 0, 32;
    %set/v v0x1a0a980_0, 0, 32;
    %set/v v0x1a0ab30_0, 0, 32;
    %jmp T_28.3;
T_28.0 ;
    %load/v 8, v0x1a0a790_0, 32;
    %set/v v0x1a0a810_0, 8, 32;
    %load/v 8, v0x1a0a8c0_0, 32;
    %set/v v0x1a0a980_0, 8, 32;
    %load/v 8, v0x1a0aa30_0, 32;
    %set/v v0x1a0ab30_0, 8, 32;
    %jmp T_28.3;
T_28.1 ;
    %load/v 8, v0x1a0a8c0_0, 32;
    %set/v v0x1a0a810_0, 8, 32;
    %load/v 8, v0x1a0aa30_0, 32;
    %set/v v0x1a0a980_0, 8, 32;
    %load/v 8, v0x1a0ae70_0, 32;
    %set/v v0x1a0ab30_0, 8, 32;
    %jmp T_28.3;
T_28.3 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1a080b0;
T_29 ;
    %wait E_0x1a07ab0;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.0, 4;
    %load/x1p 20, v0x1a09040_0, 8;
    %jmp T_29.1;
T_29.0 ;
    %mov 20, 2, 8;
T_29.1 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a08340, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.2, 4;
    %load/x1p 20, v0x1a09040_0, 8;
    %jmp T_29.3;
T_29.2 ;
    %mov 20, 2, 8;
T_29.3 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a08420, 8, 12;
    %load/v 8, v0x1a09040_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a08500, 8, 12;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.4, 4;
    %load/x1p 20, v0x1a08f60_0, 8;
    %jmp T_29.5;
T_29.4 ;
    %mov 20, 2, 8;
T_29.5 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a085f0, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.6, 4;
    %load/x1p 20, v0x1a08f60_0, 8;
    %jmp T_29.7;
T_29.6 ;
    %mov 20, 2, 8;
T_29.7 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a086d0, 8, 12;
    %load/v 8, v0x1a08f60_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a087f0, 8, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a08260, 0, 12;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.8, 4;
    %load/x1p 20, v0x1a09040_0, 8;
    %jmp T_29.9;
T_29.8 ;
    %mov 20, 2, 8;
T_29.9 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a089b0, 8, 12;
    %load/v 8, v0x1a09040_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a08a90, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.10, 4;
    %load/x1p 20, v0x1a090e0_0, 8;
    %jmp T_29.11;
T_29.10 ;
    %mov 20, 2, 8;
T_29.11 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a08bd0, 8, 12;
    %mov 8, 0, 1;
    %load/v 9, v0x1a090e0_0, 8; Select 8 out of 32 bits
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a08cb0, 8, 12;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.12, 4;
    %load/x1p 20, v0x1a08f60_0, 8;
    %jmp T_29.13;
T_29.12 ;
    %mov 20, 2, 8;
T_29.13 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a08e00, 8, 12;
    %load/v 8, v0x1a08f60_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a08ee0, 8, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a088d0, 0, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1a093d0, 0, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.14, 4;
    %ix/get/s 0, 0, 2;
T_29.14 ;
    %load/avx.p 8, v0x1a093d0, 0;
    %load/avx.p 9, v0x1a093d0, 0;
    %load/avx.p 10, v0x1a093d0, 0;
    %load/avx.p 11, v0x1a093d0, 0;
    %load/avx.p 12, v0x1a093d0, 0;
    %load/avx.p 13, v0x1a093d0, 0;
    %load/avx.p 14, v0x1a093d0, 0;
    %load/avx.p 15, v0x1a093d0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1a09350_0, 8, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1a07ed0;
T_30 ;
    %wait E_0x1a07ab0;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.0, 4;
    %load/x1p 20, v0x1a09040_0, 8;
    %jmp T_30.1;
T_30.0 ;
    %mov 20, 2, 8;
T_30.1 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a08340, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.2, 4;
    %load/x1p 20, v0x1a09040_0, 8;
    %jmp T_30.3;
T_30.2 ;
    %mov 20, 2, 8;
T_30.3 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a08420, 8, 12;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.4, 4;
    %load/x1p 20, v0x1a09040_0, 8;
    %jmp T_30.5;
T_30.4 ;
    %mov 20, 2, 8;
T_30.5 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a08500, 8, 12;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.6, 4;
    %load/x1p 20, v0x1a08f60_0, 8;
    %jmp T_30.7;
T_30.6 ;
    %mov 20, 2, 8;
T_30.7 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a085f0, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.8, 4;
    %load/x1p 20, v0x1a08f60_0, 8;
    %jmp T_30.9;
T_30.8 ;
    %mov 20, 2, 8;
T_30.9 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a086d0, 8, 12;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.10, 4;
    %load/x1p 20, v0x1a08f60_0, 8;
    %jmp T_30.11;
T_30.10 ;
    %mov 20, 2, 8;
T_30.11 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a087f0, 8, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a08260, 0, 12;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.12, 4;
    %load/x1p 20, v0x1a09040_0, 8;
    %jmp T_30.13;
T_30.12 ;
    %mov 20, 2, 8;
T_30.13 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a089b0, 8, 12;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.14, 4;
    %load/x1p 20, v0x1a09040_0, 8;
    %jmp T_30.15;
T_30.14 ;
    %mov 20, 2, 8;
T_30.15 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a08a90, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.16, 4;
    %load/x1p 20, v0x1a090e0_0, 8;
    %jmp T_30.17;
T_30.16 ;
    %mov 20, 2, 8;
T_30.17 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a08bd0, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.18, 4;
    %load/x1p 20, v0x1a090e0_0, 8;
    %jmp T_30.19;
T_30.18 ;
    %mov 20, 2, 8;
T_30.19 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a08cb0, 8, 12;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.20, 4;
    %load/x1p 20, v0x1a08f60_0, 8;
    %jmp T_30.21;
T_30.20 ;
    %mov 20, 2, 8;
T_30.21 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a08e00, 8, 12;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.22, 4;
    %load/x1p 20, v0x1a08f60_0, 8;
    %jmp T_30.23;
T_30.22 ;
    %mov 20, 2, 8;
T_30.23 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a08ee0, 8, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a088d0, 0, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1a093d0, 0, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.24, 4;
    %ix/get/s 0, 0, 2;
T_30.24 ;
    %load/avx.p 8, v0x1a093d0, 0;
    %load/avx.p 9, v0x1a093d0, 0;
    %load/avx.p 10, v0x1a093d0, 0;
    %load/avx.p 11, v0x1a093d0, 0;
    %load/avx.p 12, v0x1a093d0, 0;
    %load/avx.p 13, v0x1a093d0, 0;
    %load/avx.p 14, v0x1a093d0, 0;
    %load/avx.p 15, v0x1a093d0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %set/x0 v0x1a09350_0, 8, 8;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x19d42a0;
T_31 ;
    %set/v v0x1a1b7a0_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0x19d42a0;
T_32 ;
    %set/v v0x1a1b080_0, 1, 32;
    %end;
    .thread T_32;
    .scope S_0x19d42a0;
T_33 ;
    %set/v v0x1a1a9a0_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0x19d42a0;
T_34 ;
    %set/v v0x1a1b220_0, 0, 33;
    %end;
    .thread T_34;
    .scope S_0x19d42a0;
T_35 ;
    %movi 8, 131072, 33;
    %set/v v0x1a1b100_0, 8, 33;
    %end;
    .thread T_35;
    .scope S_0x19d42a0;
T_36 ;
    %set/v v0x1a1b570_0, 0, 15;
    %end;
    .thread T_36;
    .scope S_0x19d42a0;
T_37 ;
    %vpi_func 2 52 "$value$plusargs", 8, 32, "instr_mem=%s", v0x1a1aec0_0;
    %set/v v0x1a1b4d0_0, 8, 32;
    %vpi_func 2 53 "$value$plusargs", 8, 32, "in_buf=%s", v0x1a1ae20_0;
    %set/v v0x1a1b5f0_0, 8, 32;
    %vpi_func 2 54 "$value$plusargs", 8, 32, "out_buf=%s", v0x1a1b450_0;
    %set/v v0x1a1bfa0_0, 8, 32;
    %vpi_func 2 55 "$value$plusargs", 8, 32, "test_result=%s", v0x1a1b860_0;
    %set/v v0x1a1c020_0, 8, 32;
    %vpi_func 2 56 "$value$plusargs", 8, 32, "dumpvars=%s", v0x1a1ab60_0;
    %set/v v0x1a1aae0_0, 8, 32;
    %vpi_func 2 59 "$value$plusargs", 8, 32, "image_rows=%d", v0x1a1ad80_0;
    %nor/r 8, 8, 32;
    %jmp/0xz  T_37.0, 8;
    %vpi_call 2 60 "$error", "No image height is specified. Specify a height using +image_rows=<height>.";
    %vpi_call 2 61 "$finish";
T_37.0 ;
    %vpi_func 2 63 "$value$plusargs", 8, 32, "image_columns=%d", v0x1a1ace0_0;
    %nor/r 8, 8, 32;
    %jmp/0xz  T_37.2, 8;
    %vpi_call 2 64 "$error", "No image width is specified. Specify a width using +image_columns=<height>.";
    %vpi_call 2 65 "$finish";
T_37.2 ;
    %load/v 8, v0x1a1b4d0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.4, 4;
    %vpi_call 2 70 "$display", "Instruction Memory: %0s", v0x1a1aec0_0;
    %vpi_call 2 71 "$readmemh", v0x1a1aec0_0, v0x1a1a7e0;
    %jmp T_37.5;
T_37.4 ;
    %vpi_call 2 73 "$display", "No instruction memory";
T_37.5 ;
    %load/v 8, v0x1a1b5f0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.6, 4;
    %vpi_call 2 78 "$display", "Input Data Buffer: %0s", v0x1a1ae20_0;
    %jmp T_37.7;
T_37.6 ;
    %vpi_call 2 80 "$display", "No input data buffer";
T_37.7 ;
    %load/v 8, v0x1a1bfa0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.8, 4;
    %vpi_func 2 85 "$test$plusargs", 8, 32, "out_start";
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.10, 4;
    %vpi_func 2 86 "$value$plusargs", 8, 32, "out_start=%h", v0x1a1b220_0;
    %set/v v0x1a1b720_0, 8, 32;
T_37.10 ;
    %vpi_func 2 89 "$test$plusargs", 8, 32, "out_end";
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.12, 4;
    %vpi_func 2 90 "$value$plusargs", 8, 32, "out_end=%h", v0x1a1b100_0;
    %set/v v0x1a1b720_0, 8, 32;
T_37.12 ;
    %vpi_call 2 93 "$display", "Output buffer: %0s", v0x1a1b450_0;
    %vpi_call 2 94 "$display", "  Dumping range: 0x%h - 0x%h", v0x1a1b220_0, v0x1a1b100_0;
    %load/v 8, v0x1a1b220_0, 33;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 33;
    %set/v v0x1a1b220_0, 8, 33;
    %load/v 8, v0x1a1b100_0, 33;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 33;
    %set/v v0x1a1b100_0, 8, 33;
    %jmp T_37.9;
T_37.8 ;
    %vpi_call 2 101 "$display", "No output buffer";
T_37.9 ;
    %vpi_func 2 104 "$test$plusargs", 8, 32, "cycles";
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.14, 4;
    %vpi_func 2 105 "$value$plusargs", 8, 32, "cycles=%d", v0x1a1b080_0;
    %set/v v0x1a1b720_0, 8, 32;
T_37.14 ;
    %vpi_call 2 108 "$display", "Running userlogic for maximum of %0d cycles", v0x1a1b080_0;
    %end;
    .thread T_37;
    .scope S_0x19d42a0;
T_38 ;
    %set/v v0x1a1a920_0, 0, 1;
    %set/v v0x1a1b670_0, 0, 1;
    %load/v 8, v0x1a1aae0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_38.0, 4;
    %vpi_call 2 120 "$dumpfile", v0x1a1ab60_0;
    %vpi_call 2 121 "$dumpvars", 1'sb0, S_0x19d42a0;
T_38.0 ;
    %delay 20000, 0;
    %set/v v0x1a1b670_0, 1, 1;
    %delay 10000, 0;
    %mov 8, 1, 1;
    %mov 9, 0, 1;
    %load/v 10, v0x1a1ad80_0, 10;
    %load/v 20, v0x1a1ace0_0, 10;
    %mov 30, 0, 10;
    %set/v v0x1a1b7a0_0, 8, 32;
    %load/v 8, v0x1a1b080_0, 32;
    %set/v v0x1a1a9a0_0, 8, 32;
T_38.2 ;
    %load/v 8, v0x1a1a9a0_0, 32;
    %cmp/u 0, 8, 32;
    %mov 8, 5, 1;
    %load/v 9, v0x1a1bc80_0, 1; Only need 1 of 32 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_38.4, 4;
    %load/x1p 9, v0x1a1bc80_0, 1;
    %jmp T_38.5;
T_38.4 ;
    %mov 9, 2, 1;
T_38.5 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz T_38.3, 8;
    %load/v 8, v0x1a1a9a0_0, 32;
    %mov 40, 0, 1;
    %subi 8, 1, 33;
    %set/v v0x1a1a9a0_0, 8, 32;
    %delay 10000, 0;
    %jmp T_38.2;
T_38.3 ;
    %load/v 8, v0x1a1b080_0, 32;
    %load/v 40, v0x1a1a9a0_0, 32;
    %sub 8, 40, 32;
    %vpi_call 2 136 "$display", "Userlogic ran for %0d cycles", T<8,32,u>;
    %vpi_call 2 137 "$display", "status register = 0x%x", v0x1a1bc80_0;
    %vpi_call 2 138 "$display", "test register   = 0x%x", v0x1a1bb90_0;
    %set/v v0x1a1b7a0_0, 0, 32;
    %load/v 8, v0x1a1bfa0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_38.6, 4;
    %vpi_func 2 144 "$fopen", 8, 32, v0x1a1b450_0, "w";
    %set/v v0x1a1b2c0_0, 8, 32;
    %load/v 8, v0x1a1b220_0, 33;
    %set/v v0x1a1ac00_0, 8, 32;
T_38.8 ;
    %load/v 8, v0x1a1ac00_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v0x1a1b100_0, 33;
    %cmp/u 8, 41, 33;
    %jmp/0xz T_38.9, 5;
    %load/v 8, v0x1a1ac00_0, 32;
    %set/v v0x1a1b570_0, 8, 15;
    %delay 10000, 0;
    %vpi_call 2 148 "$fwrite", v0x1a1b2c0_0, "%h\012", v0x1a1aa40_0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1a1ac00_0, 32;
    %set/v v0x1a1ac00_0, 8, 32;
    %jmp T_38.8;
T_38.9 ;
    %vpi_call 2 150 "$fclose", v0x1a1b2c0_0;
T_38.6 ;
    %load/v 8, v0x1a1c020_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_38.10, 4;
    %vpi_func 2 155 "$fopen", 8, 32, v0x1a1b860_0, "w";
    %set/v v0x1a1ac00_0, 8, 32;
    %vpi_call 2 156 "$fwrite", v0x1a1ac00_0, "%0d", v0x1a1bb90_0;
    %vpi_call 2 157 "$fclose", v0x1a1ac00_0;
T_38.10 ;
    %vpi_call 2 160 "$finish";
    %end;
    .thread T_38;
    .scope S_0x19d42a0;
T_39 ;
T_39.0 ;
    %delay 5000, 0;
    %load/v 8, v0x1a1a920_0, 1;
    %inv 8, 1;
    %set/v v0x1a1a920_0, 8, 1;
    %jmp T_39.0;
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "harness/userlogic_test.v";
    "../hw/hdl/verilog/dataram2.v";
    "../hw/hdl/verilog/sobel/userlogic.v";
    "../hw/hdl/verilog/sobel/lib/dffr.v";
    "../hw/hdl/verilog/sobel/sobel_top.v";
    "../hw/hdl/verilog/sobel/sobel_read_transform.v";
    "../hw/hdl/verilog/sobel/sobel_write_transform.v";
    "../hw/hdl/verilog/sobel/sobel_control.v";
    "../hw/hdl/verilog/sobel/lib/dffre.v";
    "../hw/hdl/verilog/sobel/sobel_image_rowregs.v";
    "../hw/hdl/verilog/sobel/sobel_accelerator.v";
    "../hw/hdl/verilog/dataram3.v";
