/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  reg [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [6:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_12z ? celloutsig_0_4z : celloutsig_0_13z;
  assign celloutsig_1_11z = !(celloutsig_1_0z[2] ? celloutsig_1_0z[2] : celloutsig_1_0z[1]);
  assign celloutsig_0_5z = !(celloutsig_0_0z ? celloutsig_0_4z : celloutsig_0_2z[1]);
  assign celloutsig_0_13z = !(celloutsig_0_0z ? celloutsig_0_3z[8] : celloutsig_0_12z);
  assign celloutsig_0_34z = ~((celloutsig_0_15z[3] | celloutsig_0_12z) & celloutsig_0_14z[2]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[4] | celloutsig_1_0z[3]) & celloutsig_1_0z[1]);
  assign celloutsig_0_23z = ~((celloutsig_0_16z[12] | celloutsig_0_9z[4]) & celloutsig_0_3z[7]);
  assign celloutsig_1_9z = ~(celloutsig_1_6z[1] ^ celloutsig_1_2z);
  assign celloutsig_0_6z = ~(in_data[14] ^ celloutsig_0_4z);
  assign celloutsig_0_20z = ~(celloutsig_0_19z[2] ^ celloutsig_0_6z);
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_18z[6:4], celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_3z = { celloutsig_0_2z[4:1], celloutsig_0_0z, celloutsig_0_2z } & { in_data[12:5], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_19z[1:0], celloutsig_0_5z } & celloutsig_0_28z;
  assign celloutsig_0_54z = { celloutsig_0_35z, celloutsig_0_44z, celloutsig_0_36z } & celloutsig_0_41z[8:2];
  assign celloutsig_1_6z = { in_data[152:149], celloutsig_1_4z } & { in_data[191], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_14z = { in_data[45:41], celloutsig_0_0z } & { celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_10z[14:10], celloutsig_0_0z, celloutsig_0_1z } & { celloutsig_0_2z[2:1], celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_2z = { in_data[58:55], celloutsig_0_0z } & in_data[85:81];
  assign celloutsig_0_8z = { in_data[49:48], celloutsig_0_1z, celloutsig_0_5z } / { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[48:25], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } == in_data[89:55];
  assign celloutsig_0_17z = in_data[62:58] == { celloutsig_0_9z[6:3], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_18z[4:3], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_14z } == { celloutsig_0_18z[5:4], celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_26z = celloutsig_0_10z[8:5] === celloutsig_0_10z[7:4];
  assign celloutsig_0_12z = { celloutsig_0_9z[6:4], celloutsig_0_2z, celloutsig_0_5z } || { celloutsig_0_9z[2:0], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[42:33], celloutsig_0_0z } || in_data[61:51];
  assign celloutsig_1_5z = celloutsig_1_3z & ~(celloutsig_1_11z);
  assign celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_2z } % { 1'h1, celloutsig_0_10z[11:6] };
  assign celloutsig_0_28z = { celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_23z } % { 1'h1, celloutsig_0_21z[2:1] };
  assign celloutsig_0_44z = celloutsig_0_26z ? celloutsig_0_18z[6:4] : celloutsig_0_8z[3:1];
  assign celloutsig_0_19z = celloutsig_0_3z[2] ? { in_data[80:77], celloutsig_0_1z, celloutsig_0_4z } : celloutsig_0_9z[5:0];
  assign celloutsig_0_11z = { celloutsig_0_2z[2:0], celloutsig_0_0z, celloutsig_0_0z } != { celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_24z = celloutsig_0_9z[5] & celloutsig_0_13z;
  assign celloutsig_0_29z = celloutsig_0_24z & celloutsig_0_13z;
  assign celloutsig_0_38z = in_data[70:66] >> celloutsig_0_3z[6:2];
  assign celloutsig_1_4z = { celloutsig_1_0z[4], celloutsig_1_2z, celloutsig_1_3z } << { celloutsig_1_0z[2:1], celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } << { celloutsig_0_3z[8:3], celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_9z[2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z } << in_data[59:41];
  assign celloutsig_0_39z = in_data[65:58] >> { celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_23z };
  assign celloutsig_0_40z = celloutsig_0_38z >> { celloutsig_0_39z[5:2], celloutsig_0_22z };
  assign celloutsig_0_41z = { celloutsig_0_8z, celloutsig_0_40z } >> { celloutsig_0_16z[5:4], celloutsig_0_29z, _00_ };
  assign celloutsig_1_19z = celloutsig_1_6z[6:1] >> { celloutsig_1_0z[4:2], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[172:168] >>> in_data[153:149];
  assign celloutsig_0_15z = { celloutsig_0_9z[3:1], celloutsig_0_6z } >>> in_data[8:5];
  assign celloutsig_0_0z = ~((in_data[69] & in_data[73]) | in_data[0]);
  assign celloutsig_0_53z = ~((celloutsig_0_39z[7] & celloutsig_0_34z) | celloutsig_0_1z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z[2]) | in_data[177]);
  assign celloutsig_1_18z = ~((celloutsig_1_6z[4] & celloutsig_1_4z[1]) | celloutsig_1_11z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_16z = { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z[8] & in_data[23]) | (celloutsig_0_2z[0] & celloutsig_0_1z));
  assign { out_data[128], out_data[101:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
