                                SESSION: Thu Sep 10 14:05:47 2020
                                GRMON version: v3.2.4 pro (De-Risc) version
                                ID: 692040366 (ldk)
                                OS: Linux
                                Command line: grmon -digilent -u -v -abaud 115200 -log results/ubenchmarks_singlecore-1-cores -c grmon_scripts/active_cores_1.grmon
                                
                                GRMON debug monitor v3.2.4 64-bit pro (De-Risc) version
                                
                                Copyright (C) 2020 Cobham Gaisler - All rights reserved.
                                For latest updates, go to http://www.gaisler.com/
                                Comments or bug-reports to support@gaisler.com
                                
[SE0:sys]         001599739548  JTAG chain (1): xcku040 
[SE0:sys]         001599739548  Freq detection: Hz = 99922814.371257 (100 MHz), time=0.501000, 5006133 cycles
[SE0:cli]         001599739548  Device ID:           0x287
[SE0:cli]         001599739548  GRLIB build version: 4254
[SE0:cli]         001599739548  Detected frequency:  100.0 MHz
[SE0:cli]         001599739548  
[SE0:cli]         001599739548  Component                            Vendor
[SE0:cli]         001599739548  NOEL-V RISC-V Processor              Cobham Gaisler
[SE0:cli]         001599739548  NOEL-V RISC-V Processor              Cobham Gaisler
[SE0:cli]         001599739548  GR Ethernet MAC                      Cobham Gaisler
[SE0:cli]         001599739548  AHB Debug UART                       Cobham Gaisler
[SE0:cli]         001599739548  JTAG Debug Link                      Cobham Gaisler
[SE0:cli]         001599739548  EDCL master interface                Cobham Gaisler
[SE0:cli]         001599739548  L2-Cache Controller                  Cobham Gaisler
[SE0:cli]         001599739548  Generic AHB ROM                      Cobham Gaisler
[SE0:cli]         001599739548  Xilinx MIG Controller                Cobham Gaisler
[SE0:cli]         001599739548  Unknown device                       BSC
[SE0:cli]         001599739548  AHB/APB Bridge                       Cobham Gaisler
[SE0:cli]         001599739548  RISC-V CLINT                         Cobham Gaisler
[SE0:cli]         001599739548  RISC-V PLIC                          Cobham Gaisler
[SE0:cli]         001599739548  RISC-V Debug Module                  Cobham Gaisler
[SE0:cli]         001599739548  AMBA Trace Buffer                    Cobham Gaisler
[SE0:cli]         001599739548  AHB Status Register                  Cobham Gaisler
[SE0:cli]         001599739548  General Purpose I/O port             Cobham Gaisler
[SE0:cli]         001599739548  Core 2                               BSC
[SE0:cli]         001599739548  Generic UART                         Cobham Gaisler
[SE0:cli]         001599739548  Version and Revision Register        Cobham Gaisler
[SE0:cli]         001599739548  Modular Timer Unit                   Cobham Gaisler
[SE0:cli]         001599739548  
[SE0:cli]         001599739548  Use command 'info sys' to print a detailed report of attached cores
[SE0:cli]         001599739548  
[SE0:sys]         001599739548  01:0bd.00 Cobham Gaisler  NOEL-V RISC-V Processor  (cpu0)
[SE0:sys]         001599739548  ff:0      AHB Master 0
[SE0:sys]         001599739548  01:0bd.00 Cobham Gaisler  NOEL-V RISC-V Processor  (cpu1)
[SE0:sys]         001599739548  ff:1      AHB Master 1
[SE0:sys]         001599739548  01:01d.00 Cobham Gaisler  GR Ethernet MAC  (greth0)
[SE0:sys]         001599739548  ff:2      AHB Master 2
[SE0:sys]         001599739548   0:4      APB: 80000500 - 80000600
[SE0:sys]         001599739548            IRQ: 5
[SE0:sys]         001599739548            edcl ip 192.168.0.51, buffer 2 kbyte
[SE0:sys]         001599739548  01:007.00 Cobham Gaisler  AHB Debug UART  (ahbuart0)
[SE0:sys]         001599739548  ff:3      AHB Master 3
[SE0:sys]         001599739548   0:1      APB: 80000e00 - 80000f00
[SE0:sys]         001599739548            Baudrate 115200, AHB frequency 100.00 MHz
[SE0:sys]         001599739548  01:01c.02 Cobham Gaisler  JTAG Debug Link  (ahbjtag0)
[SE0:sys]         001599739548  ff:4      AHB Master 4
[SE0:sys]         001599739548  01:08c.00 Cobham Gaisler  EDCL master interface  (edcl0)
[SE0:sys]         001599739548  ff:5      AHB Master 5
[SE0:sys]         001599739548  01:04b.03 Cobham Gaisler  L2-Cache Controller  (l2cache0)
[SE0:sys]         001599739548  ff:0      AHB: 40000000 - 80000000
[SE0:sys]         001599739548            AHB: ff000000 - ff400000
[SE0:sys]         001599739548            USR: 00000110
[SE0:sys]         001599739548            L2C: 4-ways, cachesize: 256 kbytes, mtrr: 0, AHB SPLIT support
[SE0:sys]         001599739548  01:01b.00 Cobham Gaisler  Generic AHB ROM  (ahbrom0)
[SE0:sys]         001599739548  ff:1      AHB: 00000000 - 00100000
[SE0:sys]         001599739548            32-bit ROM: 1 MB @ 0x00000000
[SE0:sys]         001599739548  01:090.00 Cobham Gaisler  Xilinx MIG Controller  (mig0)
[SE0:sys]         001599739548  ff:2      AHB: 40000000 - 80000000
[SE0:sys]         001599739548            SDRAM: 1024 Mbyte
[SE0:sys]         001599739548  0e:003.00 BSC  Unknown device  (adev9)
[SE0:sys]         001599739548  ff:4      AHB: 80200000 - 80300000
[SE0:sys]         001599739548            IRQ: 1
[SE0:sys]         001599739548  01:006.01 Cobham Gaisler  AHB/APB Bridge  (apbmst0)
[SE0:sys]         001599739548  ff:5      AHB: 80000000 - 80100000
[SE0:sys]         001599739548  01:0c3.00 Cobham Gaisler  RISC-V CLINT  (clint0)
[SE0:sys]         001599739548  ff:6      AHB: e0100000 - e0200000
[SE0:sys]         001599739548  01:0c2.00 Cobham Gaisler  RISC-V PLIC  (plic0)
[SE0:sys]         001599739548  ff:7      AHB: 84000000 - 88000000
[SE0:sys]         001599739548            4 contexts, 32 interrupt sources
[SE0:sys]         001599739548  01:0be.01 Cobham Gaisler  RISC-V Debug Module  (dm0)
[SE0:sys]         001599739548  ff:8      AHB: 90000000 - a0000000
[SE0:sys]         001599739548            hart0: DXLEN 64, MXLEN 64, SXLEN 64, UXLEN 64
[SE0:sys]         001599739548                   ISA A D F I M,  Modes M S U
[SE0:sys]         001599739548                   Stack pointer 0x7ffffff0
[SE0:sys]         001599739548                   icache 4 * 4 kB, 32 B/line, rnd
[SE0:sys]         001599739548                   dcache 4 * 4 kB, 32 B/line, rnd
[SE0:sys]         001599739548                   2 triggers
[SE0:sys]         001599739548            hart1: DXLEN 64, MXLEN 64, SXLEN 64, UXLEN 64
[SE0:sys]         001599739548                   ISA A D F I M,  Modes M S U
[SE0:sys]         001599739548                   Stack pointer 0x7ffffff0
[SE0:sys]         001599739548                   icache 4 * 4 kB, 32 B/line, rnd
[SE0:sys]         001599739548                   dcache 4 * 4 kB, 32 B/line, rnd
[SE0:sys]         001599739548                   2 triggers
[SE0:sys]         001599739548  01:017.00 Cobham Gaisler  AMBA Trace Buffer  (ahbtrace0)
[SE0:sys]         001599739548  ff:b      AHB: fff00000 - fff20000
[SE0:sys]         001599739548            Trace buffer size: 128 lines
[SE0:sys]         001599739548  01:052.00 Cobham Gaisler  AHB Status Register  (ahbstat0)
[SE0:sys]         001599739548   0:2      APB: 80000f00 - 80001000
[SE0:sys]         001599739548            IRQ: 4
[SE0:sys]         001599739548  01:01a.03 Cobham Gaisler  General Purpose I/O port  (gpio0)
[SE0:sys]         001599739548   0:3      APB: 80000400 - 80000500
[SE0:sys]         001599739548  0e:002.00 BSC  Core 2  (adev17)
[SE0:sys]         001599739548   0:5      APB: 80000600 - 80000700
[SE0:sys]         001599739548  01:00c.01 Cobham Gaisler  Generic UART  (uart0)
[SE0:sys]         001599739548   0:6      APB: 80000100 - 80000200
[SE0:sys]         001599739548            IRQ: 1
[SE0:sys]         001599739548            Baudrate 114678, FIFO debug mode available
[SE0:sys]         001599739548  01:03a.00 Cobham Gaisler  Version and Revision Register  (version0)
[SE0:sys]         001599739548   0:7      APB: 80000200 - 80000300
[SE0:sys]         001599739548            Version 3, Revision 0
[SE0:sys]         001599739548  01:011.01 Cobham Gaisler  Modular Timer Unit  (gptimer0)
[SE0:sys]         001599739548   0:8      APB: 80000300 - 80000400
[SE0:sys]         001599739548            IRQ: 2
[SE0:sys]         001599739548            16-bit scalar, 2 * 32-bit timers, divisor 100
[SE0:sys]         001599739548  NOEL-V RISC-V Processor
[SE0:sys]         001599739548                  ISA and extensions                      0x8000000000141129
[SE0:sys]         001599739548                  Machine status register (mstatus)       0x0000000a00000000
[SE0:sys]         001599739548                  Machine interrupt pending (mip)         0x0000000000000000
[SE0:sys]         001599739548  NOEL-V RISC-V Processor
[SE0:sys]         001599739548                  ISA and extensions                      0x8000000000141129
[SE0:sys]         001599739548                  Machine status register (mstatus)       0x0000000a00000000
[SE0:sys]         001599739548                  Machine interrupt pending (mip)         0x0000000000000000
[SE0:sys]         001599739548  GR Ethernet MAC
[SE0:sys]         001599739548      0x80000500  Control register                        0x94000000
[SE0:sys]         001599739548      0x80000504  Status register                         0x00000000
[SE0:sys]         001599739548      0x80000508  MAC address MSB                         0x00000000
[SE0:sys]         001599739548      0x8000050c  MAC address LSB                         0x00000000
[SE0:sys]         001599739548      0x80000510  MDIO register                           0x7949384a
[SE0:sys]         001599739548      0x80000514  Tx descriptor register                  0x00000000
[SE0:sys]         001599739548      0x80000518  Rx descriptor register                  0x00000000
[SE0:sys]         001599739548      0x8000051c  EDCL IP register                        0xc0a80033
[SE0:sys]         001599739548      0x80000520  Hash table MSB register                 0x00000000
[SE0:sys]         001599739548      0x80000524  Hash table LSB register                 0x00000000
[SE0:sys]         001599739548      0x80000528  ECDL MAC address MSB                    0x00000200
[SE0:sys]         001599739548      0x8000052c  ECDL MAC address LSB                    0x00000000
[SE0:sys]         001599739548  L2-Cache Controller
[SE0:sys]         001599739548      0xff000000  L2C Control register                    0x80040000
[SE0:sys]         001599739548      0xff000004  L2C Status register                     0x46002103
[SE0:sys]         001599739548      0xff000020  L2C Error status/control                0x02000000
[SE0:sys]         001599739548  RISC-V CLINT
[SE0:sys]         001599739548      0xe0100000  hart0 msip                              0x00000000
[SE0:sys]         001599739548      0xe0104000  hart0 mtimecmp lo                       0xffffffff
[SE0:sys]         001599739548      0xe0104004  hart0 mtimecmp hi                       0xffffffff
[SE0:sys]         001599739548      0xe0100004  hart1 msip                              0x00000000
[SE0:sys]         001599739548      0xe0104008  hart1 mtimecmp lo                       0xffffffff
[SE0:sys]         001599739548      0xe010400c  hart1 mtimecmp hi                       0xffffffff
[SE0:sys]         001599739548      0xe0100008  hart2 msip                              0x00000000
[SE0:sys]         001599739548      0xe0104010  hart2 mtimecmp lo                       0x00000000
[SE0:sys]         001599739548      0xe0104014  hart2 mtimecmp hi                       0x00000000
[SE0:sys]         001599739548      0xe010000c  hart3 msip                              0x00000000
[SE0:sys]         001599739548      0xe0104018  hart3 mtimecmp lo                       0x00000000
[SE0:sys]         001599739548      0xe010401c  hart3 mtimecmp hi                       0x00000000
[SE0:sys]         001599739548      0xe010bff8  mtime lo                                0x00000000
[SE0:sys]         001599739548      0xe010bffc  mtime hi                                0x00000000
[SE0:sys]         001599739548  RISC-V PLIC
[SE0:sys]         001599739548      0x84000004  Interrupt source  1 priority            0x00000000
[SE0:sys]         001599739548      0x84000008  Interrupt source  2 priority            0x00000000
[SE0:sys]         001599739548      0x8400000c  Interrupt source  3 priority            0x00000000
[SE0:sys]         001599739548      0x84000010  Interrupt source  4 priority            0x00000000
[SE0:sys]         001599739548      0x84000014  Interrupt source  5 priority            0x00000000
[SE0:sys]         001599739548      0x84000018  Interrupt source  6 priority            0x00000000
[SE0:sys]         001599739548      0x8400001c  Interrupt source  7 priority            0x00000000
[SE0:sys]         001599739548      0x84000020  Interrupt source  8 priority            0x00000000
[SE0:sys]         001599739548      0x84000024  Interrupt source  9 priority            0x00000000
[SE0:sys]         001599739548      0x84000028  Interrupt source 10 priority            0x00000000
[SE0:sys]         001599739548      0x8400002c  Interrupt source 11 priority            0x00000000
[SE0:sys]         001599739548      0x84000030  Interrupt source 12 priority            0x00000000
[SE0:sys]         001599739548      0x84000034  Interrupt source 13 priority            0x00000000
[SE0:sys]         001599739548      0x84000038  Interrupt source 14 priority            0x00000000
[SE0:sys]         001599739548      0x8400003c  Interrupt source 15 priority            0x00000000
[SE0:sys]         001599739548      0x84000040  Interrupt source 16 priority            0x00000000
[SE0:sys]         001599739548      0x84000044  Interrupt source 17 priority            0x00000000
[SE0:sys]         001599739548      0x84000048  Interrupt source 18 priority            0x00000000
[SE0:sys]         001599739548      0x8400004c  Interrupt source 19 priority            0x00000000
[SE0:sys]         001599739548      0x84000050  Interrupt source 20 priority            0x00000000
[SE0:sys]         001599739548      0x84000054  Interrupt source 21 priority            0x00000000
[SE0:sys]         001599739548      0x84000058  Interrupt source 22 priority            0x00000000
[SE0:sys]         001599739548      0x8400005c  Interrupt source 23 priority            0x00000000
[SE0:sys]         001599739548      0x84000060  Interrupt source 24 priority            0x00000000
[SE0:sys]         001599739548      0x84000064  Interrupt source 25 priority            0x00000000
[SE0:sys]         001599739548      0x84000068  Interrupt source 26 priority            0x00000000
[SE0:sys]         001599739548      0x8400006c  Interrupt source 27 priority            0x00000000
[SE0:sys]         001599739548      0x84000070  Interrupt source 28 priority            0x00000000
[SE0:sys]         001599739548      0x84000074  Interrupt source 29 priority            0x00000000
[SE0:sys]         001599739548      0x84000078  Interrupt source 30 priority            0x00000000
[SE0:sys]         001599739548      0x8400007c  Interrupt source 31 priority            0x00000000
[SE0:sys]         001599739548      0x84000080  Interrupt source 32 priority            0x00000000
[SE0:sys]         001599739548      0x84001000  Interrupt Pending bit  0-31             0x00000090
[SE0:sys]         001599739548      0x84001004  Interrupt Pending bit 32-63             0x00000000
[SE0:sys]         001599739548      0x84002000  context  0 enable source  0-31          0x00000000
[SE0:sys]         001599739548      0x84002004  context  0 enable source 32-63          0x00000000
[SE0:sys]         001599739548      0x84002080  context  1 enable source  0-31          0x00000000
[SE0:sys]         001599739548      0x84002084  context  1 enable source 32-63          0x00000000
[SE0:sys]         001599739548      0x84002100  context  2 enable source  0-31          0x00000000
[SE0:sys]         001599739548      0x84002104  context  2 enable source 32-63          0x00000000
[SE0:sys]         001599739548      0x84002180  context  3 enable source  0-31          0x00000000
[SE0:sys]         001599739548      0x84002184  context  3 enable source 32-63          0x00000000
[SE0:sys]         001599739548      0x84200000  context  0 priority threshold           0x00000001
[SE0:sys]         001599739548      0x84201000  context  1 priority threshold           0x00000001
[SE0:sys]         001599739548      0x84202000  context  2 priority threshold           0x00000001
[SE0:sys]         001599739548      0x84203000  context  3 priority threshold           0x00000001
[SE0:sys]         001599739548  AMBA Trace Buffer
[SE0:sys]         001599739548      0xfff00000  Trace buffer control register           0x00008080
[SE0:sys]         001599739548      0xfff00004  Trace buffer index register             0x000007f0
[SE0:sys]         001599739548      0xfff00008  Trace buffer time tag counter           0x00000000
[SE0:sys]         001599739548      0xfff0000c  Trace buffer mst/slv filter register    0x00000000
[SE0:sys]         001599739548      0xfff00010  Trace buffer bp 1 address               0x00000000
[SE0:sys]         001599739548      0xfff00014  Trace buffer bp 1 mask                  0x00000000
[SE0:sys]         001599739548      0xfff00018  Trace buffer bp 2 address               0x00000000
[SE0:sys]         001599739548      0xfff0001c  Trace buffer bp 2 mask                  0x00000000
[SE0:sys]         001599739548  AHB Status Register
[SE0:sys]         001599739548      0x80000f00  Status register                         0x00000022
[SE0:sys]         001599739548      0x80000f04  Failing address register                0x80000f04
[SE0:sys]         001599739548  General Purpose I/O port
[SE0:sys]         001599739548      0x80000400  I/O port data register                  0x0000ff00
[SE0:sys]         001599739548      0x80000404  I/O port output register                0x00000000
[SE0:sys]         001599739548      0x80000408  I/O port direction register             0x00000000
[SE0:sys]         001599739548      0x8000040c  I/O interrupt mask register             0x00000000
[SE0:sys]         001599739548      0x80000410  I/O interrupt polarity register         0x00000000
[SE0:sys]         001599739548      0x80000414  I/O interrupt edge register             0x00000000
[SE0:sys]         001599739548      0x8000041c  Capability register                     0x00000013
[SE0:sys]         001599739548  Generic UART
[SE0:sys]         001599739548      0x80000104  UART Status register                    0x00000086
[SE0:sys]         001599739548      0x80000108  UART Control register                   0x80000003
[SE0:sys]         001599739548      0x8000010c  UART Scaler register                    0x0000006c
[SE0:sys]         001599739548  Version and Revision Register
[SE0:sys]         001599739548      0x80000200  Configuration register                  0x00030000
[SE0:sys]         001599739548  Modular Timer Unit
[SE0:sys]         001599739548      0x80000300  Scalar value register                   0x00000063
[SE0:sys]         001599739548      0x80000304  Scalar reload value register            0x00000063
[SE0:sys]         001599739548      0x80000308  Configuration register                  0x00000112
[SE0:sys]         001599739548      0x80000310  Timer 0 Value register                  0xffffffff
[SE0:sys]         001599739548      0x80000314  Timer 0 Reload value register           0xffffffff
[SE0:sys]         001599739548      0x80000318  Timer 0 Control register                0x00000043
[SE0:sys]         001599739548      0x80000320  Timer 1 Value register                  0x00000000
[SE0:sys]         001599739548      0x80000324  Timer 1 Reload value register           0x00000000
[SE0:sys]         001599739548      0x80000328  Timer 1 Control register                0x00000040
[SE0:cli]         001599739548  grmon3> ::source [file normalize {grmon_scripts/active_cores_1.grmon}]
[SE0:cli]         001599739549  
[SE0:cli]         001599739549          40000000 .text.init           0B              [>               ]   0%
[SE0:cli]         001599739549          40000000 .text.init         592B              [===============>] 100%
[SE0:cli]         001599739549  
[SE0:cli]         001599739549          40001000 .tohost              0B              [>               ]   0%
[SE0:cli]         001599739549          40001000 .tohost             72B              [===============>] 100%
[SE0:cli]         001599739549  
[SE0:cli]         001599739549          40002000 .text                0B              [>               ]   0%
[SE0:cli]         001599739549          40002000 .text              8.0kB /  30.6kB   [===>            ]  26%
[SE0:cli]         001599739549          40002000 .text             16.0kB /  30.6kB   [=======>        ]  52%
[SE0:cli]         001599739549          40002000 .text             24.0kB /  30.6kB   [===========>    ]  78%
[SE0:cli]         001599739549          40002000 .text             30.6kB /  30.6kB   [===============>] 100%
[SE0:cli]         001599739549  
[SE0:cli]         001599739549          40009A60 .rodata              0B              [>               ]   0%
[SE0:cli]         001599739549          40009A60 .rodata            352B              [===============>] 100%
[SE0:cli]         001599739549  
[SE0:cli]         001599739549          40009BC0 .rodata.str1.8       0B              [>               ]   0%
[SE0:cli]         001599739549          40009BC0 .rodata.str1.8     3.1kB /   3.1kB   [===============>] 100%
[SE0:cli]         001599739549  
[SE0:cli]         001599739549          4000FB00 .tdata               0B              [>               ]   0%
[SE0:cli]         001599739549          4000FB00 .tdata               8B              [===============>] 100%
[SE0:cli]         001599739549  Total size: 34.74kB (592.92kbit/s)
[SE0:cli]         001599739549  Entry point 0x40000000
[SE0:cli]         001599739549  Image /home/fbasjalo/BSC_tests/multicore_tests/ubenchmarks_singlecore.riscv/ubenchmarks_singlecore-1.riscv loaded
[SE0:cli]         001599739549  Cpu 0 entry point: 0x0000000040000000
[SE0:cli]         001599739549   CPU 0 stack pointer: 0x00000000400fff00
[SE0:term0]       001599739549  
[SE0:term0]       001599739549   ********* uTESTBENCH LD_L1MISS ********* 
[SE0:term0]       001599739549  
[SE0:term0]       001599739549  Softreset counters
[SE0:term0]       001599739549  Softreset RDC
[SE0:term0]       001599739550  
[SE0:term0]       001599739550   *** Start report RDC ***
[SE0:term0]       001599739550  
[SE0:term0]       001599739550  address:802000a4 , *******  Watermark_reg_1 (core 0) *******:   273c3c
[SE0:term0]       001599739550  address:802000a4 , watermark_0 -->       core0_total_latency: 60
[SE0:term0]       001599739550  address:802000a5 , watermark_1 -->      core0_dcmiss_latency: 60
[SE0:term0]       001599739550  address:802000a6 , watermark_2 -->      core0_icmiss_latency: 39
[SE0:term0]       001599739550  address:802000a7 , watermark_3 -->       core0_write_latency: 0
[SE0:term0]       001599739550  
[SE0:term0]       001599739550  address:802000a8 , *******  Watermark_reg_2 (core 1) *******:        0
[SE0:term0]       001599739551  address:802000a8 , watermark_4 -->       core1_total_latency: 0
[SE0:term0]       001599739551  address:802000a9 , watermark_5 -->      core1_dcmiss_latency: 0
[SE0:term0]       001599739551  address:802000aa , watermark_6 -->      core1_icmiss_latency: 0
[SE0:term0]       001599739551  address:802000ab , watermark_7 -->       core1_write_latency: 0
[SE0:term0]       001599739551  
[SE0:term0]       001599739551   *** Start report CORE 0***
[SE0:term0]       001599739551  
[SE0:term0]       001599739551  address:80200004 ,              Clock_cycles:   96209699
[SE0:term0]       001599739551  address:80200008 ,  Instruction_count_lane_1:    6520022
[SE0:term0]       001599739551  address:8020000c ,  Instruction_count_lane_2:     220021
[SE0:term0]       001599739551                       Total_instruction_count:    6740043
[SE0:term0]       001599739551  address:80200010 ,    Instruction_cache_miss:         12
[SE0:term0]       001599739551  address:80200014 ,           Data_cache_miss:    6400003
[SE0:term0]       001599739551  
[SE0:term0]       001599739551  address:80200018 ,     Branch_predictor_miss:          0
[SE0:term0]       001599739551  
[SE0:term0]       001599739551   *** Start report CORE 1***
[SE0:term0]       001599739551  
[SE0:term0]       001599739551  address:8020001c ,    Instruction_cache_miss:          0
[SE0:term0]       001599739551  address:80200020 ,           Data_cache_miss:          0
[SE0:term0]       001599739551  address:80200024 ,     Branch_predictor_miss:          0
[SE0:term0]       001599739551  
[SE0:term0]       001599739551   *** end report ***
[SE0:term0]       001599739551  
[SE0:term0]       001599739551  
[SE0:term0]       001599739551  
[SE0:term0]       001599739551  
[SE0:term0]       001599739551   ********* uTESTBENCH LD_L1HIT ********* 
[SE0:term0]       001599739551  
[SE0:term0]       001599739551  Softreset counters
[SE0:term0]       001599739551  Softreset RDC
[SE0:term0]       001599739551  
[SE0:term0]       001599739551   *** Start report RDC ***
[SE0:term0]       001599739551  
[SE0:term0]       001599739551  address:802000a4 , *******  Watermark_reg_1 (core 0) *******:   1d081d
[SE0:term0]       001599739551  address:802000a4 , watermark_0 -->       core0_total_latency: 29
[SE0:term0]       001599739551  address:802000a5 , watermark_1 -->      core0_dcmiss_latency: 8
[SE0:term0]       001599739551  address:802000a6 , watermark_2 -->      core0_icmiss_latency: 29
[SE0:term0]       001599739551  address:802000a7 , watermark_3 -->       core0_write_latency: 0
[SE0:term0]       001599739551  
[SE0:term0]       001599739551  address:802000a8 , *******  Watermark_reg_2 (core 1) *******:        0
[SE0:term0]       001599739551  address:802000a8 , watermark_4 -->       core1_total_latency: 0
[SE0:term0]       001599739551  address:802000a9 , watermark_5 -->      core1_dcmiss_latency: 0
[SE0:term0]       001599739551  address:802000aa , watermark_6 -->      core1_icmiss_latency: 0
[SE0:term0]       001599739551  address:802000ab , watermark_7 -->       core1_write_latency: 0
[SE0:term0]       001599739551  
[SE0:term0]       001599739551   *** Start report CORE 0***
[SE0:term0]       001599739551  
[SE0:term0]       001599739551  address:80200004 ,              Clock_cycles:     650414
[SE0:term0]       001599739551  address:80200008 ,  Instruction_count_lane_1:     640020
[SE0:term0]       001599739551  address:8020000c ,  Instruction_count_lane_2:      20018
[SE0:term0]       001599739552                       Total_instruction_count:     660038
[SE0:term0]       001599739552  address:80200010 ,    Instruction_cache_miss:         10
[SE0:term0]       001599739552  address:80200014 ,           Data_cache_miss:          1
[SE0:term0]       001599739552  address:80200018 ,     Branch_predictor_miss:          7
[SE0:term0]       001599739552  
[SE0:term0]       001599739552   *** Start report CORE 1***
[SE0:term0]       001599739552  
[SE0:term0]       001599739552  address:8020001c ,    Instruction_cache_miss:          0
[SE0:term0]       001599739552  address:80200020 ,           Data_cache_miss:          0
[SE0:term0]       001599739552  address:80200024 ,     Branch_predictor_miss:          0
[SE0:term0]       001599739552  
[SE0:term0]       001599739552  
[SE0:term0]       001599739552   *** end report ***
[SE0:term0]       001599739552  
[SE0:term0]       001599739552  
[SE0:term0]       001599739552  
[SE0:term0]       001599739552   ********* uTESTBENCH ST_L1 ********* 
[SE0:term0]       001599739552  
[SE0:term0]       001599739552  Softreset counters
[SE0:term0]       001599739552  Softreset RDC
[SE0:term0]       001599739552  
[SE0:term0]       001599739552   *** Start report RDC ***
[SE0:term0]       001599739552  
[SE0:term0]       001599739552  address:802000a4 , *******  Watermark_reg_1 (core 0) *******:  a1d001d
[SE0:term0]       001599739552  address:802000a4 , watermark_0 -->       core0_total_latency: 29
[SE0:term0]       001599739552  address:802000a5 , watermark_1 -->      core0_dcmiss_latency: 0
[SE0:term0]       001599739552  address:802000a6 , watermark_2 -->      core0_icmiss_latency: 29
[SE0:term0]       001599739552  address:802000a7 , watermark_3 -->       core0_write_latency: 10
[SE0:term0]       001599739552  
[SE0:term0]       001599739552  address:802000a8 , *******  Watermark_reg_2 (core 1) *******:        0
[SE0:term0]       001599739552  address:802000a8 , watermark_4 -->       core1_total_latency: 0
[SE0:term0]       001599739552  address:802000a9 , watermark_5 -->      core1_dcmiss_latency: 0
[SE0:term0]       001599739552  address:802000aa , watermark_6 -->      core1_icmiss_latency: 0
[SE0:term0]       001599739552  address:802000ab , watermark_7 -->       core1_write_latency: 0
[SE0:term0]       001599739552  
[SE0:term0]       001599739552   *** Start report CORE 0***
[SE0:term0]       001599739552  
[SE0:term0]       001599739552  address:80200004 ,              Clock_cycles:    8271357
[SE0:term0]       001599739552  address:80200008 ,  Instruction_count_lane_1:    6510022
[SE0:term0]       001599739552  address:8020000c ,  Instruction_count_lane_2:     230022
[SE0:term0]       001599739552                       Total_instruction_count:    6740044
[SE0:term0]       001599739552  address:80200010 ,    Instruction_cache_miss:         12
[SE0:term0]       001599739552  address:80200014 ,           Data_cache_miss:          0
[SE0:term0]       001599739552  address:80200018 ,     Branch_predictor_miss:          8
[SE0:term0]       001599739552  
[SE0:term0]       001599739552   *** Start report CORE 1***
[SE0:term0]       001599739552  
[SE0:term0]       001599739552  address:8020001c ,    Instruction_cache_miss:          0
[SE0:term0]       001599739553  address:80200020 ,           Data_cache_miss:          0
[SE0:term0]       001599739553  address:80200024 ,     Branch_predictor_miss:          0
[SE0:term0]       001599739553  
[SE0:term0]       001599739553   *** end report ***
[SE0:term0]       001599739553  
[SE0:term0]       001599739553  
[SE0:term0]       001599739553  
[SE0:term0]       001599739553   ********* uTESTBENCH L1MISS_IC_1SET ********* 
[SE0:term0]       001599739553  
[SE0:term0]       001599739553  Softreset counters
[SE0:term0]       001599739553  Softreset RDC
[SE0:term0]       001599739553  
[SE0:term0]       001599739553   *** Start report RDC ***
[SE0:term0]       001599739553  
[SE0:term0]       001599739553  address:802000a4 , *******  Watermark_reg_1 (core 0) *******:   1b001b
[SE0:term0]       001599739553  address:802000a4 , watermark_0 -->       core0_total_latency: 27
[SE0:term0]       001599739553  address:802000a5 , watermark_1 -->      core0_dcmiss_latency: 0
[SE0:term0]       001599739553  address:802000a6 , watermark_2 -->      core0_icmiss_latency: 27
[SE0:term0]       001599739553  address:802000a7 , watermark_3 -->       core0_write_latency: 0
[SE0:term0]       001599739553  
[SE0:term0]       001599739553  address:802000a8 , *******  Watermark_reg_2 (core 1) *******:        0
[SE0:term0]       001599739553  address:802000a8 , watermark_4 -->       core1_total_latency: 0
[SE0:term0]       001599739553  address:802000a9 , watermark_5 -->      core1_dcmiss_latency: 0
[SE0:term0]       001599739553  address:802000aa , watermark_6 -->      core1_icmiss_latency: 0
[SE0:term0]       001599739553  address:802000ab , watermark_7 -->       core1_write_latency: 0
[SE0:term0]       001599739553  
[SE0:term0]       001599739553   *** Start report CORE 0***
[SE0:term0]       001599739553  
[SE0:term0]       001599739553  address:80200004 ,              Clock_cycles:     850238
[SE0:term0]       001599739553  address:80200008 ,  Instruction_count_lane_1:      10015
[SE0:term0]       001599739553  address:8020000c ,  Instruction_count_lane_2:     120013
[SE0:term0]       001599739553                       Total_instruction_count:     130028
[SE0:term0]       001599739553  address:80200010 ,    Instruction_cache_miss:      50002
[SE0:term0]       001599739553  address:80200014 ,           Data_cache_miss:          0
[SE0:term0]       001599739553  address:80200018 ,     Branch_predictor_miss:          0
[SE0:term0]       001599739553  
[SE0:term0]       001599739553   *** Start report CORE 1***
[SE0:term0]       001599739553  
[SE0:term0]       001599739553  address:8020001c ,    Instruction_cache_miss:          0
[SE0:term0]       001599739553  address:80200020 ,           Data_cache_miss:          0
[SE0:term0]       001599739553  address:80200024 ,     Branch_predictor_miss:          0
[SE0:term0]       001599739553  
[SE0:term0]       001599739553   *** end report ***
[SE0:term0]       001599739553  
[SE0:term0]       001599739553  W32: ADDR=0x20000004; WDATA=0x539;
[SE0:term0]       001599739553  
[SE0:term0]       001599739553  tohost: a73
[SE0:exec]        001599739553  CPU 0:  Forced into debug mode
[SE0:exec]        001599739553          0x400080e4: 00100073  ebreak  <tohost_exit+72>
[SE0:cli]         001599739553  SIGTRAP {}
[SE0:cli]         001599739553  
[SE0:cli]         001599739574  grmon3> exit
[SE0:cli]         001599739574  
