// Seed: 426259242
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  tri0 id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output wand id_2,
    input wor id_3
    , id_16,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    output uwire id_7
    , id_17,
    output supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri id_11,
    input wor id_12,
    input tri1 id_13,
    input tri id_14
);
  wire id_18;
  nor primCall (
      id_2, id_4, id_3, id_14, id_18, id_17, id_9, id_12, id_0, id_5, id_16, id_10, id_13
  );
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18
  );
endmodule
