================================================================================
DETAILED BITLINE SCALING TEST
================================================================================

Config: config/sample_SRAM_2layer.cfg
Testing why bitline delay doesn't scale purely as rowsÂ²
================================================================================
DETAILED BITLINE DELAY ANALYSIS
================================================================================

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Testing with 256 rows
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

ğŸ“Š Physical Parameters (BEFORE CalculateLatency):
  lenBitline:   242.944 Î¼m  (âˆ rows)
  resBitline:   7.330e+02 Î©  (âˆ rows)
  capBitline:   155.192 fF  (âˆ rows)

â±ï¸  Delay Result:
  Bitline delay: 1.6918 ns

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Testing with 512 rows
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

ğŸ“Š Physical Parameters (BEFORE CalculateLatency):
  lenBitline:   485.888 Î¼m  (âˆ rows)
  resBitline:   1.466e+03 Î©  (âˆ rows)
  capBitline:   310.384 fF  (âˆ rows)

â±ï¸  Delay Result:
  Bitline delay: 2.5520 ns

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Testing with 1024 rows
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

ğŸ“Š Physical Parameters (BEFORE CalculateLatency):
  lenBitline:   971.776 Î¼m  (âˆ rows)
  resBitline:   2.932e+03 Î©  (âˆ rows)
  capBitline:   620.768 fF  (âˆ rows)

â±ï¸  Delay Result:
  Bitline delay: 4.0381 ns

================================================================================
SCALING ANALYSIS
================================================================================

ğŸ“ Physical Parameter Scaling:
  Rows |  resBitline (Î©) |    Ratio | capBitline (fF) |    Ratio
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
   256 |       7.330e+02 |     1.00Ã— |         155.192 |     1.00Ã—
   512 |       1.466e+03 |     2.00Ã— |         310.384 |     2.00Ã—
  1024 |       2.932e+03 |     4.00Ã— |         620.768 |     4.00Ã—

ğŸ“ R Ã— C Product Scaling:
  Rows |       R Ã— C (s) |   Ratio vs Base | Expected (rowsÂ²)
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
   256 |       1.138e-10 |            1.00Ã— |            1.00Ã—
   512 |       4.550e-10 |            4.00Ã— |            4.00Ã—
  1024 |       1.820e-09 |           16.00Ã— |           16.00Ã—

ğŸ“ Actual Delay Scaling:
  Rows |   Delay (ns) |   Ratio vs Base | Expected (rowsÂ²) |     Match?
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
   256 |       1.6918 |            1.00Ã— |            1.00Ã— |          âœ“ (100.0%)
   512 |       2.5520 |            1.51Ã— |            4.00Ã— |          âœ— (37.7%)
  1024 |       4.0381 |            2.39Ã— |           16.00Ã— |          âœ— (14.9%)

================================================================================
CONCLUSION
================================================================================

âœ“ resBitline scales linearly with rows (as expected)
âœ“ capBitline scales linearly with rows (as expected)
âœ“ R Ã— C product scales QUADRATICALLY with rows

âœ— BUT: Actual delay does NOT scale quadratically:
  256â†’512 rows:  Delay increases by 1.51Ã— (expected 4Ã—)
  256â†’1024 rows: Delay increases by 2.39Ã— (expected 16Ã—)

ğŸ” WHY? The SRAM bitline delay formula is MORE COMPLEX than RÃ—C/2:
  Ï„ = (R_cellAccess + R_pullDown) Ã— (C_cellAccess + C_bitline + ...) +
      R_bitline Ã— (... + C_bitline/2)
  Ï„ *= log(V_precharge / (V_precharge - V_sense/2))

  The delay includes:
    â€¢ Cell access resistance (constant)
    â€¢ Pull-down resistance (constant)
    â€¢ Cell access capacitance (constant)
    â€¢ Logarithmic voltage sensing term

  These CONSTANT terms dominate for small subarrays,
  making the scaling appear more LINEAR than QUADRATIC.

================================================================================

âœ“ TEST COMPLETE

Key Finding:
  The symbolic formula t âˆ RÃ—C âˆ rowsÂ² IS CORRECT for the RÃ—C product,
  but the ACTUAL SRAM bitline delay formula has additional terms that
  reduce the effective scaling exponent, especially for smaller subarrays.
