<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIOptimizeExecMaskingPreRA.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIOptimizeExecMaskingPreRA.cpp.html'>SIOptimizeExecMaskingPreRA.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIOptimizeExecMaskingPreRA.cpp ------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass removes redundant S_OR_B64 instructions enabling lanes in</i></td></tr>
<tr><th id="11">11</th><td><i>/// the exec. If two SI_END_CF (lowered as S_OR_B64) come together without any</i></td></tr>
<tr><th id="12">12</th><td><i>/// vector instructions between them we can only keep outer SI_END_CF, given</i></td></tr>
<tr><th id="13">13</th><td><i>/// that CFG is structured and exec bits of the outer end statement are always</i></td></tr>
<tr><th id="14">14</th><td><i>/// not less than exec bit of the inner one.</i></td></tr>
<tr><th id="15">15</th><td><i>///</i></td></tr>
<tr><th id="16">16</th><td><i>/// This needs to be done before the RA to eliminate saved exec bits registers</i></td></tr>
<tr><th id="17">17</th><td><i>/// but after register coalescer to have no vector registers copies in between</i></td></tr>
<tr><th id="18">18</th><td><i>/// of different end cf statements.</i></td></tr>
<tr><th id="19">19</th><td><i>///</i></td></tr>
<tr><th id="20">20</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-optimize-exec-masking-pre-ra"</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>namespace</b> {</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="36">36</th><td><b>private</b>:</td></tr>
<tr><th id="37">37</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI">TRI</dfn>;</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII">TII</dfn>;</td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI">MRI</dfn>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>public</b>:</td></tr>
<tr><th id="42">42</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA19skipIgnoreExecInstsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::skipIgnoreExecInsts' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIOptimizeExecMaskingPreRA::skipIgnoreExecInsts(MachineBasicBlock::iterator I, MachineBasicBlock::iterator E) const' data-ref="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA19skipIgnoreExecInstsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">skipIgnoreExecInsts</a>(</td></tr>
<tr><th id="43">43</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="1I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="2E" title='E' data-type='MachineBasicBlock::iterator' data-ref="2E">E</dfn>) <em>const</em>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA30skipIgnoreExecInstsTrivialSuccERPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::skipIgnoreExecInstsTrivialSucc' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIOptimizeExecMaskingPreRA::skipIgnoreExecInstsTrivialSucc(llvm::MachineBasicBlock *&amp; MBB, MachineBasicBlock::iterator It) const' data-ref="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA30skipIgnoreExecInstsTrivialSuccERPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">skipIgnoreExecInstsTrivialSucc</a>(</td></tr>
<tr><th id="46">46</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="3MBB">MBB</dfn>,</td></tr>
<tr><th id="47">47</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="4It" title='It' data-type='MachineBasicBlock::iterator' data-ref="4It">It</dfn>) <em>const</em>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>public</b>:</td></tr>
<tr><th id="50">50</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ID' data-type='char' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID">ID</dfn>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::SIOptimizeExecMaskingPreRA' data-type='void (anonymous namespace)::SIOptimizeExecMaskingPreRA::SIOptimizeExecMaskingPreRA()' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev">SIOptimizeExecMaskingPreRA</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ID' data-use='a' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID">ID</a>) {</td></tr>
<tr><th id="53">53</th><td>    <a class="ref" href="#74" title='llvm::initializeSIOptimizeExecMaskingPreRAPass' data-ref="_ZN4llvm40initializeSIOptimizeExecMaskingPreRAPassERNS_12PassRegistryE">initializeSIOptimizeExecMaskingPreRAPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::runOnMachineFunction' data-type='bool (anonymous namespace)::SIOptimizeExecMaskingPreRA::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="5MF">MF</dfn>) override;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA11getPassNameEv" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIOptimizeExecMaskingPreRA::getPassName() const' data-ref="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="59">59</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI optimize exec mask operations pre-RA"</q>;</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::getAnalysisUsage' data-type='void (anonymous namespace)::SIOptimizeExecMaskingPreRA::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col6 decl" id="6AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="6AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="63">63</th><td>    <a class="local col6 ref" href="#6AU" title='AU' data-ref="6AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="64">64</th><td>    <a class="local col6 ref" href="#6AU" title='AU' data-ref="6AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="65">65</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col6 ref" href="#6AU" title='AU' data-ref="6AU">AU</a></span>);</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td>};</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeSIOptimizeExecMaskingPreRAPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIOptimizeExecMaskingPreRA, DEBUG_TYPE,</td></tr>
<tr><th id="72">72</th><td>                      <q>"SI optimize exec mask operations pre-RA"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="73">73</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="74">74</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;SI optimize exec mask operations pre-RA&quot;, &quot;si-optimize-exec-masking-pre-ra&quot;, &amp;SIOptimizeExecMaskingPreRA::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIOptimizeExecMaskingPreRA&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIOptimizeExecMaskingPreRAPassFlag; void llvm::initializeSIOptimizeExecMaskingPreRAPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIOptimizeExecMaskingPreRAPassFlag, initializeSIOptimizeExecMaskingPreRAPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>, <a class="macro" href="#31" title="&quot;si-optimize-exec-masking-pre-ra&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="75">75</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI optimize exec mask operations pre-RA"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ID' data-type='char' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIOptimizeExecMaskingPreRAID" title='llvm::SIOptimizeExecMaskingPreRAID' data-ref="llvm::SIOptimizeExecMaskingPreRAID">SIOptimizeExecMaskingPreRAID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>::<a class="tu ref" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ID' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID">ID</a>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm36createSIOptimizeExecMaskingPreRAPassEv" title='llvm::createSIOptimizeExecMaskingPreRAPass' data-ref="_ZN4llvm36createSIOptimizeExecMaskingPreRAPassEv">createSIOptimizeExecMaskingPreRAPass</dfn>() {</td></tr>
<tr><th id="82">82</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a><a class="tu ref" href="#_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::SIOptimizeExecMaskingPreRA' data-use='c' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev">(</a>);</td></tr>
<tr><th id="83">83</th><td>}</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL7isEndCFRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE" title='isEndCF' data-type='bool isEndCF(const llvm::MachineInstr &amp; MI, const llvm::SIRegisterInfo * TRI)' data-ref="_ZL7isEndCFRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE">isEndCF</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp; <dfn class="local col7 decl" id="7MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn>, <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>* <dfn class="local col8 decl" id="8TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="8TRI">TRI</dfn>) {</td></tr>
<tr><th id="86">86</th><td>  <b>return</b> MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_OR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B64</span> &amp;&amp;</td></tr>
<tr><th id="87">87</th><td>         MI.modifiesRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, TRI);</td></tr>
<tr><th id="88">88</th><td>}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14isFullExecCopyRKN4llvm12MachineInstrE" title='isFullExecCopy' data-type='bool isFullExecCopy(const llvm::MachineInstr &amp; MI)' data-ref="_ZL14isFullExecCopyRKN4llvm12MachineInstrE">isFullExecCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp; <dfn class="local col9 decl" id="9MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="9MI">MI</dfn>) {</td></tr>
<tr><th id="91">91</th><td>  <b>if</b> (MI.isCopy() &amp;&amp; MI.getOperand(<var>1</var>).getReg() == AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>) {</td></tr>
<tr><th id="92">92</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isFullCopy()) ? void (0) : __assert_fail (&quot;MI.isFullCopy()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp&quot;, 92, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>());</td></tr>
<tr><th id="93">93</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="94">94</th><td>  }</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL15getOrNonExecRegRKN4llvm12MachineInstrERKNS_11SIInstrInfoE" title='getOrNonExecReg' data-type='unsigned int getOrNonExecReg(const llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo &amp; TII)' data-ref="_ZL15getOrNonExecRegRKN4llvm12MachineInstrERKNS_11SIInstrInfoE">getOrNonExecReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="10MI">MI</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col1 decl" id="11TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="11TII">TII</dfn>) {</td></tr>
<tr><th id="101">101</th><td>  <em>auto</em> <dfn class="local col2 decl" id="12Op" title='Op' data-type='auto' data-ref="12Op">Op</dfn> = TII.getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="102">102</th><td>  <b>if</b> (Op-&gt;isReg() &amp;&amp; Op-&gt;getReg() != AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="103">103</th><td>     <b>return</b> Op-&gt;getReg();</td></tr>
<tr><th id="104">104</th><td>  Op = TII.getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="105">105</th><td>  <b>if</b> (Op-&gt;isReg() &amp;&amp; Op-&gt;getReg() != AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="106">106</th><td>     <b>return</b> Op-&gt;getReg();</td></tr>
<tr><th id="107">107</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <dfn class="tu decl def" id="_ZL15getOrExecSourceRKN4llvm12MachineInstrERKNS_11SIInstrInfoERKNS_19MachineRegisterInfoE" title='getOrExecSource' data-type='llvm::MachineInstr * getOrExecSource(const llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo &amp; TII, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL15getOrExecSourceRKN4llvm12MachineInstrERKNS_11SIInstrInfoERKNS_19MachineRegisterInfoE">getOrExecSource</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="13MI">MI</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                     <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col4 decl" id="14TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="14TII">TII</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="15MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="15MRI">MRI</dfn>) {</td></tr>
<tr><th id="113">113</th><td>  <em>auto</em> <dfn class="local col6 decl" id="16SavedExec" title='SavedExec' data-type='unsigned int' data-ref="16SavedExec">SavedExec</dfn> = <a class="tu ref" href="#_ZL15getOrNonExecRegRKN4llvm12MachineInstrERKNS_11SIInstrInfoE" title='getOrNonExecReg' data-use='c' data-ref="_ZL15getOrNonExecRegRKN4llvm12MachineInstrERKNS_11SIInstrInfoE">getOrNonExecReg</a>(<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>, <a class="local col4 ref" href="#14TII" title='TII' data-ref="14TII">TII</a>);</td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (SavedExec == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>)</td></tr>
<tr><th id="115">115</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="116">116</th><td>  <em>auto</em> <dfn class="local col7 decl" id="17SaveExecInst" title='SaveExecInst' data-type='llvm::MachineInstr *' data-ref="17SaveExecInst">SaveExecInst</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col6 ref" href="#16SavedExec" title='SavedExec' data-ref="16SavedExec">SavedExec</a>);</td></tr>
<tr><th id="117">117</th><td>  <b>if</b> (!<a class="local col7 ref" href="#17SaveExecInst" title='SaveExecInst' data-ref="17SaveExecInst">SaveExecInst</a> || !<a class="tu ref" href="#_ZL14isFullExecCopyRKN4llvm12MachineInstrE" title='isFullExecCopy' data-use='c' data-ref="_ZL14isFullExecCopyRKN4llvm12MachineInstrE">isFullExecCopy</a>(*<a class="local col7 ref" href="#17SaveExecInst" title='SaveExecInst' data-ref="17SaveExecInst">SaveExecInst</a>))</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="119">119</th><td>  <b>return</b> <a class="local col7 ref" href="#17SaveExecInst" title='SaveExecInst' data-ref="17SaveExecInst">SaveExecInst</a>;</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA19skipIgnoreExecInstsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">/// Skip over instructions that don't care about the exec mask.</i></td></tr>
<tr><th id="123">123</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA19skipIgnoreExecInstsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::skipIgnoreExecInsts' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIOptimizeExecMaskingPreRA::skipIgnoreExecInsts(MachineBasicBlock::iterator I, MachineBasicBlock::iterator E) const' data-ref="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA19skipIgnoreExecInstsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">skipIgnoreExecInsts</dfn>(</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="18I" title='I' data-type='MachineBasicBlock::iterator' data-ref="18I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="19E" title='E' data-type='MachineBasicBlock::iterator' data-ref="19E">E</dfn>) <em>const</em> {</td></tr>
<tr><th id="125">125</th><td>  <b>for</b> ( ; <a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#19E" title='E' data-ref="19E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a>) {</td></tr>
<tr><th id="126">126</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayReadEXEC' data-ref="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">mayReadEXEC</a>(*<a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI">MRI</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a>))</td></tr>
<tr><th id="127">127</th><td>      <b>break</b>;</td></tr>
<tr><th id="128">128</th><td>  }</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_"></a><a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a>;</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i  data-doc="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA30skipIgnoreExecInstsTrivialSuccERPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Skip to the next instruction, ignoring debug instructions, and trivial block</i></td></tr>
<tr><th id="134">134</th><td><i  data-doc="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA30skipIgnoreExecInstsTrivialSuccERPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// boundaries (blocks that have one (typically fallthrough) successor, and the</i></td></tr>
<tr><th id="135">135</th><td><i  data-doc="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA30skipIgnoreExecInstsTrivialSuccERPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// successor has one predecessor.</i></td></tr>
<tr><th id="136">136</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="137">137</th><td><a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA30skipIgnoreExecInstsTrivialSuccERPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::skipIgnoreExecInstsTrivialSucc' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIOptimizeExecMaskingPreRA::skipIgnoreExecInstsTrivialSucc(llvm::MachineBasicBlock *&amp; MBB, MachineBasicBlock::iterator It) const' data-ref="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA30skipIgnoreExecInstsTrivialSuccERPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">skipIgnoreExecInstsTrivialSucc</dfn>(</td></tr>
<tr><th id="138">138</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="20MBB">MBB</dfn>,</td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="21It" title='It' data-type='MachineBasicBlock::iterator' data-ref="21It">It</dfn>) <em>const</em> {</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <b>do</b> {</td></tr>
<tr><th id="142">142</th><td>    <a class="local col1 ref" href="#21It" title='It' data-ref="21It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA19skipIgnoreExecInstsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::skipIgnoreExecInsts' data-use='c' data-ref="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA19skipIgnoreExecInstsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">skipIgnoreExecInsts</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#21It" title='It' data-ref="21It">It</a>, <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="143">143</th><td>    <b>if</b> (<a class="local col1 ref" href="#21It" title='It' data-ref="21It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() || <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>1</var>)</td></tr>
<tr><th id="144">144</th><td>      <b>break</b>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <i>// If there is one trivial successor, advance to the next block.</i></td></tr>
<tr><th id="147">147</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="22Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="22Succ">Succ</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>();</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <i>// TODO: Is this really necessary?</i></td></tr>
<tr><th id="150">150</th><td>    <b>if</b> (!<a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col2 ref" href="#22Succ" title='Succ' data-ref="22Succ">Succ</a>))</td></tr>
<tr><th id="151">151</th><td>      <b>break</b>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>    <a class="local col1 ref" href="#21It" title='It' data-ref="21It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#22Succ" title='Succ' data-ref="22Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="154">154</th><td>    <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a> = <a class="local col2 ref" href="#22Succ" title='Succ' data-ref="22Succ">Succ</a>;</td></tr>
<tr><th id="155">155</th><td>  } <b>while</b> (<b>true</b>);</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_"></a><a class="local col1 ref" href="#21It" title='It' data-ref="21It">It</a>;</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">// Optimize sequence</i></td></tr>
<tr><th id="162">162</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">//    %sel = V_CNDMASK_B32_e64 0, 1, %cc</i></td></tr>
<tr><th id="163">163</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">//    %cmp = V_CMP_NE_U32 1, %1</i></td></tr>
<tr><th id="164">164</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">//    $vcc = S_AND_B64 $exec, %cmp</i></td></tr>
<tr><th id="165">165</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">//    S_CBRANCH_VCC[N]Z</i></td></tr>
<tr><th id="166">166</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">// =&gt;</i></td></tr>
<tr><th id="167">167</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">//    $vcc = S_ANDN2_B64 $exec, %cc</i></td></tr>
<tr><th id="168">168</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">//    S_CBRANCH_VCC[N]Z</i></td></tr>
<tr><th id="169">169</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">//</i></td></tr>
<tr><th id="170">170</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">// It is the negation pattern inserted by DAGCombiner::visitBRCOND() in the</i></td></tr>
<tr><th id="171">171</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">// rebuildSetCC(). We start with S_CBRANCH to avoid exhaustive search, but</i></td></tr>
<tr><th id="172">172</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">// only 3 first instructions are really needed. S_AND_B64 with exec is a</i></td></tr>
<tr><th id="173">173</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">// required part of the pattern since V_CNDMASK_B32 writes zeroes for inactive</i></td></tr>
<tr><th id="174">174</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">// lanes.</i></td></tr>
<tr><th id="175">175</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">//</i></td></tr>
<tr><th id="176">176</th><td><i  data-doc="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">// Returns %cc register on success.</i></td></tr>
<tr><th id="177">177</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" title='optimizeVcndVcmpPair' data-type='unsigned int optimizeVcndVcmpPair(llvm::MachineBasicBlock &amp; MBB, const llvm::GCNSubtarget &amp; ST, llvm::MachineRegisterInfo &amp; MRI, llvm::LiveIntervals * LIS)' data-ref="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">optimizeVcndVcmpPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="23MBB">MBB</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                     <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="24ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="24ST">ST</dfn>,</td></tr>
<tr><th id="179">179</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="25MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="25MRI">MRI</dfn>,</td></tr>
<tr><th id="180">180</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col6 decl" id="26LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="26LIS">LIS</dfn>) {</td></tr>
<tr><th id="181">181</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col7 decl" id="27TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="27TRI">TRI</dfn> = <a class="local col4 ref" href="#24ST" title='ST' data-ref="24ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="182">182</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="28TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="28TII">TII</dfn> = <a class="local col4 ref" href="#24ST" title='ST' data-ref="24ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="183">183</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="29AndOpc" title='AndOpc' data-type='const unsigned int' data-ref="29AndOpc">AndOpc</dfn> = AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>;</td></tr>
<tr><th id="184">184</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="30Andn2Opc" title='Andn2Opc' data-type='const unsigned int' data-ref="30Andn2Opc">Andn2Opc</dfn> = AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B64</span>;</td></tr>
<tr><th id="185">185</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="31CondReg" title='CondReg' data-type='const unsigned int' data-ref="31CondReg">CondReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>;</td></tr>
<tr><th id="186">186</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="32ExecReg" title='ExecReg' data-type='const unsigned int' data-ref="32ExecReg">ExecReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <em>auto</em> <dfn class="local col3 decl" id="33I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="33I">I</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>(), [](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="34MI">MI</dfn>) {</td></tr>
<tr><th id="189">189</th><td>                           <em>unsigned</em> <dfn class="local col5 decl" id="35Opc" title='Opc' data-type='unsigned int' data-ref="35Opc">Opc</dfn> = <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="190">190</th><td>                           <b>return</b> Opc == AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCZ</span> ||</td></tr>
<tr><th id="191">191</th><td>                                  Opc == AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCNZ</span>; });</td></tr>
<tr><th id="192">192</th><td>  <b>if</b> (I == MBB.terminators().end())</td></tr>
<tr><th id="193">193</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <em>auto</em> *<dfn class="local col6 decl" id="36And" title='And' data-type='auto *' data-ref="36And">And</dfn> = TRI-&gt;findReachingDef(CondReg, AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>,</td></tr>
<tr><th id="196">196</th><td>                                   *I, MRI, LIS);</td></tr>
<tr><th id="197">197</th><td>  <b>if</b> (!And || And-&gt;getOpcode() != AndOpc ||</td></tr>
<tr><th id="198">198</th><td>      !And-&gt;getOperand(<var>1</var>).isReg() || !And-&gt;getOperand(<var>2</var>).isReg())</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="37AndCC" title='AndCC' data-type='llvm::MachineOperand *' data-ref="37AndCC">AndCC</dfn> = &amp;And-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="202">202</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="38CmpReg" title='CmpReg' data-type='unsigned int' data-ref="38CmpReg">CmpReg</dfn> = <a class="local col7 ref" href="#37AndCC" title='AndCC' data-ref="37AndCC">AndCC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="203">203</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="39CmpSubReg" title='CmpSubReg' data-type='unsigned int' data-ref="39CmpSubReg">CmpSubReg</dfn> = <a class="local col7 ref" href="#37AndCC" title='AndCC' data-ref="37AndCC">AndCC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="204">204</th><td>  <b>if</b> (CmpReg == ExecReg) {</td></tr>
<tr><th id="205">205</th><td>    AndCC = &amp;And-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="206">206</th><td>    <a class="local col8 ref" href="#38CmpReg" title='CmpReg' data-ref="38CmpReg">CmpReg</a> = <a class="local col7 ref" href="#37AndCC" title='AndCC' data-ref="37AndCC">AndCC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="207">207</th><td>    <a class="local col9 ref" href="#39CmpSubReg" title='CmpSubReg' data-ref="39CmpSubReg">CmpSubReg</a> = <a class="local col7 ref" href="#37AndCC" title='AndCC' data-ref="37AndCC">AndCC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="208">208</th><td>  } <b>else</b> <b>if</b> (And-&gt;getOperand(<var>2</var>).getReg() != ExecReg) {</td></tr>
<tr><th id="209">209</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="210">210</th><td>  }</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <em>auto</em> *<dfn class="local col0 decl" id="40Cmp" title='Cmp' data-type='auto *' data-ref="40Cmp">Cmp</dfn> = TRI-&gt;findReachingDef(CmpReg, CmpSubReg, *And, MRI, LIS);</td></tr>
<tr><th id="213">213</th><td>  <b>if</b> (!Cmp || !(Cmp-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_CMP_NE_U32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_NE_U32_e32</span> ||</td></tr>
<tr><th id="214">214</th><td>                Cmp-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_CMP_NE_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_NE_U32_e64</span>) ||</td></tr>
<tr><th id="215">215</th><td>      Cmp-&gt;getParent() != And-&gt;getParent())</td></tr>
<tr><th id="216">216</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="41Op1" title='Op1' data-type='llvm::MachineOperand *' data-ref="41Op1">Op1</dfn> = TII-&gt;getNamedOperand(*Cmp, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="219">219</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="42Op2" title='Op2' data-type='llvm::MachineOperand *' data-ref="42Op2">Op2</dfn> = TII-&gt;getNamedOperand(*Cmp, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="220">220</th><td>  <b>if</b> (<a class="local col1 ref" href="#41Op1" title='Op1' data-ref="41Op1">Op1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col2 ref" href="#42Op2" title='Op2' data-ref="42Op2">Op2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="221">221</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col1 ref" href="#41Op1" title='Op1' data-ref="41Op1">Op1</a></span>, <span class='refarg'><a class="local col2 ref" href="#42Op2" title='Op2' data-ref="42Op2">Op2</a></span>);</td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (!Op1-&gt;isReg() || !Op2-&gt;isImm() || Op2-&gt;getImm() != <var>1</var>)</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43SelReg" title='SelReg' data-type='unsigned int' data-ref="43SelReg">SelReg</dfn> = <a class="local col1 ref" href="#41Op1" title='Op1' data-ref="41Op1">Op1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="226">226</th><td>  <em>auto</em> *<dfn class="local col4 decl" id="44Sel" title='Sel' data-type='auto *' data-ref="44Sel">Sel</dfn> = TRI-&gt;findReachingDef(SelReg, Op1-&gt;getSubReg(), *Cmp, MRI, LIS);</td></tr>
<tr><th id="227">227</th><td>  <b>if</b> (!Sel || Sel-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>)</td></tr>
<tr><th id="228">228</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (TII-&gt;hasModifiersSet(*Sel, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers) ||</td></tr>
<tr><th id="231">231</th><td>      TII-&gt;hasModifiersSet(*Sel, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers))</td></tr>
<tr><th id="232">232</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  Op1 = TII-&gt;getNamedOperand(*Sel, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="235">235</th><td>  Op2 = TII-&gt;getNamedOperand(*Sel, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="236">236</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="45CC" title='CC' data-type='llvm::MachineOperand *' data-ref="45CC">CC</dfn> = TII-&gt;getNamedOperand(*Sel, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="237">237</th><td>  <b>if</b> (!Op1-&gt;isImm() || !Op2-&gt;isImm() || !CC-&gt;isReg() ||</td></tr>
<tr><th id="238">238</th><td>      Op1-&gt;getImm() != <var>0</var> || Op2-&gt;getImm() != <var>1</var>)</td></tr>
<tr><th id="239">239</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-optimize-exec-masking-pre-ra&quot;)) { dbgs() &lt;&lt; &quot;Folding sequence:\n\t&quot; &lt;&lt; *Sel &lt;&lt; &apos;\t&apos; &lt;&lt; *Cmp &lt;&lt; &apos;\t&apos; &lt;&lt; *And; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Folding sequence:\n\t"</q> &lt;&lt; *Sel &lt;&lt; <kbd>'\t'</kbd></td></tr>
<tr><th id="242">242</th><td>                    &lt;&lt; *Cmp &lt;&lt; <kbd>'\t'</kbd> &lt;&lt; *And);</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46CCReg" title='CCReg' data-type='unsigned int' data-ref="46CCReg">CCReg</dfn> = <a class="local col5 ref" href="#45CC" title='CC' data-ref="45CC">CC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="245">245</th><td>  LIS-&gt;RemoveMachineInstrFromMaps(*And);</td></tr>
<tr><th id="246">246</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="47Andn2" title='Andn2' data-type='llvm::MachineInstr *' data-ref="47Andn2">Andn2</dfn> = BuildMI(MBB, *And, And-&gt;getDebugLoc(),</td></tr>
<tr><th id="247">247</th><td>                                TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Andn2Opc), And-&gt;getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="248">248</th><td>                            .addReg(ExecReg)</td></tr>
<tr><th id="249">249</th><td>                            .addReg(CCReg, <var>0</var>, CC-&gt;getSubReg());</td></tr>
<tr><th id="250">250</th><td>  And-&gt;eraseFromParent();</td></tr>
<tr><th id="251">251</th><td>  <a class="local col6 ref" href="#26LIS" title='LIS' data-ref="26LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col7 ref" href="#47Andn2" title='Andn2' data-ref="47Andn2">Andn2</a></span>);</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-optimize-exec-masking-pre-ra&quot;)) { dbgs() &lt;&lt; &quot;=&gt;\n\t&quot; &lt;&lt; *Andn2 &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"=&gt;\n\t"</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#47Andn2" title='Andn2' data-ref="47Andn2">Andn2</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i>// Try to remove compare. Cmp value should not used in between of cmp</i></td></tr>
<tr><th id="256">256</th><td><i>  // and s_and_b64 if VCC or just unused if any other register.</i></td></tr>
<tr><th id="257">257</th><td>  <b>if</b> ((TargetRegisterInfo::isVirtualRegister(CmpReg) &amp;&amp;</td></tr>
<tr><th id="258">258</th><td>       MRI.use_nodbg_empty(CmpReg)) ||</td></tr>
<tr><th id="259">259</th><td>      (CmpReg == CondReg &amp;&amp;</td></tr>
<tr><th id="260">260</th><td>       std::none_of(std::next(Cmp-&gt;getIterator()), Andn2-&gt;getIterator(),</td></tr>
<tr><th id="261">261</th><td>                    [&amp;](<em>const</em> MachineInstr &amp;MI) {</td></tr>
<tr><th id="262">262</th><td>                      <b>return</b> MI.readsRegister(CondReg, TRI); }))) {</td></tr>
<tr><th id="263">263</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-optimize-exec-masking-pre-ra&quot;)) { dbgs() &lt;&lt; &quot;Erasing: &quot; &lt;&lt; *Cmp &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Erasing: "</q> &lt;&lt; *Cmp &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>    LIS-&gt;RemoveMachineInstrFromMaps(*Cmp);</td></tr>
<tr><th id="266">266</th><td>    Cmp-&gt;eraseFromParent();</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <i>// Try to remove v_cndmask_b32.</i></td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#43SelReg" title='SelReg' data-ref="43SelReg">SelReg</a>) &amp;&amp;</td></tr>
<tr><th id="270">270</th><td>        <a class="local col5 ref" href="#25MRI" title='MRI' data-ref="25MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col3 ref" href="#43SelReg" title='SelReg' data-ref="43SelReg">SelReg</a>)) {</td></tr>
<tr><th id="271">271</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-optimize-exec-masking-pre-ra&quot;)) { dbgs() &lt;&lt; &quot;Erasing: &quot; &lt;&lt; *Sel &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Erasing: "</q> &lt;&lt; *Sel &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>      LIS-&gt;RemoveMachineInstrFromMaps(*Sel);</td></tr>
<tr><th id="274">274</th><td>      Sel-&gt;eraseFromParent();</td></tr>
<tr><th id="275">275</th><td>    }</td></tr>
<tr><th id="276">276</th><td>  }</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <b>return</b> <a class="local col6 ref" href="#46CCReg" title='CCReg' data-ref="46CCReg">CCReg</a>;</td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::runOnMachineFunction' data-type='bool (anonymous namespace)::SIOptimizeExecMaskingPreRA::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="48MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="48MF">MF</dfn>) {</td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col9 decl" id="49ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="49ST">ST</dfn> = <a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="286">286</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI">TRI</a> = <a class="local col9 ref" href="#49ST" title='ST' data-ref="49ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="287">287</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII">TII</a> = <a class="local col9 ref" href="#49ST" title='ST' data-ref="49ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="288">288</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI">MRI</a> = &amp;<a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="50MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="50MRI">MRI</dfn> = <a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="291">291</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col1 decl" id="51LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="51LIS">LIS</dfn> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="292">292</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="52RecalcRegs" title='RecalcRegs' data-type='DenseSet&lt;unsigned int&gt;' data-ref="52RecalcRegs">RecalcRegs</dfn>({AMDGPU::<span class='error' title="no member named &apos;EXEC_LO&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC_LO</span>, AMDGPU::<span class='error' title="no member named &apos;EXEC_HI&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC_HI</span>});</td></tr>
<tr><th id="293">293</th><td>  <em>bool</em> <dfn class="local col3 decl" id="53Changed" title='Changed' data-type='bool' data-ref="53Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="54MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="54MBB">MBB</dfn> : <a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF">MF</a>) {</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <b>if</b> (<em>unsigned</em> <dfn class="local col5 decl" id="55Reg" title='Reg' data-type='unsigned int' data-ref="55Reg"><a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg">Reg</a></dfn> = <a class="tu ref" href="#_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" title='optimizeVcndVcmpPair' data-use='c' data-ref="_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">optimizeVcndVcmpPair</a>(<span class='refarg'><a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a></span>, <a class="local col9 ref" href="#49ST" title='ST' data-ref="49ST">ST</a>, <span class='refarg'><a class="local col0 ref" href="#50MRI" title='MRI' data-ref="50MRI">MRI</a></span>, <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS">LIS</a>)) {</td></tr>
<tr><th id="298">298</th><td>      <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs">RecalcRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg">Reg</a>);</td></tr>
<tr><th id="299">299</th><td>      RecalcRegs.insert(AMDGPU::<span class='error' title="no member named &apos;VCC_LO&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC_LO</span>);</td></tr>
<tr><th id="300">300</th><td>      RecalcRegs.insert(AMDGPU::<span class='error' title="no member named &apos;VCC_HI&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC_HI</span>);</td></tr>
<tr><th id="301">301</th><td>      RecalcRegs.insert(AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>);</td></tr>
<tr><th id="302">302</th><td>      <a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="303">303</th><td>    }</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>    <i>// Try to remove unneeded instructions before s_endpgm.</i></td></tr>
<tr><th id="306">306</th><td>    <b>if</b> (<a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>()) {</td></tr>
<tr><th id="307">307</th><td>      <b>if</b> (<a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>())</td></tr>
<tr><th id="308">308</th><td>        <b>continue</b>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>      <i>// Skip this if the endpgm has any implicit uses, otherwise we would need</i></td></tr>
<tr><th id="311">311</th><td><i>      // to be careful to update / remove them.</i></td></tr>
<tr><th id="312">312</th><td><i>      // S_ENDPGM always has a single imm operand that is not used other than to</i></td></tr>
<tr><th id="313">313</th><td><i>      // end up in the encoding</i></td></tr>
<tr><th id="314">314</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56Term" title='Term' data-type='llvm::MachineInstr &amp;' data-ref="56Term">Term</dfn> = <a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZN4llvm17MachineBasicBlock4backEv">back</a>();</td></tr>
<tr><th id="315">315</th><td>      <b>if</b> (Term.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;S_ENDPGM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ENDPGM</span> || Term.getNumOperands() != <var>1</var>)</td></tr>
<tr><th id="316">316</th><td>        <b>continue</b>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>4</var>&gt; <dfn class="local col7 decl" id="57Blocks" title='Blocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="57Blocks">Blocks</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E">(</a>{&amp;<a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a>});</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>      <b>while</b> (!<a class="local col7 ref" href="#57Blocks" title='Blocks' data-ref="57Blocks">Blocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="321">321</th><td>        <em>auto</em> <dfn class="local col8 decl" id="58CurBB" title='CurBB' data-type='llvm::MachineBasicBlock *' data-ref="58CurBB">CurBB</dfn> = <a class="local col7 ref" href="#57Blocks" title='Blocks' data-ref="57Blocks">Blocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="322">322</th><td>        <em>auto</em> <dfn class="local col9 decl" id="59I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="59I">I</dfn> = <a class="local col8 ref" href="#58CurBB" title='CurBB' data-ref="58CurBB">CurBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col0 decl" id="60E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="60E">E</dfn> = <a class="local col8 ref" href="#58CurBB" title='CurBB' data-ref="58CurBB">CurBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="323">323</th><td>        <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#60E" title='E' data-ref="60E">E</a>) {</td></tr>
<tr><th id="324">324</th><td>          <b>if</b> (I-&gt;isUnconditionalBranch() || I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_ENDPGM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ENDPGM</span>)</td></tr>
<tr><th id="325">325</th><td>            <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a>;</td></tr>
<tr><th id="326">326</th><td>          <b>else</b> <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="327">327</th><td>            <b>continue</b>;</td></tr>
<tr><th id="328">328</th><td>        }</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>        <b>while</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#60E" title='E' data-ref="60E">E</a>) {</td></tr>
<tr><th id="331">331</th><td>          <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="332">332</th><td>            <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a>);</td></tr>
<tr><th id="333">333</th><td>            <b>continue</b>;</td></tr>
<tr><th id="334">334</th><td>          }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>          <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>() || <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() ||</td></tr>
<tr><th id="337">337</th><td>              <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="338">338</th><td>            <b>break</b>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-optimize-exec-masking-pre-ra&quot;)) { dbgs() &lt;&lt; &quot;Removing no effect instruction: &quot; &lt;&lt; *I &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="341">341</th><td>                     <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Removing no effect instruction: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>          <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="61Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="61Op">Op</dfn> : <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="344">344</th><td>            <b>if</b> (<a class="local col1 ref" href="#61Op" title='Op' data-ref="61Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="345">345</th><td>              <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs">RecalcRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col1 ref" href="#61Op" title='Op' data-ref="61Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="346">346</th><td>          }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>          <em>auto</em> <dfn class="local col2 decl" id="62Next" title='Next' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="62Next">Next</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a>);</td></tr>
<tr><th id="349">349</th><td>          <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a></span>);</td></tr>
<tr><th id="350">350</th><td>          <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="351">351</th><td>          <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSERKS2_">=</a> <a class="local col2 ref" href="#62Next" title='Next' data-ref="62Next">Next</a>;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>          <a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="354">354</th><td>        }</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>        <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#60E" title='E' data-ref="60E">E</a>)</td></tr>
<tr><th id="357">357</th><td>          <b>continue</b>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>        <i>// Try to ascend predecessors.</i></td></tr>
<tr><th id="360">360</th><td>        <b>for</b> (<em>auto</em> *<dfn class="local col3 decl" id="63Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="63Pred">Pred</dfn> : <a class="local col8 ref" href="#58CurBB" title='CurBB' data-ref="58CurBB">CurBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="361">361</th><td>          <b>if</b> (<a class="local col3 ref" href="#63Pred" title='Pred' data-ref="63Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <var>1</var>)</td></tr>
<tr><th id="362">362</th><td>            <a class="local col7 ref" href="#57Blocks" title='Blocks' data-ref="57Blocks">Blocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#63Pred" title='Pred' data-ref="63Pred">Pred</a>);</td></tr>
<tr><th id="363">363</th><td>        }</td></tr>
<tr><th id="364">364</th><td>      }</td></tr>
<tr><th id="365">365</th><td>      <b>continue</b>;</td></tr>
<tr><th id="366">366</th><td>    }</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>    <i>// Try to collapse adjacent endifs.</i></td></tr>
<tr><th id="369">369</th><td>    <em>auto</em> <dfn class="local col4 decl" id="64E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="64E">E</dfn> = <a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="370">370</th><td>    <em>auto</em> <dfn class="local col5 decl" id="65Lead" title='Lead' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="65Lead">Lead</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm28skipDebugInstructionsForwardET_S0_" title='llvm::skipDebugInstructionsForward' data-ref="_ZN4llvm28skipDebugInstructionsForwardET_S0_">skipDebugInstructionsForward</a>(<a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#64E" title='E' data-ref="64E">E</a>);</td></tr>
<tr><th id="371">371</th><td>    <b>if</b> (<a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>1</var> || <a class="local col5 ref" href="#65Lead" title='Lead' data-ref="65Lead">Lead</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#64E" title='E' data-ref="64E">E</a> || !<a class="tu ref" href="#_ZL7isEndCFRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE" title='isEndCF' data-use='c' data-ref="_ZL7isEndCFRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE">isEndCF</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#65Lead" title='Lead' data-ref="65Lead">Lead</a>, <a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI">TRI</a>))</td></tr>
<tr><th id="372">372</th><td>      <b>continue</b>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="66TmpMBB" title='TmpMBB' data-type='llvm::MachineBasicBlock *' data-ref="66TmpMBB">TmpMBB</dfn> = &amp;<a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a>;</td></tr>
<tr><th id="375">375</th><td>    <em>auto</em> <dfn class="local col7 decl" id="67NextLead" title='NextLead' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="67NextLead">NextLead</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA30skipIgnoreExecInstsTrivialSuccERPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::skipIgnoreExecInstsTrivialSucc' data-use='c' data-ref="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA30skipIgnoreExecInstsTrivialSuccERPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">skipIgnoreExecInstsTrivialSucc</a>(<span class='refarg'><a class="local col6 ref" href="#66TmpMBB" title='TmpMBB' data-ref="66TmpMBB">TmpMBB</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#65Lead" title='Lead' data-ref="65Lead">Lead</a>));</td></tr>
<tr><th id="376">376</th><td>    <b>if</b> (<a class="local col7 ref" href="#67NextLead" title='NextLead' data-ref="67NextLead">NextLead</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#66TmpMBB" title='TmpMBB' data-ref="66TmpMBB">TmpMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() || !<a class="tu ref" href="#_ZL7isEndCFRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE" title='isEndCF' data-use='c' data-ref="_ZL7isEndCFRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE">isEndCF</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#67NextLead" title='NextLead' data-ref="67NextLead">NextLead</a>, <a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI">TRI</a>) ||</td></tr>
<tr><th id="377">377</th><td>        !<a class="tu ref" href="#_ZL15getOrExecSourceRKN4llvm12MachineInstrERKNS_11SIInstrInfoERKNS_19MachineRegisterInfoE" title='getOrExecSource' data-use='c' data-ref="_ZL15getOrExecSourceRKN4llvm12MachineInstrERKNS_11SIInstrInfoERKNS_19MachineRegisterInfoE">getOrExecSource</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#67NextLead" title='NextLead' data-ref="67NextLead">NextLead</a>, *<a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII">TII</a>, <a class="local col0 ref" href="#50MRI" title='MRI' data-ref="50MRI">MRI</a>))</td></tr>
<tr><th id="378">378</th><td>      <b>continue</b>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-optimize-exec-masking-pre-ra&quot;)) { dbgs() &lt;&lt; &quot;Redundant EXEC = S_OR_B64 found: &quot; &lt;&lt; *Lead &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Redundant EXEC = S_OR_B64 found: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#65Lead" title='Lead' data-ref="65Lead">Lead</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>    <em>auto</em> <dfn class="local col8 decl" id="68SaveExec" title='SaveExec' data-type='llvm::MachineInstr *' data-ref="68SaveExec">SaveExec</dfn> = <a class="tu ref" href="#_ZL15getOrExecSourceRKN4llvm12MachineInstrERKNS_11SIInstrInfoERKNS_19MachineRegisterInfoE" title='getOrExecSource' data-use='c' data-ref="_ZL15getOrExecSourceRKN4llvm12MachineInstrERKNS_11SIInstrInfoERKNS_19MachineRegisterInfoE">getOrExecSource</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#65Lead" title='Lead' data-ref="65Lead">Lead</a>, *<a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII">TII</a>, <a class="local col0 ref" href="#50MRI" title='MRI' data-ref="50MRI">MRI</a>);</td></tr>
<tr><th id="383">383</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="69SaveExecReg" title='SaveExecReg' data-type='unsigned int' data-ref="69SaveExecReg">SaveExecReg</dfn> = <a class="tu ref" href="#_ZL15getOrNonExecRegRKN4llvm12MachineInstrERKNS_11SIInstrInfoE" title='getOrNonExecReg' data-use='c' data-ref="_ZL15getOrNonExecRegRKN4llvm12MachineInstrERKNS_11SIInstrInfoE">getOrNonExecReg</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#65Lead" title='Lead' data-ref="65Lead">Lead</a>, *<a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII">TII</a>);</td></tr>
<tr><th id="384">384</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="70Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="70Op">Op</dfn> : <a class="local col5 ref" href="#65Lead" title='Lead' data-ref="65Lead">Lead</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="385">385</th><td>      <b>if</b> (<a class="local col0 ref" href="#70Op" title='Op' data-ref="70Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="386">386</th><td>        <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs">RecalcRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col0 ref" href="#70Op" title='Op' data-ref="70Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="387">387</th><td>    }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>    <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#65Lead" title='Lead' data-ref="65Lead">Lead</a></span>);</td></tr>
<tr><th id="390">390</th><td>    <a class="local col5 ref" href="#65Lead" title='Lead' data-ref="65Lead">Lead</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="391">391</th><td>    <b>if</b> (<a class="local col9 ref" href="#69SaveExecReg" title='SaveExecReg' data-ref="69SaveExecReg">SaveExecReg</a>) {</td></tr>
<tr><th id="392">392</th><td>      <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col9 ref" href="#69SaveExecReg" title='SaveExecReg' data-ref="69SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="393">393</th><td>      <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col9 ref" href="#69SaveExecReg" title='SaveExecReg' data-ref="69SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="394">394</th><td>    }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>    <i>// If the only use of saved exec in the removed instruction is S_AND_B64</i></td></tr>
<tr><th id="399">399</th><td><i>    // fold the copy now.</i></td></tr>
<tr><th id="400">400</th><td>    <b>if</b> (!<a class="local col8 ref" href="#68SaveExec" title='SaveExec' data-ref="68SaveExec">SaveExec</a> || !<a class="local col8 ref" href="#68SaveExec" title='SaveExec' data-ref="68SaveExec">SaveExec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>())</td></tr>
<tr><th id="401">401</th><td>      <b>continue</b>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="71SavedExec" title='SavedExec' data-type='unsigned int' data-ref="71SavedExec">SavedExec</dfn> = <a class="local col8 ref" href="#68SaveExec" title='SaveExec' data-ref="68SaveExec">SaveExec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="404">404</th><td>    <em>bool</em> <dfn class="local col2 decl" id="72SafeToReplace" title='SafeToReplace' data-type='bool' data-ref="72SafeToReplace">SafeToReplace</dfn> = <b>true</b>;</td></tr>
<tr><th id="405">405</th><td>    <b>for</b> (<em>auto</em>&amp; <dfn class="local col3 decl" id="73U" title='U' data-type='llvm::MachineInstr &amp;' data-ref="73U">U</dfn> : <a class="local col0 ref" href="#50MRI" title='MRI' data-ref="50MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col1 ref" href="#71SavedExec" title='SavedExec' data-ref="71SavedExec">SavedExec</a>)) {</td></tr>
<tr><th id="406">406</th><td>      <b>if</b> (<a class="local col3 ref" href="#73U" title='U' data-ref="73U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col8 ref" href="#68SaveExec" title='SaveExec' data-ref="68SaveExec">SaveExec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) {</td></tr>
<tr><th id="407">407</th><td>        <a class="local col2 ref" href="#72SafeToReplace" title='SafeToReplace' data-ref="72SafeToReplace">SafeToReplace</a> = <b>false</b>;</td></tr>
<tr><th id="408">408</th><td>        <b>break</b>;</td></tr>
<tr><th id="409">409</th><td>      }</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-optimize-exec-masking-pre-ra&quot;)) { dbgs() &lt;&lt; &quot;Redundant EXEC COPY: &quot; &lt;&lt; *SaveExec &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Redundant EXEC COPY: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col8 ref" href="#68SaveExec" title='SaveExec' data-ref="68SaveExec">SaveExec</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="412">412</th><td>    }</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>    <b>if</b> (<a class="local col2 ref" href="#72SafeToReplace" title='SafeToReplace' data-ref="72SafeToReplace">SafeToReplace</a>) {</td></tr>
<tr><th id="415">415</th><td>      <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'>*<a class="local col8 ref" href="#68SaveExec" title='SaveExec' data-ref="68SaveExec">SaveExec</a></span>);</td></tr>
<tr><th id="416">416</th><td>      <a class="local col8 ref" href="#68SaveExec" title='SaveExec' data-ref="68SaveExec">SaveExec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="417">417</th><td>      MRI.replaceRegWith(SavedExec, AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="418">418</th><td>      <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col1 ref" href="#71SavedExec" title='SavedExec' data-ref="71SavedExec">SavedExec</a>);</td></tr>
<tr><th id="419">419</th><td>    }</td></tr>
<tr><th id="420">420</th><td>  }</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <b>if</b> (<a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed">Changed</a>) {</td></tr>
<tr><th id="423">423</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="74Reg" title='Reg' data-type='unsigned int' data-ref="74Reg">Reg</dfn> : <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs">RecalcRegs</a>) {</td></tr>
<tr><th id="424">424</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>)) {</td></tr>
<tr><th id="425">425</th><td>        <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>);</td></tr>
<tr><th id="426">426</th><td>        <b>if</b> (!<a class="local col0 ref" href="#50MRI" title='MRI' data-ref="50MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9reg_emptyEj" title='llvm::MachineRegisterInfo::reg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_emptyEj">reg_empty</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>))</td></tr>
<tr><th id="427">427</th><td>          <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>);</td></tr>
<tr><th id="428">428</th><td>      } <b>else</b> {</td></tr>
<tr><th id="429">429</th><td>        <a class="local col1 ref" href="#51LIS" title='LIS' data-ref="51LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegEj" title='llvm::LiveIntervals::removeAllRegUnitsForPhysReg' data-ref="_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegEj">removeAllRegUnitsForPhysReg</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>);</td></tr>
<tr><th id="430">430</th><td>      }</td></tr>
<tr><th id="431">431</th><td>    }</td></tr>
<tr><th id="432">432</th><td>  }</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <b>return</b> <a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed">Changed</a>;</td></tr>
<tr><th id="435">435</th><td>}</td></tr>
<tr><th id="436">436</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
