{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-554,-570",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD -left
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace inst clock_source -pg 1 -lvl 1 -x 140 -y 180 -defaultsOSRD -pinDir clk_in left -pinY clk_in 0L -pinDir resetn_in left -pinY resetn_in 20L -pinDir sys_clk right -pinY sys_clk 0R -pinBusDir sys_resetn right -pinBusY sys_resetn 190R -pinDir hsi_clk right -pinY hsi_clk 400R
preplace inst uart_axi_bridge -pg 1 -lvl 2 -x 380 -y 120 -defaultsOSRD -pinDir UART left -pinY UART 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 250L
preplace inst system_interconnect -pg 1 -lvl 3 -x 640 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 86 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 20 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 160R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 0R -pinDir M03_AXI right -pinY M03_AXI 300R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 300L
preplace inst axi_revision -pg 1 -lvl 4 -x 950 -y 280 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 20L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace inst BRAM -pg 1 -lvl 7 -x 1580 -y 180 -swap {76 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 0 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 260L -pinDir S01_AXI left -pinY S01_AXI 120L -pinDir S02_AXI left -pinY S02_AXI 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 280L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 300L
preplace inst poke_ctl -pg 1 -lvl 4 -x 950 -y 80 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 40L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 80L -pinBusDir row right -pinBusY row 0R -pinBusDir entry right -pinBusY entry 20R -pinBusDir value right -pinBusY value 40R -pinDir start right -pinY start 60R -pinDir busy right -pinY busy 80R
preplace inst poke -pg 1 -lvl 5 -x 1270 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 44 39 40 41 42 43} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 120R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 120L -pinBusDir row left -pinBusY row 20L -pinBusDir entry left -pinBusY entry 40L -pinBusDir value left -pinBusY value 60L -pinDir start left -pinY start 80L -pinDir busy left -pinY busy 100L
preplace inst smem_writer -pg 1 -lvl 5 -x 1270 -y 440 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 44 43 45 46 47 48} -defaultsOSRD -pinDir M_ABM right -pinY M_ABM 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinDir start left -pinY start 40L -pinDir select_hsi left -pinY select_hsi 60L -pinDir force_cache_update left -pinY force_cache_update 80L -pinDir async_enable left -pinY async_enable 200L -pinDir hsi_clk_in left -pinY hsi_clk_in 140L -pinBusDir hsi_data right -pinBusY hsi_data 130R -pinDir hsi_cmd right -pinY hsi_cmd 150R -pinDir hsi_valid right -pinY hsi_valid 170R -pinDir hsi_clk right -pinY hsi_clk 190R
preplace inst fill -pg 1 -lvl 5 -x 1270 -y 280 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 20R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L
preplace inst smemw_ctl -pg 1 -lvl 4 -x 950 -y 420 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir start right -pinY start 60R -pinDir select_hsi right -pinY select_hsi 80R -pinDir force_cache_update right -pinY force_cache_update 100R
preplace inst one -pg 1 -lvl 4 -x 950 -y 640 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst hsi_ila -pg 1 -lvl 7 -x 1580 -y 570 -swap {3 2 1 0} -defaultsOSRD -pinDir clk left -pinY clk 60L -pinBusDir probe0 left -pinBusY probe0 40L -pinBusDir probe1 left -pinBusY probe1 20L -pinBusDir probe2 left -pinBusY probe2 0L
preplace netloc clk_in1_0_1 1 0 1 NJ 180
preplace netloc clock_source_hsi_clk 1 1 4 NJ 580 NJ 580 NJ 580 N
preplace netloc ext_reset_in_0_1 1 0 1 NJ 200
preplace netloc one_dout 1 4 1 NJ 640
preplace netloc poke_busy 1 4 1 N 160
preplace netloc poke_ctl_entry 1 4 1 N 100
preplace netloc poke_ctl_row 1 4 1 N 80
preplace netloc poke_ctl_start 1 4 1 N 140
preplace netloc poke_ctl_value 1 4 1 N 120
preplace netloc smem_writer_hsi_clk 1 5 2 NJ 630 N
preplace netloc smem_writer_hsi_cmd 1 5 2 NJ 590 N
preplace netloc smem_writer_hsi_data 1 5 2 NJ 570 N
preplace netloc smem_writer_hsi_valid 1 5 2 NJ 610 N
preplace netloc smemw_ctl_force_cache_update 1 4 1 N 520
preplace netloc smemw_ctl_select_hsi 1 4 1 N 500
preplace netloc smemw_ctl_start 1 4 1 N 480
preplace netloc source_100mhz_sys_clk 1 1 6 260 60 500 60 780 20 1100 360 N 360 1480
preplace netloc source_100mhz_sys_resetn 1 1 6 260 420 500 480 800 220 1120 380 N 380 1460
preplace netloc axi_uartlite_UART 1 0 2 NJ 120 NJ
preplace netloc fill_0_M_AXI 1 5 2 N 300 N
preplace netloc fill_smem_s1_0_M_AXI 1 5 2 N 440 N
preplace netloc poke_0_M_AXI 1 5 2 N 180 N
preplace netloc system_interconnect_M00_AXI 1 3 1 N 280
preplace netloc system_interconnect_M02_AXI 1 3 1 N 120
preplace netloc system_interconnect_M03_AXI 1 3 1 N 420
preplace netloc uart_axi_bridge_M_AXI 1 2 1 N 120
levelinfo -pg 1 0 140 380 640 950 1270 1440 1580 1680
pagesize -pg 1 -db -bbox -sgen -150 0 1680 700
",
   "No Loops_ScaleFactor":"0.794731",
   "No Loops_TopLeft":"-142,-91",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -10 -y -200 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y -200 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 N -200
levelinfo -pg 1 -10 120 240
pagesize -pg 1 -db -bbox -sgen -150 -270 240 140
"
}
{
   "da_axi4_cnt":"3",
   "da_bram_cntlr_cnt":"3"
}
