{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09742,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09947,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00257557,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00205861,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000902116,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00205861,
	"finish__design__instance__count__class:buffer": 22,
	"finish__design__instance__area__class:buffer": 28.462,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 6.65,
	"finish__design__instance__count__class:timing_repair_buffer": 28,
	"finish__design__instance__area__class:timing_repair_buffer": 22.344,
	"finish__design__instance__count__class:inverter": 19,
	"finish__design__instance__area__class:inverter": 10.64,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 2.394,
	"finish__design__instance__count__class:sequential_cell": 52,
	"finish__design__instance__area__class:sequential_cell": 237.804,
	"finish__design__instance__count__class:multi_input_combinational_cell": 205,
	"finish__design__instance__area__class:multi_input_combinational_cell": 287.014,
	"finish__design__instance__count": 334,
	"finish__design__instance__area": 595.308,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.290778,
	"finish__clock__skew__setup": 0.00309919,
	"finish__clock__skew__hold": 0.00309919,
	"finish__timing__drv__max_slew_limit": 0.708458,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.688237,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000485134,
	"finish__power__switching__total": 0.00018751,
	"finish__power__leakage__total": 1.17804e-05,
	"finish__power__total": 0.000684424,
	"finish__design__io": 31,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 446,
	"finish__design__instance__area": 625.1,
	"finish__design__instance__count__stdcell": 446,
	"finish__design__instance__area__stdcell": 625.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.099915,
	"finish__design__instance__utilization__stdcell": 0.099915,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}