# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Sequence_Detector_behav_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Sequence_Detector_behav.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:00 on Jul 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Sequence_Detector_behav.vo 
# -- Compiling module DUT
# 
# Top level modules:
# 	DUT
# End time: 14:02:00 on Jul 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Jul 07,2021
# vcom -reportprogress 300 -93 -work work D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 14:02:01 on Jul 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L maxv_ver -L gate_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L maxv_ver -L gate_work -L work -voptargs=""+acc"" Testbench 
# Start time: 14:02:01 on Jul 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.DUT
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 448 ns  Iteration: 0  Instance: /testbench
# End time: 14:24:31 on Jul 07,2021, Elapsed time: 0:22:30
# Errors: 0, Warnings: 0
