/*
* Copyright (c) 2019 Semidrive Semiconductor.
* All rights reserved.
*
*/

#ifndef _AP_APB_CRYPTOENGINE_REG_H
#define _AP_APB_CRYPTOENGINE_REG_H

//--------------------------------------------------------------------------
// IP Ref Info     : REG_AP_APB_CRYPTOENGINE
// RTL version     :
//--------------------------------------------------------------------------

//--------------------------------------------------------------------------
// Address Block Name : CRYPTOENGINE_APB_AB0
// Description        :
//--------------------------------------------------------------------------

#define CE_SOC_BASE_ADDR 0x34000000

//#define CRYPTOENGINE_APB_AB0_BASE_ADDR CE_SOC_BASE_ADDR
#define CRYPTOENGINE_APB_AB0_BASE_ADDR 0
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_STAT
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_STAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x0<<0))
#define CE0_STAT_PKE_BUSY_FIELD_OFFSET 5
#define CE0_STAT_PKE_BUSY_FIELD_SIZE 1
#define CE0_STAT_GENKEY_BUSY_FIELD_OFFSET 4
#define CE0_STAT_GENKEY_BUSY_FIELD_SIZE 1
#define CE0_STAT_HASH_BUSY_FIELD_OFFSET 3
#define CE0_STAT_HASH_BUSY_FIELD_SIZE 1
#define CE0_STAT_CIPHER_BUSY_FIELD_OFFSET 2
#define CE0_STAT_CIPHER_BUSY_FIELD_SIZE 1
#define CE0_STAT_GETRNDNUM_BUSY_FIELD_OFFSET 1
#define CE0_STAT_GETRNDNUM_BUSY_FIELD_SIZE 1
#define CE0_STAT_DMA_BUSY_FIELD_OFFSET 0
#define CE0_STAT_DMA_BUSY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_STAT_PKE_BUSY    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_STAT_GENKEY_BUSY    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_STAT_HASH_BUSY    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_STAT_CIPHER_BUSY    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_STAT_GETRNDNUM_BUSY    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_STAT_DMA_BUSY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_ERRSTAT
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_ERRSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4<<0))
#define CE0_ERRSTAT_SKC_ERR_STAT_FIELD_OFFSET 24
#define CE0_ERRSTAT_SKC_ERR_STAT_FIELD_SIZE 4
#define CE0_ERRSTAT_SSRAM_ERR_STAT_FIELD_OFFSET 19
#define CE0_ERRSTAT_SSRAM_ERR_STAT_FIELD_SIZE 1
#define CE0_ERRSTAT_DMA_ERR_STAT_FIELD_OFFSET 16
#define CE0_ERRSTAT_DMA_ERR_STAT_FIELD_SIZE 3
#define CE0_ERRSTAT_CIPHER_ERR_STAT_FIELD_OFFSET 8
#define CE0_ERRSTAT_CIPHER_ERR_STAT_FIELD_SIZE 6
#define CE0_ERRSTAT_HASH_ERR_STAT_FIELD_OFFSET 0
#define CE0_ERRSTAT_HASH_ERR_STAT_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_SKC_ERR_STAT_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_SKC_ERR_STAT_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_SKC_ERR_STAT_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_SKC_ERR_STAT_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_SSRAM_ERR_STAT    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_DMA_ERR_STAT_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_DMA_ERR_STAT_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_DMA_ERR_STAT_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_CIPHER_ERR_STAT_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_CIPHER_ERR_STAT_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_CIPHER_ERR_STAT_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_CIPHER_ERR_STAT_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_CIPHER_ERR_STAT_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_CIPHER_ERR_STAT_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_HASH_ERR_STAT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_HASH_ERR_STAT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_HASH_ERR_STAT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_ERRSTAT_HASH_ERR_STAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0xc<<0))
#define CE0_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_OFFSET 31
#define CE0_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_SIZE 1
#define CE0_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_OFFSET 28
#define CE0_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_SIZE 2
#define CE0_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_OFFSET 25
#define CE0_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_SIZE 2
#define CE0_CIPHER_CTRL_AESMODE_FIELD_OFFSET 16
#define CE0_CIPHER_CTRL_AESMODE_FIELD_SIZE 9
#define CE0_CIPHER_CTRL_CIPHER_SAVE_FIELD_OFFSET 13
#define CE0_CIPHER_CTRL_CIPHER_SAVE_FIELD_SIZE 1
#define CE0_CIPHER_CTRL_CIPHER_LOAD_FIELD_OFFSET 12
#define CE0_CIPHER_CTRL_CIPHER_LOAD_FIELD_SIZE 1
#define CE0_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_OFFSET 11
#define CE0_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_SIZE 1
#define CE0_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_OFFSET 9
#define CE0_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_SIZE 2
#define CE0_CIPHER_CTRL_CIPHERMODE_FIELD_OFFSET 8
#define CE0_CIPHER_CTRL_CIPHERMODE_FIELD_SIZE 1
#define CE0_CIPHER_CTRL_CIPHER_GO_FIELD_OFFSET 0
#define CE0_CIPHER_CTRL_CIPHER_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_HEADER_SAVE    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_KEY2TYPE_1    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_KEY2TYPE_0    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_KEYTYPE_1    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_KEYTYPE_0    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_AESMODE_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_AESMODE_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_AESMODE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_AESMODE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_AESMODE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_AESMODE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_AESMODE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_AESMODE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_AESMODE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_SAVE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_LOAD    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_DECKEYCAL    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_KEYSIZE_1    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_KEYSIZE_0    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHERMODE    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_CTRL_CIPHER_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN
// Register Offset : 0x10
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x10<<0))
#define CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_OFFSET 0
#define CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR
// Register Offset : 0x14
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x14<<0))
#define CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_OFFSET 16
#define CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_SIZE 16
#define CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_OFFSET 0
#define CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR
// Register Offset : 0x18
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x18<<0))
#define CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_OFFSET 0
#define CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H
// Register Offset : 0x1c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1c<<0))
#define CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_OFFSET 8
#define CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_SIZE 3
#define CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_OFFSET 0
#define CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR
// Register Offset : 0x20
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x20<<0))
#define CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_OFFSET 0
#define CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H
// Register Offset : 0x24
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x24<<0))
#define CE0_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_OFFSET 8
#define CE0_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_SIZE 3
#define CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_OFFSET 0
#define CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR
// Register Offset : 0x28
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x28<<0))
#define CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_OFFSET 16
#define CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_SIZE 16
#define CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_OFFSET 0
#define CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN
// Register Offset : 0x2c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2c<<0))
#define CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_OFFSET 0
#define CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL
// Register Offset : 0x30
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x30<<0))
#define CE0_HASH_CTRL_HASH_HMAC_EN_FIELD_OFFSET 24
#define CE0_HASH_CTRL_HASH_HMAC_EN_FIELD_SIZE 1
#define CE0_HASH_CTRL_HASH_KEY_FIELD_OFFSET 19
#define CE0_HASH_CTRL_HASH_KEY_FIELD_SIZE 1
#define CE0_HASH_CTRL_HASH_INIT_SECURE_FIELD_OFFSET 18
#define CE0_HASH_CTRL_HASH_INIT_SECURE_FIELD_SIZE 1
#define CE0_HASH_CTRL_HASH_INIT_FIELD_OFFSET 17
#define CE0_HASH_CTRL_HASH_INIT_FIELD_SIZE 1
#define CE0_HASH_CTRL_HASH_SHAUPDATE_FIELD_OFFSET 16
#define CE0_HASH_CTRL_HASH_SHAUPDATE_FIELD_SIZE 1
#define CE0_HASH_CTRL_HASH_PADDINGEN_FIELD_OFFSET 15
#define CE0_HASH_CTRL_HASH_PADDINGEN_FIELD_SIZE 1
#define CE0_HASH_CTRL_HASH_MODE_FIELD_OFFSET 8
#define CE0_HASH_CTRL_HASH_MODE_FIELD_SIZE 7
#define CE0_HASH_CTRL_HASH_GO_FIELD_OFFSET 0
#define CE0_HASH_CTRL_HASH_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_HMAC_EN    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_KEY    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_INIT_SECURE    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_INIT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_SHAUPDATE    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_PADDINGEN    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_MODE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_MODE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_MODE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_MODE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_MODE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_MODE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_MODE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CTRL_HASH_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR
// Register Offset : 0x34
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x34<<0))
#define CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_OFFSET 16
#define CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_SIZE 16
#define CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_OFFSET 0
#define CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL
// Register Offset : 0x38
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x38<<0))
#define CE0_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_OFFSET 16
#define CE0_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_SIZE 2
#define CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_OFFSET 0
#define CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN
// Register Offset : 0x3c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3c<<0))
#define CE0_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_OFFSET 0
#define CE0_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_CALC_LEN_HASH_CALC_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR
// Register Offset : 0x40
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x40<<0))
#define CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_OFFSET 0
#define CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H
// Register Offset : 0x44
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x44<<0))
#define CE0_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_OFFSET 8
#define CE0_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_SIZE 3
#define CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_OFFSET 0
#define CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR
// Register Offset : 0x48
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x48<<0))
#define CE0_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_OFFSET 16
#define CE0_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_SIZE 3
#define CE0_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_OFFSET 0
#define CE0_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_TYPE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HASH_DST_ADDR_HASH_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_DMA_CTRL
// Register Offset : 0x50
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_DMA_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x50<<0))
#define CE0_DMA_CTRL_DMA_DONEINTEN_FIELD_OFFSET 10
#define CE0_DMA_CTRL_DMA_DONEINTEN_FIELD_SIZE 1
#define CE0_DMA_CTRL_DMA_CMDFIFO_FULL_FIELD_OFFSET 9
#define CE0_DMA_CTRL_DMA_CMDFIFO_FULL_FIELD_SIZE 1
#define CE0_DMA_CTRL_DMA_CMDFIFO_EMPTY_FIELD_OFFSET 8
#define CE0_DMA_CTRL_DMA_CMDFIFO_EMPTY_FIELD_SIZE 1
#define CE0_DMA_CTRL_DMA_GO_FIELD_OFFSET 0
#define CE0_DMA_CTRL_DMA_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_CTRL_DMA_DONEINTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_CTRL_DMA_CMDFIFO_FULL    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_CTRL_DMA_CMDFIFO_EMPTY    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_CTRL_DMA_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR
// Register Offset : 0x54
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x54<<0))
#define CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_OFFSET 0
#define CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H
// Register Offset : 0x58
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x58<<0))
#define CE0_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_OFFSET 8
#define CE0_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_SIZE 3
#define CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_OFFSET 0
#define CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR
// Register Offset : 0x5c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5c<<0))
#define CE0_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_OFFSET 0
#define CE0_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_DMA_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H
// Register Offset : 0x60
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x60<<0))
#define CE0_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_OFFSET 8
#define CE0_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_SIZE 3
#define CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_OFFSET 0
#define CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_DMA_LEN
// Register Offset : 0x64
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_DMA_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x64<<0))
#define CE0_DMA_LEN_DMA_LEN_FIELD_OFFSET 0
#define CE0_DMA_LEN_DMA_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_DMA_LEN_DMA_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG
// Register Offset : 0x80
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x80<<0))
#define CE0_PK_POINTERREG_PK_OPPTRN_FIELD_OFFSET 24
#define CE0_PK_POINTERREG_PK_OPPTRN_FIELD_SIZE 4
#define CE0_PK_POINTERREG_PK_OPPTRC_FIELD_OFFSET 16
#define CE0_PK_POINTERREG_PK_OPPTRC_FIELD_SIZE 4
#define CE0_PK_POINTERREG_PK_OPPTRB_FIELD_OFFSET 8
#define CE0_PK_POINTERREG_PK_OPPTRB_FIELD_SIZE 4
#define CE0_PK_POINTERREG_PK_OPPTRA_FIELD_OFFSET 0
#define CE0_PK_POINTERREG_PK_OPPTRA_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRN_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRN_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRN_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRN_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRC_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRC_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRC_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRC_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRB_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRB_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRB_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRB_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRA_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRA_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRA_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_POINTERREG_PK_OPPTRA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG
// Register Offset : 0x84
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x84<<0))
#define CE0_PK_COMMANDREG_PK_CALCR2_FIELD_OFFSET 31
#define CE0_PK_COMMANDREG_PK_CALCR2_FIELD_SIZE 1
#define CE0_PK_COMMANDREG_PK_FLAGB_FIELD_OFFSET 30
#define CE0_PK_COMMANDREG_PK_FLAGB_FIELD_SIZE 1
#define CE0_PK_COMMANDREG_PK_FLAGA_FIELD_OFFSET 29
#define CE0_PK_COMMANDREG_PK_FLAGA_FIELD_SIZE 1
#define CE0_PK_COMMANDREG_PK_SWAP_FIELD_OFFSET 28
#define CE0_PK_COMMANDREG_PK_SWAP_FIELD_SIZE 1
#define CE0_PK_COMMANDREG_PK_BUFFER_FIELD_OFFSET 27
#define CE0_PK_COMMANDREG_PK_BUFFER_FIELD_SIZE 1
#define CE0_PK_COMMANDREG_PK_EDWARDS_FIELD_OFFSET 26
#define CE0_PK_COMMANDREG_PK_EDWARDS_FIELD_SIZE 1
#define CE0_PK_COMMANDREG_PK_RANDPROJ_FIELD_OFFSET 25
#define CE0_PK_COMMANDREG_PK_RANDPROJ_FIELD_SIZE 1
#define CE0_PK_COMMANDREG_PK_RANDKE_FIELD_OFFSET 24
#define CE0_PK_COMMANDREG_PK_RANDKE_FIELD_SIZE 1
#define CE0_PK_COMMANDREG_PK_SELCURVE_FIELD_OFFSET 20
#define CE0_PK_COMMANDREG_PK_SELCURVE_FIELD_SIZE 4
#define CE0_PK_COMMANDREG_PK_SIZE_FIELD_OFFSET 8
#define CE0_PK_COMMANDREG_PK_SIZE_FIELD_SIZE 11
#define CE0_PK_COMMANDREG_PK_FIELD_FIELD_OFFSET 7
#define CE0_PK_COMMANDREG_PK_FIELD_FIELD_SIZE 1
#define CE0_PK_COMMANDREG_PK_TYPE_FIELD_OFFSET 0
#define CE0_PK_COMMANDREG_PK_TYPE_FIELD_SIZE 7

#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_CALCR2    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_FLAGB    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_FLAGA    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SWAP    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_BUFFER    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_EDWARDS    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_RANDPROJ    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_RANDKE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SELCURVE_3    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SELCURVE_2    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SELCURVE_1    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SELCURVE_0    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_10    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_9    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_8    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_7    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_SIZE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_FIELD    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_TYPE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_TYPE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_TYPE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_TYPE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_TYPE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_TYPE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_COMMANDREG_PK_TYPE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_PKE_CTRL
// Register Offset : 0x88
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_PKE_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x88<<0))
#define CE0_PKE_CTRL_PKE_SOFT_RST_FIELD_OFFSET 2
#define CE0_PKE_CTRL_PKE_SOFT_RST_FIELD_SIZE 1
#define CE0_PKE_CTRL_PK_CLRMEMAFTEROP_FIELD_OFFSET 1
#define CE0_PKE_CTRL_PK_CLRMEMAFTEROP_FIELD_SIZE 1
#define CE0_PKE_CTRL_PKE_GO_FIELD_OFFSET 0
#define CE0_PKE_CTRL_PKE_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_PKE_CTRL_PKE_SOFT_RST    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PKE_CTRL_PK_CLRMEMAFTEROP    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PKE_CTRL_PKE_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG
// Register Offset : 0x8c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8c<<0))
#define CE0_PK_STATUSREG_PK_INTERRUPT_FIELD_OFFSET 17
#define CE0_PK_STATUSREG_PK_INTERRUPT_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_BUSY_FIELD_OFFSET 16
#define CE0_PK_STATUSREG_PK_BUSY_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_NOTQUADRATICRESIDUE_FIELD_OFFSET 13
#define CE0_PK_STATUSREG_PK_NOTQUADRATICRESIDUE_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_COMPOSITE_FIELD_OFFSET 12
#define CE0_PK_STATUSREG_PK_COMPOSITE_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_NOTINVERTIBLE_FIELD_OFFSET 11
#define CE0_PK_STATUSREG_PK_NOTINVERTIBLE_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_PARAM_AB_NOTVALID_FIELD_OFFSET 10
#define CE0_PK_STATUSREG_PK_PARAM_AB_NOTVALID_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_SIGNATURE_NOTVALID_FIELD_OFFSET 9
#define CE0_PK_STATUSREG_PK_SIGNATURE_NOTVALID_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_NOTIMPLEMENTED_FIELD_OFFSET 8
#define CE0_PK_STATUSREG_PK_NOTIMPLEMENTED_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_PARAM_N_NOTVALID_FIELD_OFFSET 7
#define CE0_PK_STATUSREG_PK_PARAM_N_NOTVALID_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_COUPLE_NOTVALID_FIELD_OFFSET 6
#define CE0_PK_STATUSREG_PK_COUPLE_NOTVALID_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_POINT_PX_ATINFINITY_FIELD_OFFSET 5
#define CE0_PK_STATUSREG_PK_POINT_PX_ATINFINITY_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_POINT_PX_NOTONCURVE_FIELD_OFFSET 4
#define CE0_PK_STATUSREG_PK_POINT_PX_NOTONCURVE_FIELD_SIZE 1
#define CE0_PK_STATUSREG_PK_FAIL_ADDRESS_FIELD_OFFSET 0
#define CE0_PK_STATUSREG_PK_FAIL_ADDRESS_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_INTERRUPT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_BUSY    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_NOTQUADRATICRESIDUE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_COMPOSITE    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_NOTINVERTIBLE    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_PARAM_AB_NOTVALID    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_SIGNATURE_NOTVALID    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_NOTIMPLEMENTED    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_PARAM_N_NOTVALID    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_COUPLE_NOTVALID    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_POINT_PX_ATINFINITY    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_POINT_PX_NOTONCURVE    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_FAIL_ADDRESS_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_FAIL_ADDRESS_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_FAIL_ADDRESS_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_STATUSREG_PK_FAIL_ADDRESS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_PK_TIMER
// Register Offset : 0x94
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_PK_TIMER (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x94<<0))
#define CE0_PK_TIMER_PK_TIMER_FIELD_OFFSET 0
#define CE0_PK_TIMER_PK_TIMER_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_TIMER_PK_TIMER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG
// Register Offset : 0x98
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x98<<0))
#define CE0_PK_HWCONFIGREG_PK_DISABLECM_FIELD_OFFSET 31
#define CE0_PK_HWCONFIGREG_PK_DISABLECM_FIELD_SIZE 1
#define CE0_PK_HWCONFIGREG_PK_25519_FIELD_OFFSET 24
#define CE0_PK_HWCONFIGREG_PK_25519_FIELD_SIZE 1
#define CE0_PK_HWCONFIGREG_PK_P192_FIELD_OFFSET 23
#define CE0_PK_HWCONFIGREG_PK_P192_FIELD_SIZE 1
#define CE0_PK_HWCONFIGREG_PK_P521_FIELD_OFFSET 22
#define CE0_PK_HWCONFIGREG_PK_P521_FIELD_SIZE 1
#define CE0_PK_HWCONFIGREG_PK_P384_FIELD_OFFSET 21
#define CE0_PK_HWCONFIGREG_PK_P384_FIELD_SIZE 1
#define CE0_PK_HWCONFIGREG_PK_P256_FIELD_OFFSET 20
#define CE0_PK_HWCONFIGREG_PK_P256_FIELD_SIZE 1
#define CE0_PK_HWCONFIGREG_PK_BINARYFIELD_FIELD_OFFSET 17
#define CE0_PK_HWCONFIGREG_PK_BINARYFIELD_FIELD_SIZE 1
#define CE0_PK_HWCONFIGREG_PK_PRIMEFIELD_FIELD_OFFSET 16
#define CE0_PK_HWCONFIGREG_PK_PRIMEFIELD_FIELD_SIZE 1
#define CE0_PK_HWCONFIGREG_PK_NBMULT_FIELD_OFFSET 12
#define CE0_PK_HWCONFIGREG_PK_NBMULT_FIELD_SIZE 4
#define CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_FIELD_OFFSET 0
#define CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_FIELD_SIZE 12

#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_DISABLECM    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_25519    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_P192    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_P521    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_P384    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_P256    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_BINARYFIELD    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_PRIMEFIELD    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_NBMULT_3    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_NBMULT_2    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_NBMULT_1    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_NBMULT_0    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL
// Register Offset : 0x9c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x9c<<0))
#define CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_FIELD_OFFSET 16
#define CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_FIELD_SIZE 16
#define CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_FIELD_OFFSET 0
#define CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR
// Register Offset : 0xa0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0xa0<<0))
#define CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_FIELD_OFFSET 0
#define CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H
// Register Offset : 0xa4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0xa4<<0))
#define CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_FIELD_OFFSET 8
#define CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_FIELD_SIZE 3
#define CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_FIELD_OFFSET 0
#define CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_TRNG_STATUS
// Register Offset : 0x100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_TRNG_STATUS (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x100<<0))
#define CE0_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_OFFSET 1
#define CE0_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_SIZE 1
#define CE0_TRNG_STATUS_RNG_READY_FIELD_OFFSET 0
#define CE0_TRNG_STATUS_RNG_READY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_STATUS_RNG_SEQ_RUNNING    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_STATUS_RNG_READY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0
// Register Offset : 0x104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x104<<0))
#define CE0_TRNG_NUM0_TRNG_NUM0_FIELD_OFFSET 0
#define CE0_TRNG_NUM0_TRNG_NUM0_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM0_TRNG_NUM0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1
// Register Offset : 0x108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x108<<0))
#define CE0_TRNG_NUM1_TRNG_NUM1_FIELD_OFFSET 0
#define CE0_TRNG_NUM1_TRNG_NUM1_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_TRNG_NUM1_TRNG_NUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM
// Register Offset : 0x114
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x114<<0))
#define CE0_HRNG_NUM_HRNG_NUM_FIELD_OFFSET 0
#define CE0_HRNG_NUM_HRNG_NUM_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_HRNG_NUM_HRNG_NUM_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_SKC_CTRL
// Register Offset : 0x120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_SKC_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x120<<0))
#define CE0_SKC_CTRL_SKC_CMD_FIELD_OFFSET 8
#define CE0_SKC_CTRL_SKC_CMD_FIELD_SIZE 3
#define CE0_SKC_CTRL_SKC_GO_FIELD_OFFSET 0
#define CE0_SKC_CTRL_SKC_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_CTRL_SKC_CMD_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_CTRL_SKC_CMD_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_CTRL_SKC_CMD_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_CTRL_SKC_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR
// Register Offset : 0x124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x124<<0))
#define CE0_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_OFFSET 24
#define CE0_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_SIZE 1
#define CE0_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_OFFSET 16
#define CE0_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_SIZE 7
#define CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_OFFSET 0
#define CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_SIZE 13

#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_SECURE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_SKC_KEYBLOB_CTRL
// Register Offset : 0x128
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_SKC_KEYBLOB_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x128<<0))
#define CE0_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_OFFSET 0
#define CE0_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_INTEN
// Register Offset : 0x140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_INTEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x140<<0))
#define CE0_INTEN_DMA_FIFOERROR_INTEN_FIELD_OFFSET 13
#define CE0_INTEN_DMA_FIFOERROR_INTEN_FIELD_SIZE 1
#define CE0_INTEN_PKE_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 12
#define CE0_INTEN_PKE_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE0_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 11
#define CE0_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE0_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 10
#define CE0_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE0_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 9
#define CE0_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE0_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 8
#define CE0_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE0_INTEN_PKE_DONE_INTEN_FIELD_OFFSET 4
#define CE0_INTEN_PKE_DONE_INTEN_FIELD_SIZE 1
#define CE0_INTEN_HASH_DONE_INTEN_FIELD_OFFSET 3
#define CE0_INTEN_HASH_DONE_INTEN_FIELD_SIZE 1
#define CE0_INTEN_CIPHER_DONE_INTEN_FIELD_OFFSET 2
#define CE0_INTEN_CIPHER_DONE_INTEN_FIELD_SIZE 1
#define CE0_INTEN_SKC_DONE_INTEN_FIELD_OFFSET 1
#define CE0_INTEN_SKC_DONE_INTEN_FIELD_SIZE 1
#define CE0_INTEN_DMA_DONE_INTEN_FIELD_OFFSET 0
#define CE0_INTEN_DMA_DONE_INTEN_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_DMA_FIFOERROR_INTEN    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_PKE_INTEGRITY_ERROR_INTEN    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_HASH_INTEGRITY_ERROR_INTEN    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_CIPHER_INTEGRITY_ERROR_INTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_SKC_INTEGRITY_ERROR_INTEN    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_DMA_INTEGRITY_ERROR_INTEN    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_PKE_DONE_INTEN    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_HASH_DONE_INTEN    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_CIPHER_DONE_INTEN    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_SKC_DONE_INTEN    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTEN_DMA_DONE_INTEN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_INTSTAT
// Register Offset : 0x144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_INTSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x144<<0))
#define CE0_INTSTAT_DMA_FIFOERROR_INTSTAT_FIELD_OFFSET 13
#define CE0_INTSTAT_DMA_FIFOERROR_INTSTAT_FIELD_SIZE 1
#define CE0_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 12
#define CE0_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE0_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 11
#define CE0_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE0_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 10
#define CE0_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE0_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 9
#define CE0_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE0_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 8
#define CE0_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE0_INTSTAT_PKE_DONE_INTSTAT_FIELD_OFFSET 4
#define CE0_INTSTAT_PKE_DONE_INTSTAT_FIELD_SIZE 1
#define CE0_INTSTAT_HASH_DONE_INTSTAT_FIELD_OFFSET 3
#define CE0_INTSTAT_HASH_DONE_INTSTAT_FIELD_SIZE 1
#define CE0_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_OFFSET 2
#define CE0_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_SIZE 1
#define CE0_INTSTAT_SKC_DONE_INTSTAT_FIELD_OFFSET 1
#define CE0_INTSTAT_SKC_DONE_INTSTAT_FIELD_SIZE 1
#define CE0_INTSTAT_DMA_DONE_INTSTAT_FIELD_OFFSET 0
#define CE0_INTSTAT_DMA_DONE_INTSTAT_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_DMA_FIFOERROR_INTSTAT    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_PKE_DONE_INTSTAT    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_HASH_DONE_INTSTAT    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_CIPHER_DONE_INTSTAT    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_SKC_DONE_INTSTAT    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTSTAT_DMA_DONE_INTSTAT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE0_INTCLR
// Register Offset : 0x148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE0_INTCLR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x148<<0))
#define CE0_INTCLR_DMA_FIFOERROR_INTCLR_FIELD_OFFSET 13
#define CE0_INTCLR_DMA_FIFOERROR_INTCLR_FIELD_SIZE 1
#define CE0_INTCLR_PKE_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 12
#define CE0_INTCLR_PKE_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE0_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 11
#define CE0_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE0_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 10
#define CE0_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE0_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 9
#define CE0_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE0_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 8
#define CE0_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE0_INTCLR_PKE_DONE_INTCLR_FIELD_OFFSET 4
#define CE0_INTCLR_PKE_DONE_INTCLR_FIELD_SIZE 1
#define CE0_INTCLR_HASH_DONE_INTCLR_FIELD_OFFSET 3
#define CE0_INTCLR_HASH_DONE_INTCLR_FIELD_SIZE 1
#define CE0_INTCLR_CIPHER_DONE_INTCLR_FIELD_OFFSET 2
#define CE0_INTCLR_CIPHER_DONE_INTCLR_FIELD_SIZE 1
#define CE0_INTCLR_SKC_DONE_INTCLR_FIELD_OFFSET 1
#define CE0_INTCLR_SKC_DONE_INTCLR_FIELD_SIZE 1
#define CE0_INTCLR_DMA_DONE_INTCLR_FIELD_OFFSET 0
#define CE0_INTCLR_DMA_DONE_INTCLR_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_DMA_FIFOERROR_INTCLR    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_PKE_INTEGRITY_ERROR_INTCLR    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_HASH_INTEGRITY_ERROR_INTCLR    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_PKE_DONE_INTCLR    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_HASH_DONE_INTCLR    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_CIPHER_DONE_INTCLR    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_SKC_DONE_INTCLR    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE0_INTCLR_DMA_DONE_INTCLR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_STAT
// Register Offset : 0x1000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_STAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1000<<0))
#define CE1_STAT_PKE_BUSY_FIELD_OFFSET 5
#define CE1_STAT_PKE_BUSY_FIELD_SIZE 1
#define CE1_STAT_GENKEY_BUSY_FIELD_OFFSET 4
#define CE1_STAT_GENKEY_BUSY_FIELD_SIZE 1
#define CE1_STAT_HASH_BUSY_FIELD_OFFSET 3
#define CE1_STAT_HASH_BUSY_FIELD_SIZE 1
#define CE1_STAT_CIPHER_BUSY_FIELD_OFFSET 2
#define CE1_STAT_CIPHER_BUSY_FIELD_SIZE 1
#define CE1_STAT_GETRNDNUM_BUSY_FIELD_OFFSET 1
#define CE1_STAT_GETRNDNUM_BUSY_FIELD_SIZE 1
#define CE1_STAT_DMA_BUSY_FIELD_OFFSET 0
#define CE1_STAT_DMA_BUSY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_STAT_PKE_BUSY    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_STAT_GENKEY_BUSY    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_STAT_HASH_BUSY    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_STAT_CIPHER_BUSY    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_STAT_GETRNDNUM_BUSY    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_STAT_DMA_BUSY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_ERRSTAT
// Register Offset : 0x1004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_ERRSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1004<<0))
#define CE1_ERRSTAT_SKC_ERR_STAT_FIELD_OFFSET 24
#define CE1_ERRSTAT_SKC_ERR_STAT_FIELD_SIZE 4
#define CE1_ERRSTAT_SSRAM_ERR_STAT_FIELD_OFFSET 19
#define CE1_ERRSTAT_SSRAM_ERR_STAT_FIELD_SIZE 1
#define CE1_ERRSTAT_DMA_ERR_STAT_FIELD_OFFSET 16
#define CE1_ERRSTAT_DMA_ERR_STAT_FIELD_SIZE 3
#define CE1_ERRSTAT_CIPHER_ERR_STAT_FIELD_OFFSET 8
#define CE1_ERRSTAT_CIPHER_ERR_STAT_FIELD_SIZE 6
#define CE1_ERRSTAT_HASH_ERR_STAT_FIELD_OFFSET 0
#define CE1_ERRSTAT_HASH_ERR_STAT_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_SKC_ERR_STAT_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_SKC_ERR_STAT_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_SKC_ERR_STAT_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_SKC_ERR_STAT_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_SSRAM_ERR_STAT    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_DMA_ERR_STAT_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_DMA_ERR_STAT_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_DMA_ERR_STAT_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_CIPHER_ERR_STAT_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_CIPHER_ERR_STAT_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_CIPHER_ERR_STAT_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_CIPHER_ERR_STAT_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_CIPHER_ERR_STAT_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_CIPHER_ERR_STAT_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_HASH_ERR_STAT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_HASH_ERR_STAT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_HASH_ERR_STAT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_ERRSTAT_HASH_ERR_STAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL
// Register Offset : 0x100c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x100c<<0))
#define CE1_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_OFFSET 31
#define CE1_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_SIZE 1
#define CE1_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_OFFSET 28
#define CE1_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_SIZE 2
#define CE1_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_OFFSET 25
#define CE1_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_SIZE 2
#define CE1_CIPHER_CTRL_AESMODE_FIELD_OFFSET 16
#define CE1_CIPHER_CTRL_AESMODE_FIELD_SIZE 9
#define CE1_CIPHER_CTRL_CIPHER_SAVE_FIELD_OFFSET 13
#define CE1_CIPHER_CTRL_CIPHER_SAVE_FIELD_SIZE 1
#define CE1_CIPHER_CTRL_CIPHER_LOAD_FIELD_OFFSET 12
#define CE1_CIPHER_CTRL_CIPHER_LOAD_FIELD_SIZE 1
#define CE1_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_OFFSET 11
#define CE1_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_SIZE 1
#define CE1_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_OFFSET 9
#define CE1_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_SIZE 2
#define CE1_CIPHER_CTRL_CIPHERMODE_FIELD_OFFSET 8
#define CE1_CIPHER_CTRL_CIPHERMODE_FIELD_SIZE 1
#define CE1_CIPHER_CTRL_CIPHER_GO_FIELD_OFFSET 0
#define CE1_CIPHER_CTRL_CIPHER_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_HEADER_SAVE    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_KEY2TYPE_1    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_KEY2TYPE_0    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_KEYTYPE_1    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_KEYTYPE_0    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_AESMODE_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_AESMODE_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_AESMODE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_AESMODE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_AESMODE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_AESMODE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_AESMODE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_AESMODE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_AESMODE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_SAVE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_LOAD    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_DECKEYCAL    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_KEYSIZE_1    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_KEYSIZE_0    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHERMODE    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_CTRL_CIPHER_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN
// Register Offset : 0x1010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1010<<0))
#define CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_OFFSET 0
#define CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR
// Register Offset : 0x1014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1014<<0))
#define CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_OFFSET 16
#define CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_SIZE 16
#define CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_OFFSET 0
#define CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR
// Register Offset : 0x1018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1018<<0))
#define CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_OFFSET 0
#define CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H
// Register Offset : 0x101c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x101c<<0))
#define CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_OFFSET 8
#define CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_SIZE 3
#define CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_OFFSET 0
#define CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR
// Register Offset : 0x1020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1020<<0))
#define CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_OFFSET 0
#define CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H
// Register Offset : 0x1024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1024<<0))
#define CE1_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_OFFSET 8
#define CE1_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_SIZE 3
#define CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_OFFSET 0
#define CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR
// Register Offset : 0x1028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1028<<0))
#define CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_OFFSET 16
#define CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_SIZE 16
#define CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_OFFSET 0
#define CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN
// Register Offset : 0x102c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x102c<<0))
#define CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_OFFSET 0
#define CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL
// Register Offset : 0x1030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1030<<0))
#define CE1_HASH_CTRL_HASH_HMAC_EN_FIELD_OFFSET 24
#define CE1_HASH_CTRL_HASH_HMAC_EN_FIELD_SIZE 1
#define CE1_HASH_CTRL_HASH_KEY_FIELD_OFFSET 19
#define CE1_HASH_CTRL_HASH_KEY_FIELD_SIZE 1
#define CE1_HASH_CTRL_HASH_INIT_SECURE_FIELD_OFFSET 18
#define CE1_HASH_CTRL_HASH_INIT_SECURE_FIELD_SIZE 1
#define CE1_HASH_CTRL_HASH_INIT_FIELD_OFFSET 17
#define CE1_HASH_CTRL_HASH_INIT_FIELD_SIZE 1
#define CE1_HASH_CTRL_HASH_SHAUPDATE_FIELD_OFFSET 16
#define CE1_HASH_CTRL_HASH_SHAUPDATE_FIELD_SIZE 1
#define CE1_HASH_CTRL_HASH_PADDINGEN_FIELD_OFFSET 15
#define CE1_HASH_CTRL_HASH_PADDINGEN_FIELD_SIZE 1
#define CE1_HASH_CTRL_HASH_MODE_FIELD_OFFSET 8
#define CE1_HASH_CTRL_HASH_MODE_FIELD_SIZE 7
#define CE1_HASH_CTRL_HASH_GO_FIELD_OFFSET 0
#define CE1_HASH_CTRL_HASH_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_HMAC_EN    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_KEY    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_INIT_SECURE    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_INIT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_SHAUPDATE    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_PADDINGEN    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_MODE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_MODE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_MODE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_MODE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_MODE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_MODE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_MODE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CTRL_HASH_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR
// Register Offset : 0x1034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1034<<0))
#define CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_OFFSET 16
#define CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_SIZE 16
#define CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_OFFSET 0
#define CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL
// Register Offset : 0x1038
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1038<<0))
#define CE1_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_OFFSET 16
#define CE1_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_SIZE 2
#define CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_OFFSET 0
#define CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN
// Register Offset : 0x103c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x103c<<0))
#define CE1_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_OFFSET 0
#define CE1_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_CALC_LEN_HASH_CALC_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR
// Register Offset : 0x1040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1040<<0))
#define CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_OFFSET 0
#define CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H
// Register Offset : 0x1044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1044<<0))
#define CE1_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_OFFSET 8
#define CE1_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_SIZE 3
#define CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_OFFSET 0
#define CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR
// Register Offset : 0x1048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1048<<0))
#define CE1_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_OFFSET 16
#define CE1_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_SIZE 3
#define CE1_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_OFFSET 0
#define CE1_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_TYPE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HASH_DST_ADDR_HASH_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_DMA_CTRL
// Register Offset : 0x1050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_DMA_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1050<<0))
#define CE1_DMA_CTRL_DMA_DONEINTEN_FIELD_OFFSET 10
#define CE1_DMA_CTRL_DMA_DONEINTEN_FIELD_SIZE 1
#define CE1_DMA_CTRL_DMA_CMDFIFO_FULL_FIELD_OFFSET 9
#define CE1_DMA_CTRL_DMA_CMDFIFO_FULL_FIELD_SIZE 1
#define CE1_DMA_CTRL_DMA_CMDFIFO_EMPTY_FIELD_OFFSET 8
#define CE1_DMA_CTRL_DMA_CMDFIFO_EMPTY_FIELD_SIZE 1
#define CE1_DMA_CTRL_DMA_GO_FIELD_OFFSET 0
#define CE1_DMA_CTRL_DMA_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_CTRL_DMA_DONEINTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_CTRL_DMA_CMDFIFO_FULL    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_CTRL_DMA_CMDFIFO_EMPTY    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_CTRL_DMA_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR
// Register Offset : 0x1054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1054<<0))
#define CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_OFFSET 0
#define CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H
// Register Offset : 0x1058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1058<<0))
#define CE1_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_OFFSET 8
#define CE1_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_SIZE 3
#define CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_OFFSET 0
#define CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR
// Register Offset : 0x105c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x105c<<0))
#define CE1_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_OFFSET 0
#define CE1_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_DMA_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H
// Register Offset : 0x1060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1060<<0))
#define CE1_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_OFFSET 8
#define CE1_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_SIZE 3
#define CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_OFFSET 0
#define CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_DMA_LEN
// Register Offset : 0x1064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_DMA_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1064<<0))
#define CE1_DMA_LEN_DMA_LEN_FIELD_OFFSET 0
#define CE1_DMA_LEN_DMA_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_DMA_LEN_DMA_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG
// Register Offset : 0x1080
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1080<<0))
#define CE1_PK_POINTERREG_PK_OPPTRN_FIELD_OFFSET 24
#define CE1_PK_POINTERREG_PK_OPPTRN_FIELD_SIZE 4
#define CE1_PK_POINTERREG_PK_OPPTRC_FIELD_OFFSET 16
#define CE1_PK_POINTERREG_PK_OPPTRC_FIELD_SIZE 4
#define CE1_PK_POINTERREG_PK_OPPTRB_FIELD_OFFSET 8
#define CE1_PK_POINTERREG_PK_OPPTRB_FIELD_SIZE 4
#define CE1_PK_POINTERREG_PK_OPPTRA_FIELD_OFFSET 0
#define CE1_PK_POINTERREG_PK_OPPTRA_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRN_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRN_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRN_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRN_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRC_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRC_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRC_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRC_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRB_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRB_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRB_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRB_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRA_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRA_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRA_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_POINTERREG_PK_OPPTRA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG
// Register Offset : 0x1084
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1084<<0))
#define CE1_PK_COMMANDREG_PK_CALCR2_FIELD_OFFSET 31
#define CE1_PK_COMMANDREG_PK_CALCR2_FIELD_SIZE 1
#define CE1_PK_COMMANDREG_PK_FLAGB_FIELD_OFFSET 30
#define CE1_PK_COMMANDREG_PK_FLAGB_FIELD_SIZE 1
#define CE1_PK_COMMANDREG_PK_FLAGA_FIELD_OFFSET 29
#define CE1_PK_COMMANDREG_PK_FLAGA_FIELD_SIZE 1
#define CE1_PK_COMMANDREG_PK_SWAP_FIELD_OFFSET 28
#define CE1_PK_COMMANDREG_PK_SWAP_FIELD_SIZE 1
#define CE1_PK_COMMANDREG_PK_BUFFER_FIELD_OFFSET 27
#define CE1_PK_COMMANDREG_PK_BUFFER_FIELD_SIZE 1
#define CE1_PK_COMMANDREG_PK_EDWARDS_FIELD_OFFSET 26
#define CE1_PK_COMMANDREG_PK_EDWARDS_FIELD_SIZE 1
#define CE1_PK_COMMANDREG_PK_RANDPROJ_FIELD_OFFSET 25
#define CE1_PK_COMMANDREG_PK_RANDPROJ_FIELD_SIZE 1
#define CE1_PK_COMMANDREG_PK_RANDKE_FIELD_OFFSET 24
#define CE1_PK_COMMANDREG_PK_RANDKE_FIELD_SIZE 1
#define CE1_PK_COMMANDREG_PK_SELCURVE_FIELD_OFFSET 20
#define CE1_PK_COMMANDREG_PK_SELCURVE_FIELD_SIZE 4
#define CE1_PK_COMMANDREG_PK_SIZE_FIELD_OFFSET 8
#define CE1_PK_COMMANDREG_PK_SIZE_FIELD_SIZE 11
#define CE1_PK_COMMANDREG_PK_FIELD_FIELD_OFFSET 7
#define CE1_PK_COMMANDREG_PK_FIELD_FIELD_SIZE 1
#define CE1_PK_COMMANDREG_PK_TYPE_FIELD_OFFSET 0
#define CE1_PK_COMMANDREG_PK_TYPE_FIELD_SIZE 7

#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_CALCR2    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_FLAGB    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_FLAGA    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SWAP    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_BUFFER    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_EDWARDS    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_RANDPROJ    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_RANDKE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SELCURVE_3    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SELCURVE_2    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SELCURVE_1    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SELCURVE_0    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_10    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_9    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_8    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_7    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_SIZE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_FIELD    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_TYPE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_TYPE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_TYPE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_TYPE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_TYPE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_TYPE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_COMMANDREG_PK_TYPE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_PKE_CTRL
// Register Offset : 0x1088
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_PKE_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1088<<0))
#define CE1_PKE_CTRL_PKE_SOFT_RST_FIELD_OFFSET 2
#define CE1_PKE_CTRL_PKE_SOFT_RST_FIELD_SIZE 1
#define CE1_PKE_CTRL_PK_CLRMEMAFTEROP_FIELD_OFFSET 1
#define CE1_PKE_CTRL_PK_CLRMEMAFTEROP_FIELD_SIZE 1
#define CE1_PKE_CTRL_PKE_GO_FIELD_OFFSET 0
#define CE1_PKE_CTRL_PKE_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_PKE_CTRL_PKE_SOFT_RST    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PKE_CTRL_PK_CLRMEMAFTEROP    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PKE_CTRL_PKE_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG
// Register Offset : 0x108c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x108c<<0))
#define CE1_PK_STATUSREG_PK_INTERRUPT_FIELD_OFFSET 17
#define CE1_PK_STATUSREG_PK_INTERRUPT_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_BUSY_FIELD_OFFSET 16
#define CE1_PK_STATUSREG_PK_BUSY_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_NOTQUADRATICRESIDUE_FIELD_OFFSET 13
#define CE1_PK_STATUSREG_PK_NOTQUADRATICRESIDUE_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_COMPOSITE_FIELD_OFFSET 12
#define CE1_PK_STATUSREG_PK_COMPOSITE_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_NOTINVERTIBLE_FIELD_OFFSET 11
#define CE1_PK_STATUSREG_PK_NOTINVERTIBLE_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_PARAM_AB_NOTVALID_FIELD_OFFSET 10
#define CE1_PK_STATUSREG_PK_PARAM_AB_NOTVALID_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_SIGNATURE_NOTVALID_FIELD_OFFSET 9
#define CE1_PK_STATUSREG_PK_SIGNATURE_NOTVALID_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_NOTIMPLEMENTED_FIELD_OFFSET 8
#define CE1_PK_STATUSREG_PK_NOTIMPLEMENTED_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_PARAM_N_NOTVALID_FIELD_OFFSET 7
#define CE1_PK_STATUSREG_PK_PARAM_N_NOTVALID_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_COUPLE_NOTVALID_FIELD_OFFSET 6
#define CE1_PK_STATUSREG_PK_COUPLE_NOTVALID_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_POINT_PX_ATINFINITY_FIELD_OFFSET 5
#define CE1_PK_STATUSREG_PK_POINT_PX_ATINFINITY_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_POINT_PX_NOTONCURVE_FIELD_OFFSET 4
#define CE1_PK_STATUSREG_PK_POINT_PX_NOTONCURVE_FIELD_SIZE 1
#define CE1_PK_STATUSREG_PK_FAIL_ADDRESS_FIELD_OFFSET 0
#define CE1_PK_STATUSREG_PK_FAIL_ADDRESS_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_INTERRUPT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_BUSY    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_NOTQUADRATICRESIDUE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_COMPOSITE    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_NOTINVERTIBLE    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_PARAM_AB_NOTVALID    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_SIGNATURE_NOTVALID    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_NOTIMPLEMENTED    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_PARAM_N_NOTVALID    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_COUPLE_NOTVALID    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_POINT_PX_ATINFINITY    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_POINT_PX_NOTONCURVE    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_FAIL_ADDRESS_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_FAIL_ADDRESS_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_FAIL_ADDRESS_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_STATUSREG_PK_FAIL_ADDRESS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_PK_TIMER
// Register Offset : 0x1094
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_PK_TIMER (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1094<<0))
#define CE1_PK_TIMER_PK_TIMER_FIELD_OFFSET 0
#define CE1_PK_TIMER_PK_TIMER_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_TIMER_PK_TIMER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG
// Register Offset : 0x1098
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1098<<0))
#define CE1_PK_HWCONFIGREG_PK_DISABLECM_FIELD_OFFSET 31
#define CE1_PK_HWCONFIGREG_PK_DISABLECM_FIELD_SIZE 1
#define CE1_PK_HWCONFIGREG_PK_25519_FIELD_OFFSET 24
#define CE1_PK_HWCONFIGREG_PK_25519_FIELD_SIZE 1
#define CE1_PK_HWCONFIGREG_PK_P192_FIELD_OFFSET 23
#define CE1_PK_HWCONFIGREG_PK_P192_FIELD_SIZE 1
#define CE1_PK_HWCONFIGREG_PK_P521_FIELD_OFFSET 22
#define CE1_PK_HWCONFIGREG_PK_P521_FIELD_SIZE 1
#define CE1_PK_HWCONFIGREG_PK_P384_FIELD_OFFSET 21
#define CE1_PK_HWCONFIGREG_PK_P384_FIELD_SIZE 1
#define CE1_PK_HWCONFIGREG_PK_P256_FIELD_OFFSET 20
#define CE1_PK_HWCONFIGREG_PK_P256_FIELD_SIZE 1
#define CE1_PK_HWCONFIGREG_PK_BINARYFIELD_FIELD_OFFSET 17
#define CE1_PK_HWCONFIGREG_PK_BINARYFIELD_FIELD_SIZE 1
#define CE1_PK_HWCONFIGREG_PK_PRIMEFIELD_FIELD_OFFSET 16
#define CE1_PK_HWCONFIGREG_PK_PRIMEFIELD_FIELD_SIZE 1
#define CE1_PK_HWCONFIGREG_PK_NBMULT_FIELD_OFFSET 12
#define CE1_PK_HWCONFIGREG_PK_NBMULT_FIELD_SIZE 4
#define CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_FIELD_OFFSET 0
#define CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_FIELD_SIZE 12

#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_DISABLECM    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_25519    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_P192    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_P521    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_P384    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_P256    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_BINARYFIELD    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_PRIMEFIELD    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_NBMULT_3    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_NBMULT_2    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_NBMULT_1    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_NBMULT_0    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL
// Register Offset : 0x109c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x109c<<0))
#define CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_FIELD_OFFSET 16
#define CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_FIELD_SIZE 16
#define CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_FIELD_OFFSET 0
#define CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR
// Register Offset : 0x10a0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x10a0<<0))
#define CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_FIELD_OFFSET 0
#define CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H
// Register Offset : 0x10a4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x10a4<<0))
#define CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_FIELD_OFFSET 8
#define CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_FIELD_SIZE 3
#define CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_FIELD_OFFSET 0
#define CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_TRNG_STATUS
// Register Offset : 0x1100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_TRNG_STATUS (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1100<<0))
#define CE1_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_OFFSET 1
#define CE1_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_SIZE 1
#define CE1_TRNG_STATUS_RNG_READY_FIELD_OFFSET 0
#define CE1_TRNG_STATUS_RNG_READY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_STATUS_RNG_SEQ_RUNNING    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_STATUS_RNG_READY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0
// Register Offset : 0x1104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1104<<0))
#define CE1_TRNG_NUM0_TRNG_NUM0_FIELD_OFFSET 0
#define CE1_TRNG_NUM0_TRNG_NUM0_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM0_TRNG_NUM0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1
// Register Offset : 0x1108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1108<<0))
#define CE1_TRNG_NUM1_TRNG_NUM1_FIELD_OFFSET 0
#define CE1_TRNG_NUM1_TRNG_NUM1_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_TRNG_NUM1_TRNG_NUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM
// Register Offset : 0x1114
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1114<<0))
#define CE1_HRNG_NUM_HRNG_NUM_FIELD_OFFSET 0
#define CE1_HRNG_NUM_HRNG_NUM_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_HRNG_NUM_HRNG_NUM_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_SKC_CTRL
// Register Offset : 0x1120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_SKC_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1120<<0))
#define CE1_SKC_CTRL_SKC_CMD_FIELD_OFFSET 8
#define CE1_SKC_CTRL_SKC_CMD_FIELD_SIZE 3
#define CE1_SKC_CTRL_SKC_GO_FIELD_OFFSET 0
#define CE1_SKC_CTRL_SKC_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_CTRL_SKC_CMD_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_CTRL_SKC_CMD_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_CTRL_SKC_CMD_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_CTRL_SKC_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR
// Register Offset : 0x1124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1124<<0))
#define CE1_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_OFFSET 24
#define CE1_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_SIZE 1
#define CE1_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_OFFSET 16
#define CE1_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_SIZE 7
#define CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_OFFSET 0
#define CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_SIZE 13

#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_SECURE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_SKC_KEYBLOB_CTRL
// Register Offset : 0x1128
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_SKC_KEYBLOB_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1128<<0))
#define CE1_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_OFFSET 0
#define CE1_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_INTEN
// Register Offset : 0x1140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_INTEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1140<<0))
#define CE1_INTEN_DMA_FIFOERROR_INTEN_FIELD_OFFSET 13
#define CE1_INTEN_DMA_FIFOERROR_INTEN_FIELD_SIZE 1
#define CE1_INTEN_PKE_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 12
#define CE1_INTEN_PKE_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE1_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 11
#define CE1_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE1_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 10
#define CE1_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE1_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 9
#define CE1_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE1_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 8
#define CE1_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE1_INTEN_PKE_DONE_INTEN_FIELD_OFFSET 4
#define CE1_INTEN_PKE_DONE_INTEN_FIELD_SIZE 1
#define CE1_INTEN_HASH_DONE_INTEN_FIELD_OFFSET 3
#define CE1_INTEN_HASH_DONE_INTEN_FIELD_SIZE 1
#define CE1_INTEN_CIPHER_DONE_INTEN_FIELD_OFFSET 2
#define CE1_INTEN_CIPHER_DONE_INTEN_FIELD_SIZE 1
#define CE1_INTEN_SKC_DONE_INTEN_FIELD_OFFSET 1
#define CE1_INTEN_SKC_DONE_INTEN_FIELD_SIZE 1
#define CE1_INTEN_DMA_DONE_INTEN_FIELD_OFFSET 0
#define CE1_INTEN_DMA_DONE_INTEN_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_DMA_FIFOERROR_INTEN    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_PKE_INTEGRITY_ERROR_INTEN    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_HASH_INTEGRITY_ERROR_INTEN    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_CIPHER_INTEGRITY_ERROR_INTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_SKC_INTEGRITY_ERROR_INTEN    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_DMA_INTEGRITY_ERROR_INTEN    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_PKE_DONE_INTEN    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_HASH_DONE_INTEN    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_CIPHER_DONE_INTEN    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_SKC_DONE_INTEN    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTEN_DMA_DONE_INTEN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_INTSTAT
// Register Offset : 0x1144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_INTSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1144<<0))
#define CE1_INTSTAT_DMA_FIFOERROR_INTSTAT_FIELD_OFFSET 13
#define CE1_INTSTAT_DMA_FIFOERROR_INTSTAT_FIELD_SIZE 1
#define CE1_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 12
#define CE1_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE1_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 11
#define CE1_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE1_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 10
#define CE1_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE1_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 9
#define CE1_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE1_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 8
#define CE1_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE1_INTSTAT_PKE_DONE_INTSTAT_FIELD_OFFSET 4
#define CE1_INTSTAT_PKE_DONE_INTSTAT_FIELD_SIZE 1
#define CE1_INTSTAT_HASH_DONE_INTSTAT_FIELD_OFFSET 3
#define CE1_INTSTAT_HASH_DONE_INTSTAT_FIELD_SIZE 1
#define CE1_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_OFFSET 2
#define CE1_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_SIZE 1
#define CE1_INTSTAT_SKC_DONE_INTSTAT_FIELD_OFFSET 1
#define CE1_INTSTAT_SKC_DONE_INTSTAT_FIELD_SIZE 1
#define CE1_INTSTAT_DMA_DONE_INTSTAT_FIELD_OFFSET 0
#define CE1_INTSTAT_DMA_DONE_INTSTAT_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_DMA_FIFOERROR_INTSTAT    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_PKE_DONE_INTSTAT    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_HASH_DONE_INTSTAT    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_CIPHER_DONE_INTSTAT    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_SKC_DONE_INTSTAT    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTSTAT_DMA_DONE_INTSTAT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE1_INTCLR
// Register Offset : 0x1148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE1_INTCLR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x1148<<0))
#define CE1_INTCLR_DMA_FIFOERROR_INTCLR_FIELD_OFFSET 13
#define CE1_INTCLR_DMA_FIFOERROR_INTCLR_FIELD_SIZE 1
#define CE1_INTCLR_PKE_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 12
#define CE1_INTCLR_PKE_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE1_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 11
#define CE1_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE1_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 10
#define CE1_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE1_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 9
#define CE1_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE1_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 8
#define CE1_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE1_INTCLR_PKE_DONE_INTCLR_FIELD_OFFSET 4
#define CE1_INTCLR_PKE_DONE_INTCLR_FIELD_SIZE 1
#define CE1_INTCLR_HASH_DONE_INTCLR_FIELD_OFFSET 3
#define CE1_INTCLR_HASH_DONE_INTCLR_FIELD_SIZE 1
#define CE1_INTCLR_CIPHER_DONE_INTCLR_FIELD_OFFSET 2
#define CE1_INTCLR_CIPHER_DONE_INTCLR_FIELD_SIZE 1
#define CE1_INTCLR_SKC_DONE_INTCLR_FIELD_OFFSET 1
#define CE1_INTCLR_SKC_DONE_INTCLR_FIELD_SIZE 1
#define CE1_INTCLR_DMA_DONE_INTCLR_FIELD_OFFSET 0
#define CE1_INTCLR_DMA_DONE_INTCLR_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_DMA_FIFOERROR_INTCLR    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_PKE_INTEGRITY_ERROR_INTCLR    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_HASH_INTEGRITY_ERROR_INTCLR    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_PKE_DONE_INTCLR    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_HASH_DONE_INTCLR    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_CIPHER_DONE_INTCLR    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_SKC_DONE_INTCLR    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE1_INTCLR_DMA_DONE_INTCLR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_STAT
// Register Offset : 0x2000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_STAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2000<<0))
#define CE2_STAT_PKE_BUSY_FIELD_OFFSET 5
#define CE2_STAT_PKE_BUSY_FIELD_SIZE 1
#define CE2_STAT_GENKEY_BUSY_FIELD_OFFSET 4
#define CE2_STAT_GENKEY_BUSY_FIELD_SIZE 1
#define CE2_STAT_HASH_BUSY_FIELD_OFFSET 3
#define CE2_STAT_HASH_BUSY_FIELD_SIZE 1
#define CE2_STAT_CIPHER_BUSY_FIELD_OFFSET 2
#define CE2_STAT_CIPHER_BUSY_FIELD_SIZE 1
#define CE2_STAT_GETRNDNUM_BUSY_FIELD_OFFSET 1
#define CE2_STAT_GETRNDNUM_BUSY_FIELD_SIZE 1
#define CE2_STAT_DMA_BUSY_FIELD_OFFSET 0
#define CE2_STAT_DMA_BUSY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_STAT_PKE_BUSY    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_STAT_GENKEY_BUSY    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_STAT_HASH_BUSY    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_STAT_CIPHER_BUSY    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_STAT_GETRNDNUM_BUSY    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_STAT_DMA_BUSY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_ERRSTAT
// Register Offset : 0x2004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_ERRSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2004<<0))
#define CE2_ERRSTAT_SKC_ERR_STAT_FIELD_OFFSET 24
#define CE2_ERRSTAT_SKC_ERR_STAT_FIELD_SIZE 4
#define CE2_ERRSTAT_SSRAM_ERR_STAT_FIELD_OFFSET 19
#define CE2_ERRSTAT_SSRAM_ERR_STAT_FIELD_SIZE 1
#define CE2_ERRSTAT_DMA_ERR_STAT_FIELD_OFFSET 16
#define CE2_ERRSTAT_DMA_ERR_STAT_FIELD_SIZE 3
#define CE2_ERRSTAT_CIPHER_ERR_STAT_FIELD_OFFSET 8
#define CE2_ERRSTAT_CIPHER_ERR_STAT_FIELD_SIZE 6
#define CE2_ERRSTAT_HASH_ERR_STAT_FIELD_OFFSET 0
#define CE2_ERRSTAT_HASH_ERR_STAT_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_SKC_ERR_STAT_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_SKC_ERR_STAT_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_SKC_ERR_STAT_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_SKC_ERR_STAT_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_SSRAM_ERR_STAT    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_DMA_ERR_STAT_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_DMA_ERR_STAT_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_DMA_ERR_STAT_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_CIPHER_ERR_STAT_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_CIPHER_ERR_STAT_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_CIPHER_ERR_STAT_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_CIPHER_ERR_STAT_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_CIPHER_ERR_STAT_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_CIPHER_ERR_STAT_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_HASH_ERR_STAT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_HASH_ERR_STAT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_HASH_ERR_STAT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_ERRSTAT_HASH_ERR_STAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL
// Register Offset : 0x200c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x200c<<0))
#define CE2_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_OFFSET 31
#define CE2_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_SIZE 1
#define CE2_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_OFFSET 28
#define CE2_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_SIZE 2
#define CE2_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_OFFSET 25
#define CE2_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_SIZE 2
#define CE2_CIPHER_CTRL_AESMODE_FIELD_OFFSET 16
#define CE2_CIPHER_CTRL_AESMODE_FIELD_SIZE 9
#define CE2_CIPHER_CTRL_CIPHER_SAVE_FIELD_OFFSET 13
#define CE2_CIPHER_CTRL_CIPHER_SAVE_FIELD_SIZE 1
#define CE2_CIPHER_CTRL_CIPHER_LOAD_FIELD_OFFSET 12
#define CE2_CIPHER_CTRL_CIPHER_LOAD_FIELD_SIZE 1
#define CE2_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_OFFSET 11
#define CE2_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_SIZE 1
#define CE2_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_OFFSET 9
#define CE2_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_SIZE 2
#define CE2_CIPHER_CTRL_CIPHERMODE_FIELD_OFFSET 8
#define CE2_CIPHER_CTRL_CIPHERMODE_FIELD_SIZE 1
#define CE2_CIPHER_CTRL_CIPHER_GO_FIELD_OFFSET 0
#define CE2_CIPHER_CTRL_CIPHER_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_HEADER_SAVE    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_KEY2TYPE_1    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_KEY2TYPE_0    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_KEYTYPE_1    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_KEYTYPE_0    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_AESMODE_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_AESMODE_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_AESMODE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_AESMODE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_AESMODE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_AESMODE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_AESMODE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_AESMODE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_AESMODE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_SAVE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_LOAD    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_DECKEYCAL    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_KEYSIZE_1    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_KEYSIZE_0    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHERMODE    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_CTRL_CIPHER_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN
// Register Offset : 0x2010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2010<<0))
#define CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_OFFSET 0
#define CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR
// Register Offset : 0x2014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2014<<0))
#define CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_OFFSET 16
#define CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_SIZE 16
#define CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_OFFSET 0
#define CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR
// Register Offset : 0x2018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2018<<0))
#define CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_OFFSET 0
#define CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H
// Register Offset : 0x201c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x201c<<0))
#define CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_OFFSET 8
#define CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_SIZE 3
#define CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_OFFSET 0
#define CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR
// Register Offset : 0x2020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2020<<0))
#define CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_OFFSET 0
#define CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H
// Register Offset : 0x2024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2024<<0))
#define CE2_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_OFFSET 8
#define CE2_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_SIZE 3
#define CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_OFFSET 0
#define CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR
// Register Offset : 0x2028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2028<<0))
#define CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_OFFSET 16
#define CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_SIZE 16
#define CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_OFFSET 0
#define CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN
// Register Offset : 0x202c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x202c<<0))
#define CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_OFFSET 0
#define CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL
// Register Offset : 0x2030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2030<<0))
#define CE2_HASH_CTRL_HASH_HMAC_EN_FIELD_OFFSET 24
#define CE2_HASH_CTRL_HASH_HMAC_EN_FIELD_SIZE 1
#define CE2_HASH_CTRL_HASH_KEY_FIELD_OFFSET 19
#define CE2_HASH_CTRL_HASH_KEY_FIELD_SIZE 1
#define CE2_HASH_CTRL_HASH_INIT_SECURE_FIELD_OFFSET 18
#define CE2_HASH_CTRL_HASH_INIT_SECURE_FIELD_SIZE 1
#define CE2_HASH_CTRL_HASH_INIT_FIELD_OFFSET 17
#define CE2_HASH_CTRL_HASH_INIT_FIELD_SIZE 1
#define CE2_HASH_CTRL_HASH_SHAUPDATE_FIELD_OFFSET 16
#define CE2_HASH_CTRL_HASH_SHAUPDATE_FIELD_SIZE 1
#define CE2_HASH_CTRL_HASH_PADDINGEN_FIELD_OFFSET 15
#define CE2_HASH_CTRL_HASH_PADDINGEN_FIELD_SIZE 1
#define CE2_HASH_CTRL_HASH_MODE_FIELD_OFFSET 8
#define CE2_HASH_CTRL_HASH_MODE_FIELD_SIZE 7
#define CE2_HASH_CTRL_HASH_GO_FIELD_OFFSET 0
#define CE2_HASH_CTRL_HASH_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_HMAC_EN    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_KEY    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_INIT_SECURE    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_INIT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_SHAUPDATE    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_PADDINGEN    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_MODE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_MODE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_MODE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_MODE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_MODE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_MODE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_MODE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CTRL_HASH_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR
// Register Offset : 0x2034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2034<<0))
#define CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_OFFSET 16
#define CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_SIZE 16
#define CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_OFFSET 0
#define CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL
// Register Offset : 0x2038
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2038<<0))
#define CE2_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_OFFSET 16
#define CE2_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_SIZE 2
#define CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_OFFSET 0
#define CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN
// Register Offset : 0x203c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x203c<<0))
#define CE2_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_OFFSET 0
#define CE2_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_CALC_LEN_HASH_CALC_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR
// Register Offset : 0x2040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2040<<0))
#define CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_OFFSET 0
#define CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H
// Register Offset : 0x2044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2044<<0))
#define CE2_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_OFFSET 8
#define CE2_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_SIZE 3
#define CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_OFFSET 0
#define CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR
// Register Offset : 0x2048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2048<<0))
#define CE2_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_OFFSET 16
#define CE2_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_SIZE 3
#define CE2_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_OFFSET 0
#define CE2_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_TYPE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HASH_DST_ADDR_HASH_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_DMA_CTRL
// Register Offset : 0x2050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_DMA_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2050<<0))
#define CE2_DMA_CTRL_DMA_DONEINTEN_FIELD_OFFSET 10
#define CE2_DMA_CTRL_DMA_DONEINTEN_FIELD_SIZE 1
#define CE2_DMA_CTRL_DMA_CMDFIFO_FULL_FIELD_OFFSET 9
#define CE2_DMA_CTRL_DMA_CMDFIFO_FULL_FIELD_SIZE 1
#define CE2_DMA_CTRL_DMA_CMDFIFO_EMPTY_FIELD_OFFSET 8
#define CE2_DMA_CTRL_DMA_CMDFIFO_EMPTY_FIELD_SIZE 1
#define CE2_DMA_CTRL_DMA_GO_FIELD_OFFSET 0
#define CE2_DMA_CTRL_DMA_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_CTRL_DMA_DONEINTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_CTRL_DMA_CMDFIFO_FULL    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_CTRL_DMA_CMDFIFO_EMPTY    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_CTRL_DMA_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR
// Register Offset : 0x2054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2054<<0))
#define CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_OFFSET 0
#define CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H
// Register Offset : 0x2058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2058<<0))
#define CE2_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_OFFSET 8
#define CE2_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_SIZE 3
#define CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_OFFSET 0
#define CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR
// Register Offset : 0x205c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x205c<<0))
#define CE2_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_OFFSET 0
#define CE2_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_DMA_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H
// Register Offset : 0x2060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2060<<0))
#define CE2_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_OFFSET 8
#define CE2_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_SIZE 3
#define CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_OFFSET 0
#define CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_DMA_LEN
// Register Offset : 0x2064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_DMA_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2064<<0))
#define CE2_DMA_LEN_DMA_LEN_FIELD_OFFSET 0
#define CE2_DMA_LEN_DMA_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_DMA_LEN_DMA_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG
// Register Offset : 0x2080
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2080<<0))
#define CE2_PK_POINTERREG_PK_OPPTRN_FIELD_OFFSET 24
#define CE2_PK_POINTERREG_PK_OPPTRN_FIELD_SIZE 4
#define CE2_PK_POINTERREG_PK_OPPTRC_FIELD_OFFSET 16
#define CE2_PK_POINTERREG_PK_OPPTRC_FIELD_SIZE 4
#define CE2_PK_POINTERREG_PK_OPPTRB_FIELD_OFFSET 8
#define CE2_PK_POINTERREG_PK_OPPTRB_FIELD_SIZE 4
#define CE2_PK_POINTERREG_PK_OPPTRA_FIELD_OFFSET 0
#define CE2_PK_POINTERREG_PK_OPPTRA_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRN_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRN_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRN_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRN_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRC_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRC_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRC_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRC_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRB_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRB_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRB_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRB_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRA_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRA_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRA_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_POINTERREG_PK_OPPTRA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG
// Register Offset : 0x2084
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2084<<0))
#define CE2_PK_COMMANDREG_PK_CALCR2_FIELD_OFFSET 31
#define CE2_PK_COMMANDREG_PK_CALCR2_FIELD_SIZE 1
#define CE2_PK_COMMANDREG_PK_FLAGB_FIELD_OFFSET 30
#define CE2_PK_COMMANDREG_PK_FLAGB_FIELD_SIZE 1
#define CE2_PK_COMMANDREG_PK_FLAGA_FIELD_OFFSET 29
#define CE2_PK_COMMANDREG_PK_FLAGA_FIELD_SIZE 1
#define CE2_PK_COMMANDREG_PK_SWAP_FIELD_OFFSET 28
#define CE2_PK_COMMANDREG_PK_SWAP_FIELD_SIZE 1
#define CE2_PK_COMMANDREG_PK_BUFFER_FIELD_OFFSET 27
#define CE2_PK_COMMANDREG_PK_BUFFER_FIELD_SIZE 1
#define CE2_PK_COMMANDREG_PK_EDWARDS_FIELD_OFFSET 26
#define CE2_PK_COMMANDREG_PK_EDWARDS_FIELD_SIZE 1
#define CE2_PK_COMMANDREG_PK_RANDPROJ_FIELD_OFFSET 25
#define CE2_PK_COMMANDREG_PK_RANDPROJ_FIELD_SIZE 1
#define CE2_PK_COMMANDREG_PK_RANDKE_FIELD_OFFSET 24
#define CE2_PK_COMMANDREG_PK_RANDKE_FIELD_SIZE 1
#define CE2_PK_COMMANDREG_PK_SELCURVE_FIELD_OFFSET 20
#define CE2_PK_COMMANDREG_PK_SELCURVE_FIELD_SIZE 4
#define CE2_PK_COMMANDREG_PK_SIZE_FIELD_OFFSET 8
#define CE2_PK_COMMANDREG_PK_SIZE_FIELD_SIZE 11
#define CE2_PK_COMMANDREG_PK_FIELD_FIELD_OFFSET 7
#define CE2_PK_COMMANDREG_PK_FIELD_FIELD_SIZE 1
#define CE2_PK_COMMANDREG_PK_TYPE_FIELD_OFFSET 0
#define CE2_PK_COMMANDREG_PK_TYPE_FIELD_SIZE 7

#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_CALCR2    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_FLAGB    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_FLAGA    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SWAP    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_BUFFER    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_EDWARDS    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_RANDPROJ    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_RANDKE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SELCURVE_3    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SELCURVE_2    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SELCURVE_1    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SELCURVE_0    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_10    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_9    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_8    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_7    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_SIZE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_FIELD    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_TYPE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_TYPE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_TYPE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_TYPE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_TYPE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_TYPE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_COMMANDREG_PK_TYPE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_PKE_CTRL
// Register Offset : 0x2088
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_PKE_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2088<<0))
#define CE2_PKE_CTRL_PKE_SOFT_RST_FIELD_OFFSET 2
#define CE2_PKE_CTRL_PKE_SOFT_RST_FIELD_SIZE 1
#define CE2_PKE_CTRL_PK_CLRMEMAFTEROP_FIELD_OFFSET 1
#define CE2_PKE_CTRL_PK_CLRMEMAFTEROP_FIELD_SIZE 1
#define CE2_PKE_CTRL_PKE_GO_FIELD_OFFSET 0
#define CE2_PKE_CTRL_PKE_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_PKE_CTRL_PKE_SOFT_RST    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PKE_CTRL_PK_CLRMEMAFTEROP    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PKE_CTRL_PKE_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG
// Register Offset : 0x208c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x208c<<0))
#define CE2_PK_STATUSREG_PK_INTERRUPT_FIELD_OFFSET 17
#define CE2_PK_STATUSREG_PK_INTERRUPT_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_BUSY_FIELD_OFFSET 16
#define CE2_PK_STATUSREG_PK_BUSY_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_NOTQUADRATICRESIDUE_FIELD_OFFSET 13
#define CE2_PK_STATUSREG_PK_NOTQUADRATICRESIDUE_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_COMPOSITE_FIELD_OFFSET 12
#define CE2_PK_STATUSREG_PK_COMPOSITE_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_NOTINVERTIBLE_FIELD_OFFSET 11
#define CE2_PK_STATUSREG_PK_NOTINVERTIBLE_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_PARAM_AB_NOTVALID_FIELD_OFFSET 10
#define CE2_PK_STATUSREG_PK_PARAM_AB_NOTVALID_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_SIGNATURE_NOTVALID_FIELD_OFFSET 9
#define CE2_PK_STATUSREG_PK_SIGNATURE_NOTVALID_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_NOTIMPLEMENTED_FIELD_OFFSET 8
#define CE2_PK_STATUSREG_PK_NOTIMPLEMENTED_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_PARAM_N_NOTVALID_FIELD_OFFSET 7
#define CE2_PK_STATUSREG_PK_PARAM_N_NOTVALID_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_COUPLE_NOTVALID_FIELD_OFFSET 6
#define CE2_PK_STATUSREG_PK_COUPLE_NOTVALID_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_POINT_PX_ATINFINITY_FIELD_OFFSET 5
#define CE2_PK_STATUSREG_PK_POINT_PX_ATINFINITY_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_POINT_PX_NOTONCURVE_FIELD_OFFSET 4
#define CE2_PK_STATUSREG_PK_POINT_PX_NOTONCURVE_FIELD_SIZE 1
#define CE2_PK_STATUSREG_PK_FAIL_ADDRESS_FIELD_OFFSET 0
#define CE2_PK_STATUSREG_PK_FAIL_ADDRESS_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_INTERRUPT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_BUSY    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_NOTQUADRATICRESIDUE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_COMPOSITE    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_NOTINVERTIBLE    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_PARAM_AB_NOTVALID    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_SIGNATURE_NOTVALID    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_NOTIMPLEMENTED    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_PARAM_N_NOTVALID    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_COUPLE_NOTVALID    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_POINT_PX_ATINFINITY    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_POINT_PX_NOTONCURVE    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_FAIL_ADDRESS_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_FAIL_ADDRESS_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_FAIL_ADDRESS_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_STATUSREG_PK_FAIL_ADDRESS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_PK_TIMER
// Register Offset : 0x2094
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_PK_TIMER (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2094<<0))
#define CE2_PK_TIMER_PK_TIMER_FIELD_OFFSET 0
#define CE2_PK_TIMER_PK_TIMER_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_TIMER_PK_TIMER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG
// Register Offset : 0x2098
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2098<<0))
#define CE2_PK_HWCONFIGREG_PK_DISABLECM_FIELD_OFFSET 31
#define CE2_PK_HWCONFIGREG_PK_DISABLECM_FIELD_SIZE 1
#define CE2_PK_HWCONFIGREG_PK_25519_FIELD_OFFSET 24
#define CE2_PK_HWCONFIGREG_PK_25519_FIELD_SIZE 1
#define CE2_PK_HWCONFIGREG_PK_P192_FIELD_OFFSET 23
#define CE2_PK_HWCONFIGREG_PK_P192_FIELD_SIZE 1
#define CE2_PK_HWCONFIGREG_PK_P521_FIELD_OFFSET 22
#define CE2_PK_HWCONFIGREG_PK_P521_FIELD_SIZE 1
#define CE2_PK_HWCONFIGREG_PK_P384_FIELD_OFFSET 21
#define CE2_PK_HWCONFIGREG_PK_P384_FIELD_SIZE 1
#define CE2_PK_HWCONFIGREG_PK_P256_FIELD_OFFSET 20
#define CE2_PK_HWCONFIGREG_PK_P256_FIELD_SIZE 1
#define CE2_PK_HWCONFIGREG_PK_BINARYFIELD_FIELD_OFFSET 17
#define CE2_PK_HWCONFIGREG_PK_BINARYFIELD_FIELD_SIZE 1
#define CE2_PK_HWCONFIGREG_PK_PRIMEFIELD_FIELD_OFFSET 16
#define CE2_PK_HWCONFIGREG_PK_PRIMEFIELD_FIELD_SIZE 1
#define CE2_PK_HWCONFIGREG_PK_NBMULT_FIELD_OFFSET 12
#define CE2_PK_HWCONFIGREG_PK_NBMULT_FIELD_SIZE 4
#define CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_FIELD_OFFSET 0
#define CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_FIELD_SIZE 12

#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_DISABLECM    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_25519    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_P192    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_P521    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_P384    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_P256    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_BINARYFIELD    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_PRIMEFIELD    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_NBMULT_3    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_NBMULT_2    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_NBMULT_1    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_NBMULT_0    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL
// Register Offset : 0x209c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x209c<<0))
#define CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_FIELD_OFFSET 16
#define CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_FIELD_SIZE 16
#define CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_FIELD_OFFSET 0
#define CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR
// Register Offset : 0x20a0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x20a0<<0))
#define CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_FIELD_OFFSET 0
#define CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H
// Register Offset : 0x20a4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x20a4<<0))
#define CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_FIELD_OFFSET 8
#define CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_FIELD_SIZE 3
#define CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_FIELD_OFFSET 0
#define CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_TRNG_STATUS
// Register Offset : 0x2100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_TRNG_STATUS (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2100<<0))
#define CE2_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_OFFSET 1
#define CE2_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_SIZE 1
#define CE2_TRNG_STATUS_RNG_READY_FIELD_OFFSET 0
#define CE2_TRNG_STATUS_RNG_READY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_STATUS_RNG_SEQ_RUNNING    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_STATUS_RNG_READY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0
// Register Offset : 0x2104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2104<<0))
#define CE2_TRNG_NUM0_TRNG_NUM0_FIELD_OFFSET 0
#define CE2_TRNG_NUM0_TRNG_NUM0_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM0_TRNG_NUM0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1
// Register Offset : 0x2108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2108<<0))
#define CE2_TRNG_NUM1_TRNG_NUM1_FIELD_OFFSET 0
#define CE2_TRNG_NUM1_TRNG_NUM1_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_TRNG_NUM1_TRNG_NUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM
// Register Offset : 0x2114
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2114<<0))
#define CE2_HRNG_NUM_HRNG_NUM_FIELD_OFFSET 0
#define CE2_HRNG_NUM_HRNG_NUM_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_HRNG_NUM_HRNG_NUM_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_SKC_CTRL
// Register Offset : 0x2120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_SKC_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2120<<0))
#define CE2_SKC_CTRL_SKC_CMD_FIELD_OFFSET 8
#define CE2_SKC_CTRL_SKC_CMD_FIELD_SIZE 3
#define CE2_SKC_CTRL_SKC_GO_FIELD_OFFSET 0
#define CE2_SKC_CTRL_SKC_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_CTRL_SKC_CMD_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_CTRL_SKC_CMD_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_CTRL_SKC_CMD_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_CTRL_SKC_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR
// Register Offset : 0x2124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2124<<0))
#define CE2_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_OFFSET 24
#define CE2_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_SIZE 1
#define CE2_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_OFFSET 16
#define CE2_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_SIZE 7
#define CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_OFFSET 0
#define CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_SIZE 13

#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_SECURE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_SKC_KEYBLOB_CTRL
// Register Offset : 0x2128
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_SKC_KEYBLOB_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2128<<0))
#define CE2_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_OFFSET 0
#define CE2_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_INTEN
// Register Offset : 0x2140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_INTEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2140<<0))
#define CE2_INTEN_DMA_FIFOERROR_INTEN_FIELD_OFFSET 13
#define CE2_INTEN_DMA_FIFOERROR_INTEN_FIELD_SIZE 1
#define CE2_INTEN_PKE_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 12
#define CE2_INTEN_PKE_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE2_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 11
#define CE2_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE2_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 10
#define CE2_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE2_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 9
#define CE2_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE2_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 8
#define CE2_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE2_INTEN_PKE_DONE_INTEN_FIELD_OFFSET 4
#define CE2_INTEN_PKE_DONE_INTEN_FIELD_SIZE 1
#define CE2_INTEN_HASH_DONE_INTEN_FIELD_OFFSET 3
#define CE2_INTEN_HASH_DONE_INTEN_FIELD_SIZE 1
#define CE2_INTEN_CIPHER_DONE_INTEN_FIELD_OFFSET 2
#define CE2_INTEN_CIPHER_DONE_INTEN_FIELD_SIZE 1
#define CE2_INTEN_SKC_DONE_INTEN_FIELD_OFFSET 1
#define CE2_INTEN_SKC_DONE_INTEN_FIELD_SIZE 1
#define CE2_INTEN_DMA_DONE_INTEN_FIELD_OFFSET 0
#define CE2_INTEN_DMA_DONE_INTEN_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_DMA_FIFOERROR_INTEN    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_PKE_INTEGRITY_ERROR_INTEN    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_HASH_INTEGRITY_ERROR_INTEN    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_CIPHER_INTEGRITY_ERROR_INTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_SKC_INTEGRITY_ERROR_INTEN    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_DMA_INTEGRITY_ERROR_INTEN    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_PKE_DONE_INTEN    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_HASH_DONE_INTEN    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_CIPHER_DONE_INTEN    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_SKC_DONE_INTEN    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTEN_DMA_DONE_INTEN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_INTSTAT
// Register Offset : 0x2144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_INTSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2144<<0))
#define CE2_INTSTAT_DMA_FIFOERROR_INTSTAT_FIELD_OFFSET 13
#define CE2_INTSTAT_DMA_FIFOERROR_INTSTAT_FIELD_SIZE 1
#define CE2_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 12
#define CE2_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE2_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 11
#define CE2_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE2_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 10
#define CE2_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE2_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 9
#define CE2_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE2_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 8
#define CE2_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE2_INTSTAT_PKE_DONE_INTSTAT_FIELD_OFFSET 4
#define CE2_INTSTAT_PKE_DONE_INTSTAT_FIELD_SIZE 1
#define CE2_INTSTAT_HASH_DONE_INTSTAT_FIELD_OFFSET 3
#define CE2_INTSTAT_HASH_DONE_INTSTAT_FIELD_SIZE 1
#define CE2_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_OFFSET 2
#define CE2_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_SIZE 1
#define CE2_INTSTAT_SKC_DONE_INTSTAT_FIELD_OFFSET 1
#define CE2_INTSTAT_SKC_DONE_INTSTAT_FIELD_SIZE 1
#define CE2_INTSTAT_DMA_DONE_INTSTAT_FIELD_OFFSET 0
#define CE2_INTSTAT_DMA_DONE_INTSTAT_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_DMA_FIFOERROR_INTSTAT    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_PKE_DONE_INTSTAT    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_HASH_DONE_INTSTAT    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_CIPHER_DONE_INTSTAT    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_SKC_DONE_INTSTAT    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTSTAT_DMA_DONE_INTSTAT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE2_INTCLR
// Register Offset : 0x2148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE2_INTCLR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x2148<<0))
#define CE2_INTCLR_DMA_FIFOERROR_INTCLR_FIELD_OFFSET 13
#define CE2_INTCLR_DMA_FIFOERROR_INTCLR_FIELD_SIZE 1
#define CE2_INTCLR_PKE_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 12
#define CE2_INTCLR_PKE_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE2_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 11
#define CE2_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE2_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 10
#define CE2_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE2_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 9
#define CE2_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE2_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 8
#define CE2_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE2_INTCLR_PKE_DONE_INTCLR_FIELD_OFFSET 4
#define CE2_INTCLR_PKE_DONE_INTCLR_FIELD_SIZE 1
#define CE2_INTCLR_HASH_DONE_INTCLR_FIELD_OFFSET 3
#define CE2_INTCLR_HASH_DONE_INTCLR_FIELD_SIZE 1
#define CE2_INTCLR_CIPHER_DONE_INTCLR_FIELD_OFFSET 2
#define CE2_INTCLR_CIPHER_DONE_INTCLR_FIELD_SIZE 1
#define CE2_INTCLR_SKC_DONE_INTCLR_FIELD_OFFSET 1
#define CE2_INTCLR_SKC_DONE_INTCLR_FIELD_SIZE 1
#define CE2_INTCLR_DMA_DONE_INTCLR_FIELD_OFFSET 0
#define CE2_INTCLR_DMA_DONE_INTCLR_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_DMA_FIFOERROR_INTCLR    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_PKE_INTEGRITY_ERROR_INTCLR    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_HASH_INTEGRITY_ERROR_INTCLR    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_PKE_DONE_INTCLR    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_HASH_DONE_INTCLR    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_CIPHER_DONE_INTCLR    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_SKC_DONE_INTCLR    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE2_INTCLR_DMA_DONE_INTCLR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_STAT
// Register Offset : 0x3000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_STAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3000<<0))
#define CE3_STAT_PKE_BUSY_FIELD_OFFSET 5
#define CE3_STAT_PKE_BUSY_FIELD_SIZE 1
#define CE3_STAT_GENKEY_BUSY_FIELD_OFFSET 4
#define CE3_STAT_GENKEY_BUSY_FIELD_SIZE 1
#define CE3_STAT_HASH_BUSY_FIELD_OFFSET 3
#define CE3_STAT_HASH_BUSY_FIELD_SIZE 1
#define CE3_STAT_CIPHER_BUSY_FIELD_OFFSET 2
#define CE3_STAT_CIPHER_BUSY_FIELD_SIZE 1
#define CE3_STAT_GETRNDNUM_BUSY_FIELD_OFFSET 1
#define CE3_STAT_GETRNDNUM_BUSY_FIELD_SIZE 1
#define CE3_STAT_DMA_BUSY_FIELD_OFFSET 0
#define CE3_STAT_DMA_BUSY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_STAT_PKE_BUSY    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_STAT_GENKEY_BUSY    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_STAT_HASH_BUSY    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_STAT_CIPHER_BUSY    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_STAT_GETRNDNUM_BUSY    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_STAT_DMA_BUSY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_ERRSTAT
// Register Offset : 0x3004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_ERRSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3004<<0))
#define CE3_ERRSTAT_SKC_ERR_STAT_FIELD_OFFSET 24
#define CE3_ERRSTAT_SKC_ERR_STAT_FIELD_SIZE 4
#define CE3_ERRSTAT_SSRAM_ERR_STAT_FIELD_OFFSET 19
#define CE3_ERRSTAT_SSRAM_ERR_STAT_FIELD_SIZE 1
#define CE3_ERRSTAT_DMA_ERR_STAT_FIELD_OFFSET 16
#define CE3_ERRSTAT_DMA_ERR_STAT_FIELD_SIZE 3
#define CE3_ERRSTAT_CIPHER_ERR_STAT_FIELD_OFFSET 8
#define CE3_ERRSTAT_CIPHER_ERR_STAT_FIELD_SIZE 6
#define CE3_ERRSTAT_HASH_ERR_STAT_FIELD_OFFSET 0
#define CE3_ERRSTAT_HASH_ERR_STAT_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_SKC_ERR_STAT_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_SKC_ERR_STAT_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_SKC_ERR_STAT_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_SKC_ERR_STAT_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_SSRAM_ERR_STAT    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_DMA_ERR_STAT_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_DMA_ERR_STAT_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_DMA_ERR_STAT_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_CIPHER_ERR_STAT_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_CIPHER_ERR_STAT_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_CIPHER_ERR_STAT_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_CIPHER_ERR_STAT_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_CIPHER_ERR_STAT_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_CIPHER_ERR_STAT_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_HASH_ERR_STAT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_HASH_ERR_STAT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_HASH_ERR_STAT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_ERRSTAT_HASH_ERR_STAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL
// Register Offset : 0x300c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x300c<<0))
#define CE3_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_OFFSET 31
#define CE3_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_SIZE 1
#define CE3_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_OFFSET 28
#define CE3_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_SIZE 2
#define CE3_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_OFFSET 25
#define CE3_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_SIZE 2
#define CE3_CIPHER_CTRL_AESMODE_FIELD_OFFSET 16
#define CE3_CIPHER_CTRL_AESMODE_FIELD_SIZE 9
#define CE3_CIPHER_CTRL_CIPHER_SAVE_FIELD_OFFSET 13
#define CE3_CIPHER_CTRL_CIPHER_SAVE_FIELD_SIZE 1
#define CE3_CIPHER_CTRL_CIPHER_LOAD_FIELD_OFFSET 12
#define CE3_CIPHER_CTRL_CIPHER_LOAD_FIELD_SIZE 1
#define CE3_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_OFFSET 11
#define CE3_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_SIZE 1
#define CE3_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_OFFSET 9
#define CE3_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_SIZE 2
#define CE3_CIPHER_CTRL_CIPHERMODE_FIELD_OFFSET 8
#define CE3_CIPHER_CTRL_CIPHERMODE_FIELD_SIZE 1
#define CE3_CIPHER_CTRL_CIPHER_GO_FIELD_OFFSET 0
#define CE3_CIPHER_CTRL_CIPHER_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_HEADER_SAVE    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_KEY2TYPE_1    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_KEY2TYPE_0    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_KEYTYPE_1    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_KEYTYPE_0    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_AESMODE_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_AESMODE_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_AESMODE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_AESMODE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_AESMODE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_AESMODE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_AESMODE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_AESMODE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_AESMODE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_SAVE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_LOAD    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_DECKEYCAL    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_KEYSIZE_1    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_KEYSIZE_0    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHERMODE    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_CTRL_CIPHER_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN
// Register Offset : 0x3010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3010<<0))
#define CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_OFFSET 0
#define CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR
// Register Offset : 0x3014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3014<<0))
#define CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_OFFSET 16
#define CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_SIZE 16
#define CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_OFFSET 0
#define CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR
// Register Offset : 0x3018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3018<<0))
#define CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_OFFSET 0
#define CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H
// Register Offset : 0x301c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x301c<<0))
#define CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_OFFSET 8
#define CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_SIZE 3
#define CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_OFFSET 0
#define CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR
// Register Offset : 0x3020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3020<<0))
#define CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_OFFSET 0
#define CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H
// Register Offset : 0x3024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3024<<0))
#define CE3_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_OFFSET 8
#define CE3_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_SIZE 3
#define CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_OFFSET 0
#define CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR
// Register Offset : 0x3028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3028<<0))
#define CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_OFFSET 16
#define CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_SIZE 16
#define CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_OFFSET 0
#define CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN
// Register Offset : 0x302c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x302c<<0))
#define CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_OFFSET 0
#define CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL
// Register Offset : 0x3030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3030<<0))
#define CE3_HASH_CTRL_HASH_HMAC_EN_FIELD_OFFSET 24
#define CE3_HASH_CTRL_HASH_HMAC_EN_FIELD_SIZE 1
#define CE3_HASH_CTRL_HASH_KEY_FIELD_OFFSET 19
#define CE3_HASH_CTRL_HASH_KEY_FIELD_SIZE 1
#define CE3_HASH_CTRL_HASH_INIT_SECURE_FIELD_OFFSET 18
#define CE3_HASH_CTRL_HASH_INIT_SECURE_FIELD_SIZE 1
#define CE3_HASH_CTRL_HASH_INIT_FIELD_OFFSET 17
#define CE3_HASH_CTRL_HASH_INIT_FIELD_SIZE 1
#define CE3_HASH_CTRL_HASH_SHAUPDATE_FIELD_OFFSET 16
#define CE3_HASH_CTRL_HASH_SHAUPDATE_FIELD_SIZE 1
#define CE3_HASH_CTRL_HASH_PADDINGEN_FIELD_OFFSET 15
#define CE3_HASH_CTRL_HASH_PADDINGEN_FIELD_SIZE 1
#define CE3_HASH_CTRL_HASH_MODE_FIELD_OFFSET 8
#define CE3_HASH_CTRL_HASH_MODE_FIELD_SIZE 7
#define CE3_HASH_CTRL_HASH_GO_FIELD_OFFSET 0
#define CE3_HASH_CTRL_HASH_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_HMAC_EN    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_KEY    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_INIT_SECURE    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_INIT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_SHAUPDATE    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_PADDINGEN    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_MODE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_MODE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_MODE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_MODE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_MODE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_MODE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_MODE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CTRL_HASH_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR
// Register Offset : 0x3034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3034<<0))
#define CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_OFFSET 16
#define CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_SIZE 16
#define CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_OFFSET 0
#define CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL
// Register Offset : 0x3038
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3038<<0))
#define CE3_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_OFFSET 16
#define CE3_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_SIZE 2
#define CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_OFFSET 0
#define CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN
// Register Offset : 0x303c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x303c<<0))
#define CE3_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_OFFSET 0
#define CE3_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_CALC_LEN_HASH_CALC_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR
// Register Offset : 0x3040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3040<<0))
#define CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_OFFSET 0
#define CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H
// Register Offset : 0x3044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3044<<0))
#define CE3_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_OFFSET 8
#define CE3_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_SIZE 3
#define CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_OFFSET 0
#define CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR
// Register Offset : 0x3048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3048<<0))
#define CE3_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_OFFSET 16
#define CE3_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_SIZE 3
#define CE3_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_OFFSET 0
#define CE3_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_TYPE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HASH_DST_ADDR_HASH_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_DMA_CTRL
// Register Offset : 0x3050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_DMA_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3050<<0))
#define CE3_DMA_CTRL_DMA_DONEINTEN_FIELD_OFFSET 10
#define CE3_DMA_CTRL_DMA_DONEINTEN_FIELD_SIZE 1
#define CE3_DMA_CTRL_DMA_CMDFIFO_FULL_FIELD_OFFSET 9
#define CE3_DMA_CTRL_DMA_CMDFIFO_FULL_FIELD_SIZE 1
#define CE3_DMA_CTRL_DMA_CMDFIFO_EMPTY_FIELD_OFFSET 8
#define CE3_DMA_CTRL_DMA_CMDFIFO_EMPTY_FIELD_SIZE 1
#define CE3_DMA_CTRL_DMA_GO_FIELD_OFFSET 0
#define CE3_DMA_CTRL_DMA_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_CTRL_DMA_DONEINTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_CTRL_DMA_CMDFIFO_FULL    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_CTRL_DMA_CMDFIFO_EMPTY    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_CTRL_DMA_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR
// Register Offset : 0x3054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3054<<0))
#define CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_OFFSET 0
#define CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H
// Register Offset : 0x3058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3058<<0))
#define CE3_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_OFFSET 8
#define CE3_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_SIZE 3
#define CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_OFFSET 0
#define CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR
// Register Offset : 0x305c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x305c<<0))
#define CE3_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_OFFSET 0
#define CE3_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_DMA_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H
// Register Offset : 0x3060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3060<<0))
#define CE3_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_OFFSET 8
#define CE3_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_SIZE 3
#define CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_OFFSET 0
#define CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_DMA_LEN
// Register Offset : 0x3064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_DMA_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3064<<0))
#define CE3_DMA_LEN_DMA_LEN_FIELD_OFFSET 0
#define CE3_DMA_LEN_DMA_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_DMA_LEN_DMA_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG
// Register Offset : 0x3080
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3080<<0))
#define CE3_PK_POINTERREG_PK_OPPTRN_FIELD_OFFSET 24
#define CE3_PK_POINTERREG_PK_OPPTRN_FIELD_SIZE 4
#define CE3_PK_POINTERREG_PK_OPPTRC_FIELD_OFFSET 16
#define CE3_PK_POINTERREG_PK_OPPTRC_FIELD_SIZE 4
#define CE3_PK_POINTERREG_PK_OPPTRB_FIELD_OFFSET 8
#define CE3_PK_POINTERREG_PK_OPPTRB_FIELD_SIZE 4
#define CE3_PK_POINTERREG_PK_OPPTRA_FIELD_OFFSET 0
#define CE3_PK_POINTERREG_PK_OPPTRA_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRN_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRN_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRN_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRN_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRC_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRC_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRC_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRC_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRB_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRB_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRB_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRB_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRA_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRA_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRA_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_POINTERREG_PK_OPPTRA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG
// Register Offset : 0x3084
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3084<<0))
#define CE3_PK_COMMANDREG_PK_CALCR2_FIELD_OFFSET 31
#define CE3_PK_COMMANDREG_PK_CALCR2_FIELD_SIZE 1
#define CE3_PK_COMMANDREG_PK_FLAGB_FIELD_OFFSET 30
#define CE3_PK_COMMANDREG_PK_FLAGB_FIELD_SIZE 1
#define CE3_PK_COMMANDREG_PK_FLAGA_FIELD_OFFSET 29
#define CE3_PK_COMMANDREG_PK_FLAGA_FIELD_SIZE 1
#define CE3_PK_COMMANDREG_PK_SWAP_FIELD_OFFSET 28
#define CE3_PK_COMMANDREG_PK_SWAP_FIELD_SIZE 1
#define CE3_PK_COMMANDREG_PK_BUFFER_FIELD_OFFSET 27
#define CE3_PK_COMMANDREG_PK_BUFFER_FIELD_SIZE 1
#define CE3_PK_COMMANDREG_PK_EDWARDS_FIELD_OFFSET 26
#define CE3_PK_COMMANDREG_PK_EDWARDS_FIELD_SIZE 1
#define CE3_PK_COMMANDREG_PK_RANDPROJ_FIELD_OFFSET 25
#define CE3_PK_COMMANDREG_PK_RANDPROJ_FIELD_SIZE 1
#define CE3_PK_COMMANDREG_PK_RANDKE_FIELD_OFFSET 24
#define CE3_PK_COMMANDREG_PK_RANDKE_FIELD_SIZE 1
#define CE3_PK_COMMANDREG_PK_SELCURVE_FIELD_OFFSET 20
#define CE3_PK_COMMANDREG_PK_SELCURVE_FIELD_SIZE 4
#define CE3_PK_COMMANDREG_PK_SIZE_FIELD_OFFSET 8
#define CE3_PK_COMMANDREG_PK_SIZE_FIELD_SIZE 11
#define CE3_PK_COMMANDREG_PK_FIELD_FIELD_OFFSET 7
#define CE3_PK_COMMANDREG_PK_FIELD_FIELD_SIZE 1
#define CE3_PK_COMMANDREG_PK_TYPE_FIELD_OFFSET 0
#define CE3_PK_COMMANDREG_PK_TYPE_FIELD_SIZE 7

#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_CALCR2    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_FLAGB    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_FLAGA    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SWAP    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_BUFFER    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_EDWARDS    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_RANDPROJ    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_RANDKE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SELCURVE_3    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SELCURVE_2    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SELCURVE_1    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SELCURVE_0    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_10    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_9    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_8    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_7    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_SIZE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_FIELD    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_TYPE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_TYPE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_TYPE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_TYPE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_TYPE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_TYPE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_COMMANDREG_PK_TYPE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_PKE_CTRL
// Register Offset : 0x3088
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_PKE_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3088<<0))
#define CE3_PKE_CTRL_PKE_SOFT_RST_FIELD_OFFSET 2
#define CE3_PKE_CTRL_PKE_SOFT_RST_FIELD_SIZE 1
#define CE3_PKE_CTRL_PK_CLRMEMAFTEROP_FIELD_OFFSET 1
#define CE3_PKE_CTRL_PK_CLRMEMAFTEROP_FIELD_SIZE 1
#define CE3_PKE_CTRL_PKE_GO_FIELD_OFFSET 0
#define CE3_PKE_CTRL_PKE_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_PKE_CTRL_PKE_SOFT_RST    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PKE_CTRL_PK_CLRMEMAFTEROP    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PKE_CTRL_PKE_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG
// Register Offset : 0x308c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x308c<<0))
#define CE3_PK_STATUSREG_PK_INTERRUPT_FIELD_OFFSET 17
#define CE3_PK_STATUSREG_PK_INTERRUPT_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_BUSY_FIELD_OFFSET 16
#define CE3_PK_STATUSREG_PK_BUSY_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_NOTQUADRATICRESIDUE_FIELD_OFFSET 13
#define CE3_PK_STATUSREG_PK_NOTQUADRATICRESIDUE_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_COMPOSITE_FIELD_OFFSET 12
#define CE3_PK_STATUSREG_PK_COMPOSITE_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_NOTINVERTIBLE_FIELD_OFFSET 11
#define CE3_PK_STATUSREG_PK_NOTINVERTIBLE_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_PARAM_AB_NOTVALID_FIELD_OFFSET 10
#define CE3_PK_STATUSREG_PK_PARAM_AB_NOTVALID_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_SIGNATURE_NOTVALID_FIELD_OFFSET 9
#define CE3_PK_STATUSREG_PK_SIGNATURE_NOTVALID_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_NOTIMPLEMENTED_FIELD_OFFSET 8
#define CE3_PK_STATUSREG_PK_NOTIMPLEMENTED_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_PARAM_N_NOTVALID_FIELD_OFFSET 7
#define CE3_PK_STATUSREG_PK_PARAM_N_NOTVALID_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_COUPLE_NOTVALID_FIELD_OFFSET 6
#define CE3_PK_STATUSREG_PK_COUPLE_NOTVALID_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_POINT_PX_ATINFINITY_FIELD_OFFSET 5
#define CE3_PK_STATUSREG_PK_POINT_PX_ATINFINITY_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_POINT_PX_NOTONCURVE_FIELD_OFFSET 4
#define CE3_PK_STATUSREG_PK_POINT_PX_NOTONCURVE_FIELD_SIZE 1
#define CE3_PK_STATUSREG_PK_FAIL_ADDRESS_FIELD_OFFSET 0
#define CE3_PK_STATUSREG_PK_FAIL_ADDRESS_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_INTERRUPT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_BUSY    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_NOTQUADRATICRESIDUE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_COMPOSITE    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_NOTINVERTIBLE    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_PARAM_AB_NOTVALID    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_SIGNATURE_NOTVALID    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_NOTIMPLEMENTED    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_PARAM_N_NOTVALID    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_COUPLE_NOTVALID    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_POINT_PX_ATINFINITY    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_POINT_PX_NOTONCURVE    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_FAIL_ADDRESS_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_FAIL_ADDRESS_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_FAIL_ADDRESS_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_STATUSREG_PK_FAIL_ADDRESS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_PK_TIMER
// Register Offset : 0x3094
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_PK_TIMER (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3094<<0))
#define CE3_PK_TIMER_PK_TIMER_FIELD_OFFSET 0
#define CE3_PK_TIMER_PK_TIMER_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_TIMER_PK_TIMER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG
// Register Offset : 0x3098
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3098<<0))
#define CE3_PK_HWCONFIGREG_PK_DISABLECM_FIELD_OFFSET 31
#define CE3_PK_HWCONFIGREG_PK_DISABLECM_FIELD_SIZE 1
#define CE3_PK_HWCONFIGREG_PK_25519_FIELD_OFFSET 24
#define CE3_PK_HWCONFIGREG_PK_25519_FIELD_SIZE 1
#define CE3_PK_HWCONFIGREG_PK_P192_FIELD_OFFSET 23
#define CE3_PK_HWCONFIGREG_PK_P192_FIELD_SIZE 1
#define CE3_PK_HWCONFIGREG_PK_P521_FIELD_OFFSET 22
#define CE3_PK_HWCONFIGREG_PK_P521_FIELD_SIZE 1
#define CE3_PK_HWCONFIGREG_PK_P384_FIELD_OFFSET 21
#define CE3_PK_HWCONFIGREG_PK_P384_FIELD_SIZE 1
#define CE3_PK_HWCONFIGREG_PK_P256_FIELD_OFFSET 20
#define CE3_PK_HWCONFIGREG_PK_P256_FIELD_SIZE 1
#define CE3_PK_HWCONFIGREG_PK_BINARYFIELD_FIELD_OFFSET 17
#define CE3_PK_HWCONFIGREG_PK_BINARYFIELD_FIELD_SIZE 1
#define CE3_PK_HWCONFIGREG_PK_PRIMEFIELD_FIELD_OFFSET 16
#define CE3_PK_HWCONFIGREG_PK_PRIMEFIELD_FIELD_SIZE 1
#define CE3_PK_HWCONFIGREG_PK_NBMULT_FIELD_OFFSET 12
#define CE3_PK_HWCONFIGREG_PK_NBMULT_FIELD_SIZE 4
#define CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_FIELD_OFFSET 0
#define CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_FIELD_SIZE 12

#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_DISABLECM    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_25519    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_P192    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_P521    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_P384    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_P256    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_BINARYFIELD    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_PRIMEFIELD    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_NBMULT_3    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_NBMULT_2    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_NBMULT_1    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_NBMULT_0    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL
// Register Offset : 0x309c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x309c<<0))
#define CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_FIELD_OFFSET 16
#define CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_FIELD_SIZE 16
#define CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_FIELD_OFFSET 0
#define CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR
// Register Offset : 0x30a0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x30a0<<0))
#define CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_FIELD_OFFSET 0
#define CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H
// Register Offset : 0x30a4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x30a4<<0))
#define CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_FIELD_OFFSET 8
#define CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_FIELD_SIZE 3
#define CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_FIELD_OFFSET 0
#define CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_TRNG_STATUS
// Register Offset : 0x3100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_TRNG_STATUS (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3100<<0))
#define CE3_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_OFFSET 1
#define CE3_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_SIZE 1
#define CE3_TRNG_STATUS_RNG_READY_FIELD_OFFSET 0
#define CE3_TRNG_STATUS_RNG_READY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_STATUS_RNG_SEQ_RUNNING    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_STATUS_RNG_READY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0
// Register Offset : 0x3104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3104<<0))
#define CE3_TRNG_NUM0_TRNG_NUM0_FIELD_OFFSET 0
#define CE3_TRNG_NUM0_TRNG_NUM0_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM0_TRNG_NUM0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1
// Register Offset : 0x3108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3108<<0))
#define CE3_TRNG_NUM1_TRNG_NUM1_FIELD_OFFSET 0
#define CE3_TRNG_NUM1_TRNG_NUM1_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_TRNG_NUM1_TRNG_NUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM
// Register Offset : 0x3114
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3114<<0))
#define CE3_HRNG_NUM_HRNG_NUM_FIELD_OFFSET 0
#define CE3_HRNG_NUM_HRNG_NUM_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_HRNG_NUM_HRNG_NUM_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_SKC_CTRL
// Register Offset : 0x3120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_SKC_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3120<<0))
#define CE3_SKC_CTRL_SKC_CMD_FIELD_OFFSET 8
#define CE3_SKC_CTRL_SKC_CMD_FIELD_SIZE 3
#define CE3_SKC_CTRL_SKC_GO_FIELD_OFFSET 0
#define CE3_SKC_CTRL_SKC_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_CTRL_SKC_CMD_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_CTRL_SKC_CMD_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_CTRL_SKC_CMD_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_CTRL_SKC_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR
// Register Offset : 0x3124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3124<<0))
#define CE3_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_OFFSET 24
#define CE3_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_SIZE 1
#define CE3_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_OFFSET 16
#define CE3_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_SIZE 7
#define CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_OFFSET 0
#define CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_SIZE 13

#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_SECURE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_SKC_KEYBLOB_CTRL
// Register Offset : 0x3128
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_SKC_KEYBLOB_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3128<<0))
#define CE3_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_OFFSET 0
#define CE3_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_INTEN
// Register Offset : 0x3140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_INTEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3140<<0))
#define CE3_INTEN_DMA_FIFOERROR_INTEN_FIELD_OFFSET 13
#define CE3_INTEN_DMA_FIFOERROR_INTEN_FIELD_SIZE 1
#define CE3_INTEN_PKE_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 12
#define CE3_INTEN_PKE_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE3_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 11
#define CE3_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE3_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 10
#define CE3_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE3_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 9
#define CE3_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE3_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 8
#define CE3_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE3_INTEN_PKE_DONE_INTEN_FIELD_OFFSET 4
#define CE3_INTEN_PKE_DONE_INTEN_FIELD_SIZE 1
#define CE3_INTEN_HASH_DONE_INTEN_FIELD_OFFSET 3
#define CE3_INTEN_HASH_DONE_INTEN_FIELD_SIZE 1
#define CE3_INTEN_CIPHER_DONE_INTEN_FIELD_OFFSET 2
#define CE3_INTEN_CIPHER_DONE_INTEN_FIELD_SIZE 1
#define CE3_INTEN_SKC_DONE_INTEN_FIELD_OFFSET 1
#define CE3_INTEN_SKC_DONE_INTEN_FIELD_SIZE 1
#define CE3_INTEN_DMA_DONE_INTEN_FIELD_OFFSET 0
#define CE3_INTEN_DMA_DONE_INTEN_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_DMA_FIFOERROR_INTEN    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_PKE_INTEGRITY_ERROR_INTEN    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_HASH_INTEGRITY_ERROR_INTEN    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_CIPHER_INTEGRITY_ERROR_INTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_SKC_INTEGRITY_ERROR_INTEN    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_DMA_INTEGRITY_ERROR_INTEN    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_PKE_DONE_INTEN    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_HASH_DONE_INTEN    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_CIPHER_DONE_INTEN    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_SKC_DONE_INTEN    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTEN_DMA_DONE_INTEN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_INTSTAT
// Register Offset : 0x3144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_INTSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3144<<0))
#define CE3_INTSTAT_DMA_FIFOERROR_INTSTAT_FIELD_OFFSET 13
#define CE3_INTSTAT_DMA_FIFOERROR_INTSTAT_FIELD_SIZE 1
#define CE3_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 12
#define CE3_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE3_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 11
#define CE3_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE3_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 10
#define CE3_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE3_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 9
#define CE3_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE3_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 8
#define CE3_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE3_INTSTAT_PKE_DONE_INTSTAT_FIELD_OFFSET 4
#define CE3_INTSTAT_PKE_DONE_INTSTAT_FIELD_SIZE 1
#define CE3_INTSTAT_HASH_DONE_INTSTAT_FIELD_OFFSET 3
#define CE3_INTSTAT_HASH_DONE_INTSTAT_FIELD_SIZE 1
#define CE3_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_OFFSET 2
#define CE3_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_SIZE 1
#define CE3_INTSTAT_SKC_DONE_INTSTAT_FIELD_OFFSET 1
#define CE3_INTSTAT_SKC_DONE_INTSTAT_FIELD_SIZE 1
#define CE3_INTSTAT_DMA_DONE_INTSTAT_FIELD_OFFSET 0
#define CE3_INTSTAT_DMA_DONE_INTSTAT_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_DMA_FIFOERROR_INTSTAT    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_PKE_DONE_INTSTAT    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_HASH_DONE_INTSTAT    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_CIPHER_DONE_INTSTAT    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_SKC_DONE_INTSTAT    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTSTAT_DMA_DONE_INTSTAT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE3_INTCLR
// Register Offset : 0x3148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE3_INTCLR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x3148<<0))
#define CE3_INTCLR_DMA_FIFOERROR_INTCLR_FIELD_OFFSET 13
#define CE3_INTCLR_DMA_FIFOERROR_INTCLR_FIELD_SIZE 1
#define CE3_INTCLR_PKE_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 12
#define CE3_INTCLR_PKE_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE3_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 11
#define CE3_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE3_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 10
#define CE3_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE3_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 9
#define CE3_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE3_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 8
#define CE3_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE3_INTCLR_PKE_DONE_INTCLR_FIELD_OFFSET 4
#define CE3_INTCLR_PKE_DONE_INTCLR_FIELD_SIZE 1
#define CE3_INTCLR_HASH_DONE_INTCLR_FIELD_OFFSET 3
#define CE3_INTCLR_HASH_DONE_INTCLR_FIELD_SIZE 1
#define CE3_INTCLR_CIPHER_DONE_INTCLR_FIELD_OFFSET 2
#define CE3_INTCLR_CIPHER_DONE_INTCLR_FIELD_SIZE 1
#define CE3_INTCLR_SKC_DONE_INTCLR_FIELD_OFFSET 1
#define CE3_INTCLR_SKC_DONE_INTCLR_FIELD_SIZE 1
#define CE3_INTCLR_DMA_DONE_INTCLR_FIELD_OFFSET 0
#define CE3_INTCLR_DMA_DONE_INTCLR_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_DMA_FIFOERROR_INTCLR    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_PKE_INTEGRITY_ERROR_INTCLR    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_HASH_INTEGRITY_ERROR_INTCLR    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_PKE_DONE_INTCLR    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_HASH_DONE_INTCLR    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_CIPHER_DONE_INTCLR    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_SKC_DONE_INTCLR    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE3_INTCLR_DMA_DONE_INTCLR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_STAT
// Register Offset : 0x4000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_STAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4000<<0))
#define CE4_STAT_GENKEY_BUSY_FIELD_OFFSET 4
#define CE4_STAT_GENKEY_BUSY_FIELD_SIZE 1
#define CE4_STAT_HASH_BUSY_FIELD_OFFSET 3
#define CE4_STAT_HASH_BUSY_FIELD_SIZE 1
#define CE4_STAT_CIPHER_BUSY_FIELD_OFFSET 2
#define CE4_STAT_CIPHER_BUSY_FIELD_SIZE 1
#define CE4_STAT_GETRNDNUM_BUSY_FIELD_OFFSET 1
#define CE4_STAT_GETRNDNUM_BUSY_FIELD_SIZE 1
#define CE4_STAT_DMA_BUSY_FIELD_OFFSET 0
#define CE4_STAT_DMA_BUSY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE4_STAT_GENKEY_BUSY    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_STAT_HASH_BUSY    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_STAT_CIPHER_BUSY    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_STAT_GETRNDNUM_BUSY    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_STAT_DMA_BUSY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_ERRSTAT
// Register Offset : 0x4004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_ERRSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4004<<0))
#define CE4_ERRSTAT_SKC_ERR_STAT_FIELD_OFFSET 24
#define CE4_ERRSTAT_SKC_ERR_STAT_FIELD_SIZE 4
#define CE4_ERRSTAT_SSRAM_ERR_STAT_FIELD_OFFSET 19
#define CE4_ERRSTAT_SSRAM_ERR_STAT_FIELD_SIZE 1
#define CE4_ERRSTAT_DMA_ERR_STAT_FIELD_OFFSET 16
#define CE4_ERRSTAT_DMA_ERR_STAT_FIELD_SIZE 3
#define CE4_ERRSTAT_CIPHER_ERR_STAT_FIELD_OFFSET 8
#define CE4_ERRSTAT_CIPHER_ERR_STAT_FIELD_SIZE 6
#define CE4_ERRSTAT_HASH_ERR_STAT_FIELD_OFFSET 0
#define CE4_ERRSTAT_HASH_ERR_STAT_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_SKC_ERR_STAT_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_SKC_ERR_STAT_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_SKC_ERR_STAT_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_SKC_ERR_STAT_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_SSRAM_ERR_STAT    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_DMA_ERR_STAT_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_DMA_ERR_STAT_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_DMA_ERR_STAT_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_CIPHER_ERR_STAT_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_CIPHER_ERR_STAT_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_CIPHER_ERR_STAT_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_CIPHER_ERR_STAT_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_CIPHER_ERR_STAT_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_CIPHER_ERR_STAT_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_HASH_ERR_STAT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_HASH_ERR_STAT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_HASH_ERR_STAT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_ERRSTAT_HASH_ERR_STAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL
// Register Offset : 0x400c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x400c<<0))
#define CE4_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_OFFSET 31
#define CE4_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_SIZE 1
#define CE4_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_OFFSET 28
#define CE4_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_SIZE 2
#define CE4_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_OFFSET 25
#define CE4_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_SIZE 2
#define CE4_CIPHER_CTRL_AESMODE_FIELD_OFFSET 16
#define CE4_CIPHER_CTRL_AESMODE_FIELD_SIZE 9
#define CE4_CIPHER_CTRL_CIPHER_SAVE_FIELD_OFFSET 13
#define CE4_CIPHER_CTRL_CIPHER_SAVE_FIELD_SIZE 1
#define CE4_CIPHER_CTRL_CIPHER_LOAD_FIELD_OFFSET 12
#define CE4_CIPHER_CTRL_CIPHER_LOAD_FIELD_SIZE 1
#define CE4_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_OFFSET 11
#define CE4_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_SIZE 1
#define CE4_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_OFFSET 9
#define CE4_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_SIZE 2
#define CE4_CIPHER_CTRL_CIPHERMODE_FIELD_OFFSET 8
#define CE4_CIPHER_CTRL_CIPHERMODE_FIELD_SIZE 1
#define CE4_CIPHER_CTRL_CIPHER_GO_FIELD_OFFSET 0
#define CE4_CIPHER_CTRL_CIPHER_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_HEADER_SAVE    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_KEY2TYPE_1    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_KEY2TYPE_0    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_KEYTYPE_1    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_KEYTYPE_0    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_AESMODE_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_AESMODE_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_AESMODE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_AESMODE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_AESMODE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_AESMODE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_AESMODE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_AESMODE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_AESMODE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_SAVE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_LOAD    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_DECKEYCAL    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_KEYSIZE_1    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_KEYSIZE_0    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHERMODE    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_CTRL_CIPHER_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN
// Register Offset : 0x4010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4010<<0))
#define CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_OFFSET 0
#define CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR
// Register Offset : 0x4014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4014<<0))
#define CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_OFFSET 16
#define CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_SIZE 16
#define CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_OFFSET 0
#define CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR
// Register Offset : 0x4018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4018<<0))
#define CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_OFFSET 0
#define CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H
// Register Offset : 0x401c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x401c<<0))
#define CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_OFFSET 8
#define CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_SIZE 3
#define CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_OFFSET 0
#define CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR
// Register Offset : 0x4020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4020<<0))
#define CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_OFFSET 0
#define CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H
// Register Offset : 0x4024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4024<<0))
#define CE4_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_OFFSET 8
#define CE4_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_SIZE 3
#define CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_OFFSET 0
#define CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR
// Register Offset : 0x4028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4028<<0))
#define CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_OFFSET 16
#define CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_SIZE 16
#define CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_OFFSET 0
#define CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN
// Register Offset : 0x402c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x402c<<0))
#define CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_OFFSET 0
#define CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL
// Register Offset : 0x4030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4030<<0))
#define CE4_HASH_CTRL_HASH_HMAC_EN_FIELD_OFFSET 24
#define CE4_HASH_CTRL_HASH_HMAC_EN_FIELD_SIZE 1
#define CE4_HASH_CTRL_HASH_KEY_FIELD_OFFSET 19
#define CE4_HASH_CTRL_HASH_KEY_FIELD_SIZE 1
#define CE4_HASH_CTRL_HASH_INIT_SECURE_FIELD_OFFSET 18
#define CE4_HASH_CTRL_HASH_INIT_SECURE_FIELD_SIZE 1
#define CE4_HASH_CTRL_HASH_INIT_FIELD_OFFSET 17
#define CE4_HASH_CTRL_HASH_INIT_FIELD_SIZE 1
#define CE4_HASH_CTRL_HASH_SHAUPDATE_FIELD_OFFSET 16
#define CE4_HASH_CTRL_HASH_SHAUPDATE_FIELD_SIZE 1
#define CE4_HASH_CTRL_HASH_PADDINGEN_FIELD_OFFSET 15
#define CE4_HASH_CTRL_HASH_PADDINGEN_FIELD_SIZE 1
#define CE4_HASH_CTRL_HASH_MODE_FIELD_OFFSET 8
#define CE4_HASH_CTRL_HASH_MODE_FIELD_SIZE 7
#define CE4_HASH_CTRL_HASH_GO_FIELD_OFFSET 0
#define CE4_HASH_CTRL_HASH_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_HMAC_EN    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_KEY    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_INIT_SECURE    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_INIT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_SHAUPDATE    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_PADDINGEN    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_MODE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_MODE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_MODE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_MODE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_MODE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_MODE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_MODE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CTRL_HASH_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR
// Register Offset : 0x4034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4034<<0))
#define CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_OFFSET 16
#define CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_SIZE 16
#define CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_OFFSET 0
#define CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL
// Register Offset : 0x4038
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4038<<0))
#define CE4_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_OFFSET 16
#define CE4_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_SIZE 2
#define CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_OFFSET 0
#define CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN
// Register Offset : 0x403c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x403c<<0))
#define CE4_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_OFFSET 0
#define CE4_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_CALC_LEN_HASH_CALC_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR
// Register Offset : 0x4040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4040<<0))
#define CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_OFFSET 0
#define CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H
// Register Offset : 0x4044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4044<<0))
#define CE4_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_OFFSET 8
#define CE4_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_SIZE 3
#define CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_OFFSET 0
#define CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR
// Register Offset : 0x4048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4048<<0))
#define CE4_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_OFFSET 16
#define CE4_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_SIZE 3
#define CE4_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_OFFSET 0
#define CE4_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_TYPE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HASH_DST_ADDR_HASH_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_DMA_CTRL
// Register Offset : 0x4050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_DMA_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4050<<0))
#define CE4_DMA_CTRL_DMA_DONEINTEN_FIELD_OFFSET 10
#define CE4_DMA_CTRL_DMA_DONEINTEN_FIELD_SIZE 1
#define CE4_DMA_CTRL_DMA_GO_FIELD_OFFSET 0
#define CE4_DMA_CTRL_DMA_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_CTRL_DMA_DONEINTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_CTRL_DMA_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR
// Register Offset : 0x4054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4054<<0))
#define CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_OFFSET 0
#define CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H
// Register Offset : 0x4058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4058<<0))
#define CE4_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_OFFSET 8
#define CE4_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_SIZE 3
#define CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_OFFSET 0
#define CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR
// Register Offset : 0x405c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x405c<<0))
#define CE4_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_OFFSET 0
#define CE4_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_DMA_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H
// Register Offset : 0x4060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4060<<0))
#define CE4_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_OFFSET 8
#define CE4_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_SIZE 3
#define CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_OFFSET 0
#define CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_DMA_LEN
// Register Offset : 0x4064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_DMA_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4064<<0))
#define CE4_DMA_LEN_DMA_LEN_FIELD_OFFSET 0
#define CE4_DMA_LEN_DMA_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_DMA_LEN_DMA_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_TRNG_STATUS
// Register Offset : 0x4100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_TRNG_STATUS (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4100<<0))
#define CE4_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_OFFSET 1
#define CE4_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_SIZE 1
#define CE4_TRNG_STATUS_RNG_READY_FIELD_OFFSET 0
#define CE4_TRNG_STATUS_RNG_READY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_STATUS_RNG_SEQ_RUNNING    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_STATUS_RNG_READY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0
// Register Offset : 0x4104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4104<<0))
#define CE4_TRNG_NUM0_TRNG_NUM0_FIELD_OFFSET 0
#define CE4_TRNG_NUM0_TRNG_NUM0_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM0_TRNG_NUM0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1
// Register Offset : 0x4108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4108<<0))
#define CE4_TRNG_NUM1_TRNG_NUM1_FIELD_OFFSET 0
#define CE4_TRNG_NUM1_TRNG_NUM1_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_TRNG_NUM1_TRNG_NUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM
// Register Offset : 0x4114
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4114<<0))
#define CE4_HRNG_NUM_HRNG_NUM_FIELD_OFFSET 0
#define CE4_HRNG_NUM_HRNG_NUM_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_HRNG_NUM_HRNG_NUM_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_SKC_CTRL
// Register Offset : 0x4120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_SKC_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4120<<0))
#define CE4_SKC_CTRL_SKC_CMD_FIELD_OFFSET 8
#define CE4_SKC_CTRL_SKC_CMD_FIELD_SIZE 3
#define CE4_SKC_CTRL_SKC_GO_FIELD_OFFSET 0
#define CE4_SKC_CTRL_SKC_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_CTRL_SKC_CMD_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_CTRL_SKC_CMD_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_CTRL_SKC_CMD_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_CTRL_SKC_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR
// Register Offset : 0x4124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4124<<0))
#define CE4_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_OFFSET 24
#define CE4_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_SIZE 1
#define CE4_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_OFFSET 16
#define CE4_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_SIZE 7
#define CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_OFFSET 0
#define CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_SIZE 13

#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_SECURE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_SKC_KEYBLOB_CTRL
// Register Offset : 0x4128
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_SKC_KEYBLOB_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4128<<0))
#define CE4_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_OFFSET 0
#define CE4_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE4_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_INTEN
// Register Offset : 0x4140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_INTEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4140<<0))
#define CE4_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 11
#define CE4_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE4_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 10
#define CE4_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE4_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 9
#define CE4_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE4_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 8
#define CE4_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE4_INTEN_HASH_DONE_INTEN_FIELD_OFFSET 3
#define CE4_INTEN_HASH_DONE_INTEN_FIELD_SIZE 1
#define CE4_INTEN_CIPHER_DONE_INTEN_FIELD_OFFSET 2
#define CE4_INTEN_CIPHER_DONE_INTEN_FIELD_SIZE 1
#define CE4_INTEN_SKC_DONE_INTEN_FIELD_OFFSET 1
#define CE4_INTEN_SKC_DONE_INTEN_FIELD_SIZE 1
#define CE4_INTEN_DMA_DONE_INTEN_FIELD_OFFSET 0
#define CE4_INTEN_DMA_DONE_INTEN_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE4_INTEN_HASH_INTEGRITY_ERROR_INTEN    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTEN_CIPHER_INTEGRITY_ERROR_INTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTEN_SKC_INTEGRITY_ERROR_INTEN    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTEN_DMA_INTEGRITY_ERROR_INTEN    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTEN_HASH_DONE_INTEN    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTEN_CIPHER_DONE_INTEN    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTEN_SKC_DONE_INTEN    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTEN_DMA_DONE_INTEN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_INTSTAT
// Register Offset : 0x4144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_INTSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4144<<0))
#define CE4_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 11
#define CE4_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE4_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 10
#define CE4_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE4_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 9
#define CE4_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE4_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 8
#define CE4_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE4_INTSTAT_HASH_DONE_INTSTAT_FIELD_OFFSET 3
#define CE4_INTSTAT_HASH_DONE_INTSTAT_FIELD_SIZE 1
#define CE4_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_OFFSET 2
#define CE4_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_SIZE 1
#define CE4_INTSTAT_SKC_DONE_INTSTAT_FIELD_OFFSET 1
#define CE4_INTSTAT_SKC_DONE_INTSTAT_FIELD_SIZE 1
#define CE4_INTSTAT_DMA_DONE_INTSTAT_FIELD_OFFSET 0
#define CE4_INTSTAT_DMA_DONE_INTSTAT_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE4_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTSTAT_HASH_DONE_INTSTAT    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTSTAT_CIPHER_DONE_INTSTAT    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTSTAT_SKC_DONE_INTSTAT    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTSTAT_DMA_DONE_INTSTAT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE4_INTCLR
// Register Offset : 0x4148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE4_INTCLR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x4148<<0))
#define CE4_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 11
#define CE4_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE4_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 10
#define CE4_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE4_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 9
#define CE4_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE4_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 8
#define CE4_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE4_INTCLR_HASH_DONE_INTCLR_FIELD_OFFSET 3
#define CE4_INTCLR_HASH_DONE_INTCLR_FIELD_SIZE 1
#define CE4_INTCLR_CIPHER_DONE_INTCLR_FIELD_OFFSET 2
#define CE4_INTCLR_CIPHER_DONE_INTCLR_FIELD_SIZE 1
#define CE4_INTCLR_SKC_DONE_INTCLR_FIELD_OFFSET 1
#define CE4_INTCLR_SKC_DONE_INTCLR_FIELD_SIZE 1
#define CE4_INTCLR_DMA_DONE_INTCLR_FIELD_OFFSET 0
#define CE4_INTCLR_DMA_DONE_INTCLR_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE4_INTCLR_HASH_INTEGRITY_ERROR_INTCLR    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTCLR_HASH_DONE_INTCLR    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTCLR_CIPHER_DONE_INTCLR    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTCLR_SKC_DONE_INTCLR    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE4_INTCLR_DMA_DONE_INTCLR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_STAT
// Register Offset : 0x5000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_STAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5000<<0))
#define CE5_STAT_GENKEY_BUSY_FIELD_OFFSET 4
#define CE5_STAT_GENKEY_BUSY_FIELD_SIZE 1
#define CE5_STAT_HASH_BUSY_FIELD_OFFSET 3
#define CE5_STAT_HASH_BUSY_FIELD_SIZE 1
#define CE5_STAT_CIPHER_BUSY_FIELD_OFFSET 2
#define CE5_STAT_CIPHER_BUSY_FIELD_SIZE 1
#define CE5_STAT_GETRNDNUM_BUSY_FIELD_OFFSET 1
#define CE5_STAT_GETRNDNUM_BUSY_FIELD_SIZE 1
#define CE5_STAT_DMA_BUSY_FIELD_OFFSET 0
#define CE5_STAT_DMA_BUSY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE5_STAT_GENKEY_BUSY    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_STAT_HASH_BUSY    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_STAT_CIPHER_BUSY    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_STAT_GETRNDNUM_BUSY    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_STAT_DMA_BUSY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_ERRSTAT
// Register Offset : 0x5004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_ERRSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5004<<0))
#define CE5_ERRSTAT_SKC_ERR_STAT_FIELD_OFFSET 24
#define CE5_ERRSTAT_SKC_ERR_STAT_FIELD_SIZE 4
#define CE5_ERRSTAT_SSRAM_ERR_STAT_FIELD_OFFSET 19
#define CE5_ERRSTAT_SSRAM_ERR_STAT_FIELD_SIZE 1
#define CE5_ERRSTAT_DMA_ERR_STAT_FIELD_OFFSET 16
#define CE5_ERRSTAT_DMA_ERR_STAT_FIELD_SIZE 3
#define CE5_ERRSTAT_CIPHER_ERR_STAT_FIELD_OFFSET 8
#define CE5_ERRSTAT_CIPHER_ERR_STAT_FIELD_SIZE 6
#define CE5_ERRSTAT_HASH_ERR_STAT_FIELD_OFFSET 0
#define CE5_ERRSTAT_HASH_ERR_STAT_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_SKC_ERR_STAT_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_SKC_ERR_STAT_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_SKC_ERR_STAT_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_SKC_ERR_STAT_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_SSRAM_ERR_STAT    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_DMA_ERR_STAT_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_DMA_ERR_STAT_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_DMA_ERR_STAT_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_CIPHER_ERR_STAT_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_CIPHER_ERR_STAT_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_CIPHER_ERR_STAT_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_CIPHER_ERR_STAT_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_CIPHER_ERR_STAT_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_CIPHER_ERR_STAT_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_HASH_ERR_STAT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_HASH_ERR_STAT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_HASH_ERR_STAT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_ERRSTAT_HASH_ERR_STAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL
// Register Offset : 0x500c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x500c<<0))
#define CE5_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_OFFSET 31
#define CE5_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_SIZE 1
#define CE5_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_OFFSET 28
#define CE5_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_SIZE 2
#define CE5_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_OFFSET 25
#define CE5_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_SIZE 2
#define CE5_CIPHER_CTRL_AESMODE_FIELD_OFFSET 16
#define CE5_CIPHER_CTRL_AESMODE_FIELD_SIZE 9
#define CE5_CIPHER_CTRL_CIPHER_SAVE_FIELD_OFFSET 13
#define CE5_CIPHER_CTRL_CIPHER_SAVE_FIELD_SIZE 1
#define CE5_CIPHER_CTRL_CIPHER_LOAD_FIELD_OFFSET 12
#define CE5_CIPHER_CTRL_CIPHER_LOAD_FIELD_SIZE 1
#define CE5_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_OFFSET 11
#define CE5_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_SIZE 1
#define CE5_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_OFFSET 9
#define CE5_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_SIZE 2
#define CE5_CIPHER_CTRL_CIPHERMODE_FIELD_OFFSET 8
#define CE5_CIPHER_CTRL_CIPHERMODE_FIELD_SIZE 1
#define CE5_CIPHER_CTRL_CIPHER_GO_FIELD_OFFSET 0
#define CE5_CIPHER_CTRL_CIPHER_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_HEADER_SAVE    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_KEY2TYPE_1    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_KEY2TYPE_0    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_KEYTYPE_1    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_KEYTYPE_0    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_AESMODE_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_AESMODE_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_AESMODE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_AESMODE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_AESMODE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_AESMODE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_AESMODE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_AESMODE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_AESMODE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_SAVE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_LOAD    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_DECKEYCAL    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_KEYSIZE_1    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_KEYSIZE_0    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHERMODE    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_CTRL_CIPHER_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN
// Register Offset : 0x5010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5010<<0))
#define CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_OFFSET 0
#define CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR
// Register Offset : 0x5014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5014<<0))
#define CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_OFFSET 16
#define CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_SIZE 16
#define CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_OFFSET 0
#define CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR
// Register Offset : 0x5018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5018<<0))
#define CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_OFFSET 0
#define CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H
// Register Offset : 0x501c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x501c<<0))
#define CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_OFFSET 8
#define CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_SIZE 3
#define CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_OFFSET 0
#define CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR
// Register Offset : 0x5020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5020<<0))
#define CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_OFFSET 0
#define CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H
// Register Offset : 0x5024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5024<<0))
#define CE5_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_OFFSET 8
#define CE5_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_SIZE 3
#define CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_OFFSET 0
#define CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR
// Register Offset : 0x5028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5028<<0))
#define CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_OFFSET 16
#define CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_SIZE 16
#define CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_OFFSET 0
#define CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN
// Register Offset : 0x502c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x502c<<0))
#define CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_OFFSET 0
#define CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL
// Register Offset : 0x5030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5030<<0))
#define CE5_HASH_CTRL_HASH_HMAC_EN_FIELD_OFFSET 24
#define CE5_HASH_CTRL_HASH_HMAC_EN_FIELD_SIZE 1
#define CE5_HASH_CTRL_HASH_KEY_FIELD_OFFSET 19
#define CE5_HASH_CTRL_HASH_KEY_FIELD_SIZE 1
#define CE5_HASH_CTRL_HASH_INIT_SECURE_FIELD_OFFSET 18
#define CE5_HASH_CTRL_HASH_INIT_SECURE_FIELD_SIZE 1
#define CE5_HASH_CTRL_HASH_INIT_FIELD_OFFSET 17
#define CE5_HASH_CTRL_HASH_INIT_FIELD_SIZE 1
#define CE5_HASH_CTRL_HASH_SHAUPDATE_FIELD_OFFSET 16
#define CE5_HASH_CTRL_HASH_SHAUPDATE_FIELD_SIZE 1
#define CE5_HASH_CTRL_HASH_PADDINGEN_FIELD_OFFSET 15
#define CE5_HASH_CTRL_HASH_PADDINGEN_FIELD_SIZE 1
#define CE5_HASH_CTRL_HASH_MODE_FIELD_OFFSET 8
#define CE5_HASH_CTRL_HASH_MODE_FIELD_SIZE 7
#define CE5_HASH_CTRL_HASH_GO_FIELD_OFFSET 0
#define CE5_HASH_CTRL_HASH_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_HMAC_EN    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_KEY    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_INIT_SECURE    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_INIT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_SHAUPDATE    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_PADDINGEN    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_MODE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_MODE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_MODE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_MODE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_MODE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_MODE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_MODE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CTRL_HASH_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR
// Register Offset : 0x5034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5034<<0))
#define CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_OFFSET 16
#define CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_SIZE 16
#define CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_OFFSET 0
#define CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL
// Register Offset : 0x5038
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5038<<0))
#define CE5_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_OFFSET 16
#define CE5_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_SIZE 2
#define CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_OFFSET 0
#define CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN
// Register Offset : 0x503c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x503c<<0))
#define CE5_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_OFFSET 0
#define CE5_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_CALC_LEN_HASH_CALC_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR
// Register Offset : 0x5040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5040<<0))
#define CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_OFFSET 0
#define CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H
// Register Offset : 0x5044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5044<<0))
#define CE5_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_OFFSET 8
#define CE5_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_SIZE 3
#define CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_OFFSET 0
#define CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR
// Register Offset : 0x5048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5048<<0))
#define CE5_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_OFFSET 16
#define CE5_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_SIZE 3
#define CE5_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_OFFSET 0
#define CE5_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_TYPE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HASH_DST_ADDR_HASH_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_DMA_CTRL
// Register Offset : 0x5050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_DMA_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5050<<0))
#define CE5_DMA_CTRL_DMA_DONEINTEN_FIELD_OFFSET 10
#define CE5_DMA_CTRL_DMA_DONEINTEN_FIELD_SIZE 1
#define CE5_DMA_CTRL_DMA_GO_FIELD_OFFSET 0
#define CE5_DMA_CTRL_DMA_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_CTRL_DMA_DONEINTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_CTRL_DMA_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR
// Register Offset : 0x5054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5054<<0))
#define CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_OFFSET 0
#define CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H
// Register Offset : 0x5058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5058<<0))
#define CE5_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_OFFSET 8
#define CE5_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_SIZE 3
#define CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_OFFSET 0
#define CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR
// Register Offset : 0x505c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x505c<<0))
#define CE5_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_OFFSET 0
#define CE5_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_DMA_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H
// Register Offset : 0x5060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5060<<0))
#define CE5_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_OFFSET 8
#define CE5_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_SIZE 3
#define CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_OFFSET 0
#define CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_DMA_LEN
// Register Offset : 0x5064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_DMA_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5064<<0))
#define CE5_DMA_LEN_DMA_LEN_FIELD_OFFSET 0
#define CE5_DMA_LEN_DMA_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_DMA_LEN_DMA_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_TRNG_STATUS
// Register Offset : 0x5100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_TRNG_STATUS (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5100<<0))
#define CE5_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_OFFSET 1
#define CE5_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_SIZE 1
#define CE5_TRNG_STATUS_RNG_READY_FIELD_OFFSET 0
#define CE5_TRNG_STATUS_RNG_READY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_STATUS_RNG_SEQ_RUNNING    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_STATUS_RNG_READY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0
// Register Offset : 0x5104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5104<<0))
#define CE5_TRNG_NUM0_TRNG_NUM0_FIELD_OFFSET 0
#define CE5_TRNG_NUM0_TRNG_NUM0_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM0_TRNG_NUM0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1
// Register Offset : 0x5108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5108<<0))
#define CE5_TRNG_NUM1_TRNG_NUM1_FIELD_OFFSET 0
#define CE5_TRNG_NUM1_TRNG_NUM1_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_TRNG_NUM1_TRNG_NUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM
// Register Offset : 0x5114
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5114<<0))
#define CE5_HRNG_NUM_HRNG_NUM_FIELD_OFFSET 0
#define CE5_HRNG_NUM_HRNG_NUM_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_HRNG_NUM_HRNG_NUM_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_SKC_CTRL
// Register Offset : 0x5120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_SKC_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5120<<0))
#define CE5_SKC_CTRL_SKC_CMD_FIELD_OFFSET 8
#define CE5_SKC_CTRL_SKC_CMD_FIELD_SIZE 3
#define CE5_SKC_CTRL_SKC_GO_FIELD_OFFSET 0
#define CE5_SKC_CTRL_SKC_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_CTRL_SKC_CMD_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_CTRL_SKC_CMD_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_CTRL_SKC_CMD_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_CTRL_SKC_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR
// Register Offset : 0x5124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5124<<0))
#define CE5_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_OFFSET 24
#define CE5_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_SIZE 1
#define CE5_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_OFFSET 16
#define CE5_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_SIZE 7
#define CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_OFFSET 0
#define CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_SIZE 13

#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_SECURE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_SKC_KEYBLOB_CTRL
// Register Offset : 0x5128
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_SKC_KEYBLOB_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5128<<0))
#define CE5_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_OFFSET 0
#define CE5_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE5_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_INTEN
// Register Offset : 0x5140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_INTEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5140<<0))
#define CE5_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 11
#define CE5_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE5_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 10
#define CE5_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE5_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 9
#define CE5_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE5_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 8
#define CE5_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE5_INTEN_HASH_DONE_INTEN_FIELD_OFFSET 3
#define CE5_INTEN_HASH_DONE_INTEN_FIELD_SIZE 1
#define CE5_INTEN_CIPHER_DONE_INTEN_FIELD_OFFSET 2
#define CE5_INTEN_CIPHER_DONE_INTEN_FIELD_SIZE 1
#define CE5_INTEN_SKC_DONE_INTEN_FIELD_OFFSET 1
#define CE5_INTEN_SKC_DONE_INTEN_FIELD_SIZE 1
#define CE5_INTEN_DMA_DONE_INTEN_FIELD_OFFSET 0
#define CE5_INTEN_DMA_DONE_INTEN_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE5_INTEN_HASH_INTEGRITY_ERROR_INTEN    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTEN_CIPHER_INTEGRITY_ERROR_INTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTEN_SKC_INTEGRITY_ERROR_INTEN    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTEN_DMA_INTEGRITY_ERROR_INTEN    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTEN_HASH_DONE_INTEN    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTEN_CIPHER_DONE_INTEN    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTEN_SKC_DONE_INTEN    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTEN_DMA_DONE_INTEN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_INTSTAT
// Register Offset : 0x5144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_INTSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5144<<0))
#define CE5_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 11
#define CE5_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE5_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 10
#define CE5_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE5_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 9
#define CE5_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE5_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 8
#define CE5_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE5_INTSTAT_HASH_DONE_INTSTAT_FIELD_OFFSET 3
#define CE5_INTSTAT_HASH_DONE_INTSTAT_FIELD_SIZE 1
#define CE5_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_OFFSET 2
#define CE5_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_SIZE 1
#define CE5_INTSTAT_SKC_DONE_INTSTAT_FIELD_OFFSET 1
#define CE5_INTSTAT_SKC_DONE_INTSTAT_FIELD_SIZE 1
#define CE5_INTSTAT_DMA_DONE_INTSTAT_FIELD_OFFSET 0
#define CE5_INTSTAT_DMA_DONE_INTSTAT_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE5_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTSTAT_HASH_DONE_INTSTAT    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTSTAT_CIPHER_DONE_INTSTAT    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTSTAT_SKC_DONE_INTSTAT    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTSTAT_DMA_DONE_INTSTAT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE5_INTCLR
// Register Offset : 0x5148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE5_INTCLR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x5148<<0))
#define CE5_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 11
#define CE5_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE5_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 10
#define CE5_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE5_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 9
#define CE5_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE5_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 8
#define CE5_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE5_INTCLR_HASH_DONE_INTCLR_FIELD_OFFSET 3
#define CE5_INTCLR_HASH_DONE_INTCLR_FIELD_SIZE 1
#define CE5_INTCLR_CIPHER_DONE_INTCLR_FIELD_OFFSET 2
#define CE5_INTCLR_CIPHER_DONE_INTCLR_FIELD_SIZE 1
#define CE5_INTCLR_SKC_DONE_INTCLR_FIELD_OFFSET 1
#define CE5_INTCLR_SKC_DONE_INTCLR_FIELD_SIZE 1
#define CE5_INTCLR_DMA_DONE_INTCLR_FIELD_OFFSET 0
#define CE5_INTCLR_DMA_DONE_INTCLR_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE5_INTCLR_HASH_INTEGRITY_ERROR_INTCLR    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTCLR_HASH_DONE_INTCLR    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTCLR_CIPHER_DONE_INTCLR    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTCLR_SKC_DONE_INTCLR    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE5_INTCLR_DMA_DONE_INTCLR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_STAT
// Register Offset : 0x6000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_STAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6000<<0))
#define CE6_STAT_GENKEY_BUSY_FIELD_OFFSET 4
#define CE6_STAT_GENKEY_BUSY_FIELD_SIZE 1
#define CE6_STAT_HASH_BUSY_FIELD_OFFSET 3
#define CE6_STAT_HASH_BUSY_FIELD_SIZE 1
#define CE6_STAT_CIPHER_BUSY_FIELD_OFFSET 2
#define CE6_STAT_CIPHER_BUSY_FIELD_SIZE 1
#define CE6_STAT_GETRNDNUM_BUSY_FIELD_OFFSET 1
#define CE6_STAT_GETRNDNUM_BUSY_FIELD_SIZE 1
#define CE6_STAT_DMA_BUSY_FIELD_OFFSET 0
#define CE6_STAT_DMA_BUSY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE6_STAT_GENKEY_BUSY    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_STAT_HASH_BUSY    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_STAT_CIPHER_BUSY    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_STAT_GETRNDNUM_BUSY    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_STAT_DMA_BUSY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_ERRSTAT
// Register Offset : 0x6004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_ERRSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6004<<0))
#define CE6_ERRSTAT_SKC_ERR_STAT_FIELD_OFFSET 24
#define CE6_ERRSTAT_SKC_ERR_STAT_FIELD_SIZE 4
#define CE6_ERRSTAT_SSRAM_ERR_STAT_FIELD_OFFSET 19
#define CE6_ERRSTAT_SSRAM_ERR_STAT_FIELD_SIZE 1
#define CE6_ERRSTAT_DMA_ERR_STAT_FIELD_OFFSET 16
#define CE6_ERRSTAT_DMA_ERR_STAT_FIELD_SIZE 3
#define CE6_ERRSTAT_CIPHER_ERR_STAT_FIELD_OFFSET 8
#define CE6_ERRSTAT_CIPHER_ERR_STAT_FIELD_SIZE 6
#define CE6_ERRSTAT_HASH_ERR_STAT_FIELD_OFFSET 0
#define CE6_ERRSTAT_HASH_ERR_STAT_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_SKC_ERR_STAT_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_SKC_ERR_STAT_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_SKC_ERR_STAT_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_SKC_ERR_STAT_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_SSRAM_ERR_STAT    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_DMA_ERR_STAT_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_DMA_ERR_STAT_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_DMA_ERR_STAT_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_CIPHER_ERR_STAT_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_CIPHER_ERR_STAT_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_CIPHER_ERR_STAT_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_CIPHER_ERR_STAT_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_CIPHER_ERR_STAT_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_CIPHER_ERR_STAT_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_HASH_ERR_STAT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_HASH_ERR_STAT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_HASH_ERR_STAT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_ERRSTAT_HASH_ERR_STAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL
// Register Offset : 0x600c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x600c<<0))
#define CE6_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_OFFSET 31
#define CE6_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_SIZE 1
#define CE6_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_OFFSET 28
#define CE6_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_SIZE 2
#define CE6_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_OFFSET 25
#define CE6_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_SIZE 2
#define CE6_CIPHER_CTRL_AESMODE_FIELD_OFFSET 16
#define CE6_CIPHER_CTRL_AESMODE_FIELD_SIZE 9
#define CE6_CIPHER_CTRL_CIPHER_SAVE_FIELD_OFFSET 13
#define CE6_CIPHER_CTRL_CIPHER_SAVE_FIELD_SIZE 1
#define CE6_CIPHER_CTRL_CIPHER_LOAD_FIELD_OFFSET 12
#define CE6_CIPHER_CTRL_CIPHER_LOAD_FIELD_SIZE 1
#define CE6_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_OFFSET 11
#define CE6_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_SIZE 1
#define CE6_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_OFFSET 9
#define CE6_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_SIZE 2
#define CE6_CIPHER_CTRL_CIPHERMODE_FIELD_OFFSET 8
#define CE6_CIPHER_CTRL_CIPHERMODE_FIELD_SIZE 1
#define CE6_CIPHER_CTRL_CIPHER_GO_FIELD_OFFSET 0
#define CE6_CIPHER_CTRL_CIPHER_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_HEADER_SAVE    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_KEY2TYPE_1    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_KEY2TYPE_0    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_KEYTYPE_1    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_KEYTYPE_0    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_AESMODE_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_AESMODE_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_AESMODE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_AESMODE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_AESMODE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_AESMODE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_AESMODE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_AESMODE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_AESMODE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_SAVE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_LOAD    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_DECKEYCAL    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_KEYSIZE_1    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_KEYSIZE_0    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHERMODE    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_CTRL_CIPHER_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN
// Register Offset : 0x6010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6010<<0))
#define CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_OFFSET 0
#define CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR
// Register Offset : 0x6014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6014<<0))
#define CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_OFFSET 16
#define CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_SIZE 16
#define CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_OFFSET 0
#define CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR
// Register Offset : 0x6018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6018<<0))
#define CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_OFFSET 0
#define CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H
// Register Offset : 0x601c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x601c<<0))
#define CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_OFFSET 8
#define CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_SIZE 3
#define CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_OFFSET 0
#define CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR
// Register Offset : 0x6020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6020<<0))
#define CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_OFFSET 0
#define CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H
// Register Offset : 0x6024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6024<<0))
#define CE6_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_OFFSET 8
#define CE6_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_SIZE 3
#define CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_OFFSET 0
#define CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR
// Register Offset : 0x6028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6028<<0))
#define CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_OFFSET 16
#define CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_SIZE 16
#define CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_OFFSET 0
#define CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN
// Register Offset : 0x602c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x602c<<0))
#define CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_OFFSET 0
#define CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL
// Register Offset : 0x6030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6030<<0))
#define CE6_HASH_CTRL_HASH_HMAC_EN_FIELD_OFFSET 24
#define CE6_HASH_CTRL_HASH_HMAC_EN_FIELD_SIZE 1
#define CE6_HASH_CTRL_HASH_KEY_FIELD_OFFSET 19
#define CE6_HASH_CTRL_HASH_KEY_FIELD_SIZE 1
#define CE6_HASH_CTRL_HASH_INIT_SECURE_FIELD_OFFSET 18
#define CE6_HASH_CTRL_HASH_INIT_SECURE_FIELD_SIZE 1
#define CE6_HASH_CTRL_HASH_INIT_FIELD_OFFSET 17
#define CE6_HASH_CTRL_HASH_INIT_FIELD_SIZE 1
#define CE6_HASH_CTRL_HASH_SHAUPDATE_FIELD_OFFSET 16
#define CE6_HASH_CTRL_HASH_SHAUPDATE_FIELD_SIZE 1
#define CE6_HASH_CTRL_HASH_PADDINGEN_FIELD_OFFSET 15
#define CE6_HASH_CTRL_HASH_PADDINGEN_FIELD_SIZE 1
#define CE6_HASH_CTRL_HASH_MODE_FIELD_OFFSET 8
#define CE6_HASH_CTRL_HASH_MODE_FIELD_SIZE 7
#define CE6_HASH_CTRL_HASH_GO_FIELD_OFFSET 0
#define CE6_HASH_CTRL_HASH_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_HMAC_EN    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_KEY    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_INIT_SECURE    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_INIT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_SHAUPDATE    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_PADDINGEN    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_MODE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_MODE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_MODE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_MODE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_MODE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_MODE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_MODE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CTRL_HASH_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR
// Register Offset : 0x6034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6034<<0))
#define CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_OFFSET 16
#define CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_SIZE 16
#define CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_OFFSET 0
#define CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL
// Register Offset : 0x6038
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6038<<0))
#define CE6_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_OFFSET 16
#define CE6_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_SIZE 2
#define CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_OFFSET 0
#define CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN
// Register Offset : 0x603c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x603c<<0))
#define CE6_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_OFFSET 0
#define CE6_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_CALC_LEN_HASH_CALC_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR
// Register Offset : 0x6040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6040<<0))
#define CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_OFFSET 0
#define CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H
// Register Offset : 0x6044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6044<<0))
#define CE6_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_OFFSET 8
#define CE6_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_SIZE 3
#define CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_OFFSET 0
#define CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR
// Register Offset : 0x6048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6048<<0))
#define CE6_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_OFFSET 16
#define CE6_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_SIZE 3
#define CE6_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_OFFSET 0
#define CE6_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_TYPE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HASH_DST_ADDR_HASH_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_DMA_CTRL
// Register Offset : 0x6050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_DMA_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6050<<0))
#define CE6_DMA_CTRL_DMA_DONEINTEN_FIELD_OFFSET 10
#define CE6_DMA_CTRL_DMA_DONEINTEN_FIELD_SIZE 1
#define CE6_DMA_CTRL_DMA_GO_FIELD_OFFSET 0
#define CE6_DMA_CTRL_DMA_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_CTRL_DMA_DONEINTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_CTRL_DMA_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR
// Register Offset : 0x6054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6054<<0))
#define CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_OFFSET 0
#define CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H
// Register Offset : 0x6058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6058<<0))
#define CE6_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_OFFSET 8
#define CE6_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_SIZE 3
#define CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_OFFSET 0
#define CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR
// Register Offset : 0x605c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x605c<<0))
#define CE6_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_OFFSET 0
#define CE6_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_DMA_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H
// Register Offset : 0x6060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6060<<0))
#define CE6_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_OFFSET 8
#define CE6_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_SIZE 3
#define CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_OFFSET 0
#define CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_DMA_LEN
// Register Offset : 0x6064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_DMA_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6064<<0))
#define CE6_DMA_LEN_DMA_LEN_FIELD_OFFSET 0
#define CE6_DMA_LEN_DMA_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_DMA_LEN_DMA_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_TRNG_STATUS
// Register Offset : 0x6100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_TRNG_STATUS (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6100<<0))
#define CE6_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_OFFSET 1
#define CE6_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_SIZE 1
#define CE6_TRNG_STATUS_RNG_READY_FIELD_OFFSET 0
#define CE6_TRNG_STATUS_RNG_READY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_STATUS_RNG_SEQ_RUNNING    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_STATUS_RNG_READY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0
// Register Offset : 0x6104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6104<<0))
#define CE6_TRNG_NUM0_TRNG_NUM0_FIELD_OFFSET 0
#define CE6_TRNG_NUM0_TRNG_NUM0_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM0_TRNG_NUM0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1
// Register Offset : 0x6108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6108<<0))
#define CE6_TRNG_NUM1_TRNG_NUM1_FIELD_OFFSET 0
#define CE6_TRNG_NUM1_TRNG_NUM1_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_TRNG_NUM1_TRNG_NUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM
// Register Offset : 0x6114
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6114<<0))
#define CE6_HRNG_NUM_HRNG_NUM_FIELD_OFFSET 0
#define CE6_HRNG_NUM_HRNG_NUM_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_HRNG_NUM_HRNG_NUM_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_SKC_CTRL
// Register Offset : 0x6120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_SKC_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6120<<0))
#define CE6_SKC_CTRL_SKC_CMD_FIELD_OFFSET 8
#define CE6_SKC_CTRL_SKC_CMD_FIELD_SIZE 3
#define CE6_SKC_CTRL_SKC_GO_FIELD_OFFSET 0
#define CE6_SKC_CTRL_SKC_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_CTRL_SKC_CMD_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_CTRL_SKC_CMD_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_CTRL_SKC_CMD_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_CTRL_SKC_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR
// Register Offset : 0x6124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6124<<0))
#define CE6_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_OFFSET 24
#define CE6_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_SIZE 1
#define CE6_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_OFFSET 16
#define CE6_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_SIZE 7
#define CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_OFFSET 0
#define CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_SIZE 13

#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_SECURE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_SKC_KEYBLOB_CTRL
// Register Offset : 0x6128
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_SKC_KEYBLOB_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6128<<0))
#define CE6_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_OFFSET 0
#define CE6_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE6_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_INTEN
// Register Offset : 0x6140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_INTEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6140<<0))
#define CE6_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 11
#define CE6_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE6_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 10
#define CE6_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE6_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 9
#define CE6_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE6_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 8
#define CE6_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE6_INTEN_HASH_DONE_INTEN_FIELD_OFFSET 3
#define CE6_INTEN_HASH_DONE_INTEN_FIELD_SIZE 1
#define CE6_INTEN_CIPHER_DONE_INTEN_FIELD_OFFSET 2
#define CE6_INTEN_CIPHER_DONE_INTEN_FIELD_SIZE 1
#define CE6_INTEN_SKC_DONE_INTEN_FIELD_OFFSET 1
#define CE6_INTEN_SKC_DONE_INTEN_FIELD_SIZE 1
#define CE6_INTEN_DMA_DONE_INTEN_FIELD_OFFSET 0
#define CE6_INTEN_DMA_DONE_INTEN_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE6_INTEN_HASH_INTEGRITY_ERROR_INTEN    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTEN_CIPHER_INTEGRITY_ERROR_INTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTEN_SKC_INTEGRITY_ERROR_INTEN    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTEN_DMA_INTEGRITY_ERROR_INTEN    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTEN_HASH_DONE_INTEN    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTEN_CIPHER_DONE_INTEN    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTEN_SKC_DONE_INTEN    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTEN_DMA_DONE_INTEN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_INTSTAT
// Register Offset : 0x6144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_INTSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6144<<0))
#define CE6_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 11
#define CE6_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE6_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 10
#define CE6_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE6_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 9
#define CE6_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE6_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 8
#define CE6_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE6_INTSTAT_HASH_DONE_INTSTAT_FIELD_OFFSET 3
#define CE6_INTSTAT_HASH_DONE_INTSTAT_FIELD_SIZE 1
#define CE6_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_OFFSET 2
#define CE6_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_SIZE 1
#define CE6_INTSTAT_SKC_DONE_INTSTAT_FIELD_OFFSET 1
#define CE6_INTSTAT_SKC_DONE_INTSTAT_FIELD_SIZE 1
#define CE6_INTSTAT_DMA_DONE_INTSTAT_FIELD_OFFSET 0
#define CE6_INTSTAT_DMA_DONE_INTSTAT_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE6_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTSTAT_HASH_DONE_INTSTAT    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTSTAT_CIPHER_DONE_INTSTAT    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTSTAT_SKC_DONE_INTSTAT    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTSTAT_DMA_DONE_INTSTAT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE6_INTCLR
// Register Offset : 0x6148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE6_INTCLR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x6148<<0))
#define CE6_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 11
#define CE6_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE6_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 10
#define CE6_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE6_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 9
#define CE6_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE6_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 8
#define CE6_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE6_INTCLR_HASH_DONE_INTCLR_FIELD_OFFSET 3
#define CE6_INTCLR_HASH_DONE_INTCLR_FIELD_SIZE 1
#define CE6_INTCLR_CIPHER_DONE_INTCLR_FIELD_OFFSET 2
#define CE6_INTCLR_CIPHER_DONE_INTCLR_FIELD_SIZE 1
#define CE6_INTCLR_SKC_DONE_INTCLR_FIELD_OFFSET 1
#define CE6_INTCLR_SKC_DONE_INTCLR_FIELD_SIZE 1
#define CE6_INTCLR_DMA_DONE_INTCLR_FIELD_OFFSET 0
#define CE6_INTCLR_DMA_DONE_INTCLR_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE6_INTCLR_HASH_INTEGRITY_ERROR_INTCLR    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTCLR_HASH_DONE_INTCLR    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTCLR_CIPHER_DONE_INTCLR    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTCLR_SKC_DONE_INTCLR    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE6_INTCLR_DMA_DONE_INTCLR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_STAT
// Register Offset : 0x7000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_STAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7000<<0))
#define CE7_STAT_GENKEY_BUSY_FIELD_OFFSET 4
#define CE7_STAT_GENKEY_BUSY_FIELD_SIZE 1
#define CE7_STAT_HASH_BUSY_FIELD_OFFSET 3
#define CE7_STAT_HASH_BUSY_FIELD_SIZE 1
#define CE7_STAT_CIPHER_BUSY_FIELD_OFFSET 2
#define CE7_STAT_CIPHER_BUSY_FIELD_SIZE 1
#define CE7_STAT_GETRNDNUM_BUSY_FIELD_OFFSET 1
#define CE7_STAT_GETRNDNUM_BUSY_FIELD_SIZE 1
#define CE7_STAT_DMA_BUSY_FIELD_OFFSET 0
#define CE7_STAT_DMA_BUSY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE7_STAT_GENKEY_BUSY    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_STAT_HASH_BUSY    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_STAT_CIPHER_BUSY    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_STAT_GETRNDNUM_BUSY    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_STAT_DMA_BUSY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_ERRSTAT
// Register Offset : 0x7004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_ERRSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7004<<0))
#define CE7_ERRSTAT_SKC_ERR_STAT_FIELD_OFFSET 24
#define CE7_ERRSTAT_SKC_ERR_STAT_FIELD_SIZE 4
#define CE7_ERRSTAT_SSRAM_ERR_STAT_FIELD_OFFSET 19
#define CE7_ERRSTAT_SSRAM_ERR_STAT_FIELD_SIZE 1
#define CE7_ERRSTAT_DMA_ERR_STAT_FIELD_OFFSET 16
#define CE7_ERRSTAT_DMA_ERR_STAT_FIELD_SIZE 3
#define CE7_ERRSTAT_CIPHER_ERR_STAT_FIELD_OFFSET 8
#define CE7_ERRSTAT_CIPHER_ERR_STAT_FIELD_SIZE 6
#define CE7_ERRSTAT_HASH_ERR_STAT_FIELD_OFFSET 0
#define CE7_ERRSTAT_HASH_ERR_STAT_FIELD_SIZE 4

#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_SKC_ERR_STAT_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_SKC_ERR_STAT_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_SKC_ERR_STAT_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_SKC_ERR_STAT_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_SSRAM_ERR_STAT    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_DMA_ERR_STAT_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_DMA_ERR_STAT_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_DMA_ERR_STAT_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_CIPHER_ERR_STAT_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_CIPHER_ERR_STAT_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_CIPHER_ERR_STAT_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_CIPHER_ERR_STAT_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_CIPHER_ERR_STAT_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_CIPHER_ERR_STAT_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_HASH_ERR_STAT_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_HASH_ERR_STAT_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_HASH_ERR_STAT_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_ERRSTAT_HASH_ERR_STAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL
// Register Offset : 0x700c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x700c<<0))
#define CE7_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_OFFSET 31
#define CE7_CIPHER_CTRL_CIPHER_HEADER_SAVE_FIELD_SIZE 1
#define CE7_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_OFFSET 28
#define CE7_CIPHER_CTRL_CIPHER_KEY2TYPE_FIELD_SIZE 2
#define CE7_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_OFFSET 25
#define CE7_CIPHER_CTRL_CIPHER_KEYTYPE_FIELD_SIZE 2
#define CE7_CIPHER_CTRL_AESMODE_FIELD_OFFSET 16
#define CE7_CIPHER_CTRL_AESMODE_FIELD_SIZE 9
#define CE7_CIPHER_CTRL_CIPHER_SAVE_FIELD_OFFSET 13
#define CE7_CIPHER_CTRL_CIPHER_SAVE_FIELD_SIZE 1
#define CE7_CIPHER_CTRL_CIPHER_LOAD_FIELD_OFFSET 12
#define CE7_CIPHER_CTRL_CIPHER_LOAD_FIELD_SIZE 1
#define CE7_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_OFFSET 11
#define CE7_CIPHER_CTRL_CIPHER_DECKEYCAL_FIELD_SIZE 1
#define CE7_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_OFFSET 9
#define CE7_CIPHER_CTRL_CIPHER_KEYSIZE_FIELD_SIZE 2
#define CE7_CIPHER_CTRL_CIPHERMODE_FIELD_OFFSET 8
#define CE7_CIPHER_CTRL_CIPHERMODE_FIELD_SIZE 1
#define CE7_CIPHER_CTRL_CIPHER_GO_FIELD_OFFSET 0
#define CE7_CIPHER_CTRL_CIPHER_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_HEADER_SAVE    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_KEY2TYPE_1    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_KEY2TYPE_0    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_KEYTYPE_1    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_KEYTYPE_0    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_AESMODE_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_AESMODE_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_AESMODE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_AESMODE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_AESMODE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_AESMODE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_AESMODE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_AESMODE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_AESMODE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_SAVE    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_LOAD    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_DECKEYCAL    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_KEYSIZE_1    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_KEYSIZE_0    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHERMODE    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_CTRL_CIPHER_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN
// Register Offset : 0x7010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7010<<0))
#define CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_OFFSET 0
#define CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR
// Register Offset : 0x7014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7014<<0))
#define CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_OFFSET 16
#define CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_FIELD_SIZE 16
#define CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_OFFSET 0
#define CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR
// Register Offset : 0x7018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7018<<0))
#define CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_OFFSET 0
#define CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H
// Register Offset : 0x701c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x701c<<0))
#define CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_OFFSET 8
#define CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_FIELD_SIZE 3
#define CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_OFFSET 0
#define CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR
// Register Offset : 0x7020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7020<<0))
#define CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_OFFSET 0
#define CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H
// Register Offset : 0x7024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7024<<0))
#define CE7_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_OFFSET 8
#define CE7_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_FIELD_SIZE 3
#define CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_OFFSET 0
#define CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR
// Register Offset : 0x7028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7028<<0))
#define CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_OFFSET 16
#define CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_FIELD_SIZE 16
#define CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_OFFSET 0
#define CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN
// Register Offset : 0x702c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x702c<<0))
#define CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_OFFSET 0
#define CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL
// Register Offset : 0x7030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7030<<0))
#define CE7_HASH_CTRL_HASH_HMAC_EN_FIELD_OFFSET 24
#define CE7_HASH_CTRL_HASH_HMAC_EN_FIELD_SIZE 1
#define CE7_HASH_CTRL_HASH_KEY_FIELD_OFFSET 19
#define CE7_HASH_CTRL_HASH_KEY_FIELD_SIZE 1
#define CE7_HASH_CTRL_HASH_INIT_SECURE_FIELD_OFFSET 18
#define CE7_HASH_CTRL_HASH_INIT_SECURE_FIELD_SIZE 1
#define CE7_HASH_CTRL_HASH_INIT_FIELD_OFFSET 17
#define CE7_HASH_CTRL_HASH_INIT_FIELD_SIZE 1
#define CE7_HASH_CTRL_HASH_SHAUPDATE_FIELD_OFFSET 16
#define CE7_HASH_CTRL_HASH_SHAUPDATE_FIELD_SIZE 1
#define CE7_HASH_CTRL_HASH_PADDINGEN_FIELD_OFFSET 15
#define CE7_HASH_CTRL_HASH_PADDINGEN_FIELD_SIZE 1
#define CE7_HASH_CTRL_HASH_MODE_FIELD_OFFSET 8
#define CE7_HASH_CTRL_HASH_MODE_FIELD_SIZE 7
#define CE7_HASH_CTRL_HASH_GO_FIELD_OFFSET 0
#define CE7_HASH_CTRL_HASH_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_HMAC_EN    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_KEY    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_INIT_SECURE    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_INIT    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_SHAUPDATE    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_PADDINGEN    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_MODE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_MODE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_MODE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_MODE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_MODE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_MODE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_MODE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CTRL_HASH_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR
// Register Offset : 0x7034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7034<<0))
#define CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_OFFSET 16
#define CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_FIELD_SIZE 16
#define CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_OFFSET 0
#define CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL
// Register Offset : 0x7038
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7038<<0))
#define CE7_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_OFFSET 16
#define CE7_HMAC_KEY_CTRL_HMAC_KEY_TYPE_FIELD_SIZE 2
#define CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_OFFSET 0
#define CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN
// Register Offset : 0x703c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x703c<<0))
#define CE7_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_OFFSET 0
#define CE7_HASH_CALC_LEN_HASH_CALC_LEN_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_CALC_LEN_HASH_CALC_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR
// Register Offset : 0x7040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7040<<0))
#define CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_OFFSET 0
#define CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H
// Register Offset : 0x7044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7044<<0))
#define CE7_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_OFFSET 8
#define CE7_HASH_SRC_ADDR_H_HASH_SRC_TYPE_FIELD_SIZE 3
#define CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_OFFSET 0
#define CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR
// Register Offset : 0x7048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7048<<0))
#define CE7_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_OFFSET 16
#define CE7_HASH_DST_ADDR_HASH_DST_TYPE_FIELD_SIZE 3
#define CE7_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_OFFSET 0
#define CE7_HASH_DST_ADDR_HASH_DST_ADDR_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_TYPE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_TYPE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_TYPE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HASH_DST_ADDR_HASH_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_DMA_CTRL
// Register Offset : 0x7050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_DMA_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7050<<0))
#define CE7_DMA_CTRL_DMA_DONEINTEN_FIELD_OFFSET 10
#define CE7_DMA_CTRL_DMA_DONEINTEN_FIELD_SIZE 1
#define CE7_DMA_CTRL_DMA_GO_FIELD_OFFSET 0
#define CE7_DMA_CTRL_DMA_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_CTRL_DMA_DONEINTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_CTRL_DMA_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR
// Register Offset : 0x7054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7054<<0))
#define CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_OFFSET 0
#define CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H
// Register Offset : 0x7058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7058<<0))
#define CE7_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_OFFSET 8
#define CE7_DMA_SRC_ADDR_H_DMA_SRC_TYPE_FIELD_SIZE 3
#define CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_OFFSET 0
#define CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR
// Register Offset : 0x705c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x705c<<0))
#define CE7_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_OFFSET 0
#define CE7_DMA_DST_ADDR_DMA_DST_ADDR_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_DMA_DST_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H
// Register Offset : 0x7060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7060<<0))
#define CE7_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_OFFSET 8
#define CE7_DMA_DST_ADDR_H_DMA_DST_TYPE_FIELD_SIZE 3
#define CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_OFFSET 0
#define CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_TYPE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_TYPE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_TYPE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_DMA_LEN
// Register Offset : 0x7064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_DMA_LEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7064<<0))
#define CE7_DMA_LEN_DMA_LEN_FIELD_OFFSET 0
#define CE7_DMA_LEN_DMA_LEN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_DMA_LEN_DMA_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_TRNG_STATUS
// Register Offset : 0x7100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_TRNG_STATUS (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7100<<0))
#define CE7_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_OFFSET 1
#define CE7_TRNG_STATUS_RNG_SEQ_RUNNING_FIELD_SIZE 1
#define CE7_TRNG_STATUS_RNG_READY_FIELD_OFFSET 0
#define CE7_TRNG_STATUS_RNG_READY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_STATUS_RNG_SEQ_RUNNING    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_STATUS_RNG_READY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0
// Register Offset : 0x7104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7104<<0))
#define CE7_TRNG_NUM0_TRNG_NUM0_FIELD_OFFSET 0
#define CE7_TRNG_NUM0_TRNG_NUM0_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM0_TRNG_NUM0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1
// Register Offset : 0x7108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7108<<0))
#define CE7_TRNG_NUM1_TRNG_NUM1_FIELD_OFFSET 0
#define CE7_TRNG_NUM1_TRNG_NUM1_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_TRNG_NUM1_TRNG_NUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM
// Register Offset : 0x7114
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7114<<0))
#define CE7_HRNG_NUM_HRNG_NUM_FIELD_OFFSET 0
#define CE7_HRNG_NUM_HRNG_NUM_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_HRNG_NUM_HRNG_NUM_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_SKC_CTRL
// Register Offset : 0x7120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_SKC_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7120<<0))
#define CE7_SKC_CTRL_SKC_CMD_FIELD_OFFSET 8
#define CE7_SKC_CTRL_SKC_CMD_FIELD_SIZE 3
#define CE7_SKC_CTRL_SKC_GO_FIELD_OFFSET 0
#define CE7_SKC_CTRL_SKC_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_CTRL_SKC_CMD_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_CTRL_SKC_CMD_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_CTRL_SKC_CMD_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_CTRL_SKC_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR
// Register Offset : 0x7124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7124<<0))
#define CE7_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_OFFSET 24
#define CE7_SKC_RNG_ADDR_SKC_RNG_SECURE_FIELD_SIZE 1
#define CE7_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_OFFSET 16
#define CE7_SKC_RNG_ADDR_SKC_RNG_LEN_FIELD_SIZE 7
#define CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_OFFSET 0
#define CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_FIELD_SIZE 13

#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_SECURE    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_LEN_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_LEN_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_LEN_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_LEN_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_LEN_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_LEN_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_LEN_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_SKC_KEYBLOB_CTRL
// Register Offset : 0x7128
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_SKC_KEYBLOB_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7128<<0))
#define CE7_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_OFFSET 0
#define CE7_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE7_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_INTEN
// Register Offset : 0x7140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_INTEN (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7140<<0))
#define CE7_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 11
#define CE7_INTEN_HASH_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE7_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 10
#define CE7_INTEN_CIPHER_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE7_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 9
#define CE7_INTEN_SKC_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE7_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_OFFSET 8
#define CE7_INTEN_DMA_INTEGRITY_ERROR_INTEN_FIELD_SIZE 1
#define CE7_INTEN_HASH_DONE_INTEN_FIELD_OFFSET 3
#define CE7_INTEN_HASH_DONE_INTEN_FIELD_SIZE 1
#define CE7_INTEN_CIPHER_DONE_INTEN_FIELD_OFFSET 2
#define CE7_INTEN_CIPHER_DONE_INTEN_FIELD_SIZE 1
#define CE7_INTEN_SKC_DONE_INTEN_FIELD_OFFSET 1
#define CE7_INTEN_SKC_DONE_INTEN_FIELD_SIZE 1
#define CE7_INTEN_DMA_DONE_INTEN_FIELD_OFFSET 0
#define CE7_INTEN_DMA_DONE_INTEN_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE7_INTEN_HASH_INTEGRITY_ERROR_INTEN    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTEN_CIPHER_INTEGRITY_ERROR_INTEN    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTEN_SKC_INTEGRITY_ERROR_INTEN    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTEN_DMA_INTEGRITY_ERROR_INTEN    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTEN_HASH_DONE_INTEN    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTEN_CIPHER_DONE_INTEN    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTEN_SKC_DONE_INTEN    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTEN_DMA_DONE_INTEN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_INTSTAT
// Register Offset : 0x7144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_INTSTAT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7144<<0))
#define CE7_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 11
#define CE7_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE7_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 10
#define CE7_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE7_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 9
#define CE7_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE7_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_OFFSET 8
#define CE7_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT_FIELD_SIZE 1
#define CE7_INTSTAT_HASH_DONE_INTSTAT_FIELD_OFFSET 3
#define CE7_INTSTAT_HASH_DONE_INTSTAT_FIELD_SIZE 1
#define CE7_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_OFFSET 2
#define CE7_INTSTAT_CIPHER_DONE_INTSTAT_FIELD_SIZE 1
#define CE7_INTSTAT_SKC_DONE_INTSTAT_FIELD_OFFSET 1
#define CE7_INTSTAT_SKC_DONE_INTSTAT_FIELD_SIZE 1
#define CE7_INTSTAT_DMA_DONE_INTSTAT_FIELD_OFFSET 0
#define CE7_INTSTAT_DMA_DONE_INTSTAT_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE7_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTSTAT_HASH_DONE_INTSTAT    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTSTAT_CIPHER_DONE_INTSTAT    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTSTAT_SKC_DONE_INTSTAT    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTSTAT_DMA_DONE_INTSTAT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_CE7_INTCLR
// Register Offset : 0x7148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_CE7_INTCLR (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x7148<<0))
#define CE7_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 11
#define CE7_INTCLR_HASH_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE7_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 10
#define CE7_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE7_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 9
#define CE7_INTCLR_SKC_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE7_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_OFFSET 8
#define CE7_INTCLR_DMA_INTEGRITY_ERROR_INTCLR_FIELD_SIZE 1
#define CE7_INTCLR_HASH_DONE_INTCLR_FIELD_OFFSET 3
#define CE7_INTCLR_HASH_DONE_INTCLR_FIELD_SIZE 1
#define CE7_INTCLR_CIPHER_DONE_INTCLR_FIELD_OFFSET 2
#define CE7_INTCLR_CIPHER_DONE_INTCLR_FIELD_SIZE 1
#define CE7_INTCLR_SKC_DONE_INTCLR_FIELD_OFFSET 1
#define CE7_INTCLR_SKC_DONE_INTCLR_FIELD_SIZE 1
#define CE7_INTCLR_DMA_DONE_INTCLR_FIELD_OFFSET 0
#define CE7_INTCLR_DMA_DONE_INTCLR_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_CE7_INTCLR_HASH_INTEGRITY_ERROR_INTCLR    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTCLR_HASH_DONE_INTCLR    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTCLR_CIPHER_DONE_INTCLR    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTCLR_SKC_DONE_INTCLR    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_CE7_INTCLR_DMA_DONE_INTCLR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_SECURE_CTRL
// Register Offset : 0x8000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_SECURE_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8000<<0))
#define SECURE_CTRL_CE_SRAM_SIZE_VIO_FIELD_OFFSET 24
#define SECURE_CTRL_CE_SRAM_SIZE_VIO_FIELD_SIZE 8
#define SECURE_CTRL_SRAM_SIZE_TOTAL_VIO_FIELD_OFFSET 17
#define SECURE_CTRL_SRAM_SIZE_TOTAL_VIO_FIELD_SIZE 1
#define SECURE_CTRL_PKE_CM_DISABLE_FIELD_OFFSET 16
#define SECURE_CTRL_PKE_CM_DISABLE_FIELD_SIZE 1
#define SECURE_CTRL_SECURE_VIOLATION_STATUS_FIELD_OFFSET 8
#define SECURE_CTRL_SECURE_VIOLATION_STATUS_FIELD_SIZE 8
#define SECURE_CTRL_SECURE_VIOLATION_ENABLE_FIELD_OFFSET 0
#define SECURE_CTRL_SECURE_VIOLATION_ENABLE_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_CE_SRAM_SIZE_VIO_7    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_CE_SRAM_SIZE_VIO_6    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_CE_SRAM_SIZE_VIO_5    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_CE_SRAM_SIZE_VIO_4    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_CE_SRAM_SIZE_VIO_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_CE_SRAM_SIZE_VIO_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_CE_SRAM_SIZE_VIO_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_CE_SRAM_SIZE_VIO_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SRAM_SIZE_TOTAL_VIO    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_PKE_CM_DISABLE    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_STATUS_7    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_STATUS_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_STATUS_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_STATUS_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_STATUS_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_STATUS_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_STATUS_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_STATUS_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_ENABLE_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_ENABLE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_ENABLE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_ENABLE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_ENABLE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_ENABLE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_ENABLE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_SECURE_CTRL_SECURE_VIOLATION_ENABLE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_SESRAM_SIZE
// Register Offset : 0x8004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_SESRAM_SIZE (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8004<<0))
#define SESRAM_SIZE_CE3_RAM_SIZE_FIELD_OFFSET 24
#define SESRAM_SIZE_CE3_RAM_SIZE_FIELD_SIZE 7
#define SESRAM_SIZE_CE2_RAM_SIZE_FIELD_OFFSET 16
#define SESRAM_SIZE_CE2_RAM_SIZE_FIELD_SIZE 7
#define SESRAM_SIZE_CE1_RAM_SIZE_FIELD_OFFSET 8
#define SESRAM_SIZE_CE1_RAM_SIZE_FIELD_SIZE 7
#define SESRAM_SIZE_CE0_RAM_SIZE_FIELD_OFFSET 0
#define SESRAM_SIZE_CE0_RAM_SIZE_FIELD_SIZE 7

#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE3_RAM_SIZE_6    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE3_RAM_SIZE_5    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE3_RAM_SIZE_4    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE3_RAM_SIZE_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE3_RAM_SIZE_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE3_RAM_SIZE_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE3_RAM_SIZE_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE2_RAM_SIZE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE2_RAM_SIZE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE2_RAM_SIZE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE2_RAM_SIZE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE2_RAM_SIZE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE2_RAM_SIZE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE2_RAM_SIZE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE1_RAM_SIZE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE1_RAM_SIZE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE1_RAM_SIZE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE1_RAM_SIZE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE1_RAM_SIZE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE1_RAM_SIZE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE1_RAM_SIZE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE0_RAM_SIZE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE0_RAM_SIZE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE0_RAM_SIZE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE0_RAM_SIZE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE0_RAM_SIZE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE0_RAM_SIZE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CE0_RAM_SIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT
// Register Offset : 0x8008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8008<<0))
#define SESRAM_SIZE_CONT_CE7_RAM_SIZE_FIELD_OFFSET 24
#define SESRAM_SIZE_CONT_CE7_RAM_SIZE_FIELD_SIZE 7
#define SESRAM_SIZE_CONT_CE6_RAM_SIZE_FIELD_OFFSET 16
#define SESRAM_SIZE_CONT_CE6_RAM_SIZE_FIELD_SIZE 7
#define SESRAM_SIZE_CONT_CE5_RAM_SIZE_FIELD_OFFSET 8
#define SESRAM_SIZE_CONT_CE5_RAM_SIZE_FIELD_SIZE 7
#define SESRAM_SIZE_CONT_CE4_RAM_SIZE_FIELD_OFFSET 0
#define SESRAM_SIZE_CONT_CE4_RAM_SIZE_FIELD_SIZE 7

#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE7_RAM_SIZE_6    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE7_RAM_SIZE_5    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE7_RAM_SIZE_4    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE7_RAM_SIZE_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE7_RAM_SIZE_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE7_RAM_SIZE_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE7_RAM_SIZE_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE6_RAM_SIZE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE6_RAM_SIZE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE6_RAM_SIZE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE6_RAM_SIZE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE6_RAM_SIZE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE6_RAM_SIZE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE6_RAM_SIZE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE5_RAM_SIZE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE5_RAM_SIZE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE5_RAM_SIZE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE5_RAM_SIZE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE5_RAM_SIZE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE5_RAM_SIZE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE5_RAM_SIZE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE4_RAM_SIZE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE4_RAM_SIZE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE4_RAM_SIZE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE4_RAM_SIZE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE4_RAM_SIZE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE4_RAM_SIZE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SIZE_CONT_CE4_RAM_SIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_SESRAM_SASIZE
// Register Offset : 0x800c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_SESRAM_SASIZE (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x800c<<0))
#define SESRAM_SASIZE_CE3_RAM_SASIZE_FIELD_OFFSET 24
#define SESRAM_SASIZE_CE3_RAM_SASIZE_FIELD_SIZE 7
#define SESRAM_SASIZE_CE2_RAM_SASIZE_FIELD_OFFSET 16
#define SESRAM_SASIZE_CE2_RAM_SASIZE_FIELD_SIZE 7
#define SESRAM_SASIZE_CE1_RAM_SASIZE_FIELD_OFFSET 8
#define SESRAM_SASIZE_CE1_RAM_SASIZE_FIELD_SIZE 7
#define SESRAM_SASIZE_CE0_RAM_SASIZE_FIELD_OFFSET 0
#define SESRAM_SASIZE_CE0_RAM_SASIZE_FIELD_SIZE 7

#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE3_RAM_SASIZE_6    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE3_RAM_SASIZE_5    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE3_RAM_SASIZE_4    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE3_RAM_SASIZE_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE3_RAM_SASIZE_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE3_RAM_SASIZE_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE3_RAM_SASIZE_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE2_RAM_SASIZE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE2_RAM_SASIZE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE2_RAM_SASIZE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE2_RAM_SASIZE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE2_RAM_SASIZE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE2_RAM_SASIZE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE2_RAM_SASIZE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE1_RAM_SASIZE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE1_RAM_SASIZE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE1_RAM_SASIZE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE1_RAM_SASIZE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE1_RAM_SASIZE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE1_RAM_SASIZE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE1_RAM_SASIZE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE0_RAM_SASIZE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE0_RAM_SASIZE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE0_RAM_SASIZE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE0_RAM_SASIZE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE0_RAM_SASIZE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE0_RAM_SASIZE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CE0_RAM_SASIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT
// Register Offset : 0x8010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8010<<0))
#define SESRAM_SASIZE_CONT_CE7_RAM_SASIZE_FIELD_OFFSET 24
#define SESRAM_SASIZE_CONT_CE7_RAM_SASIZE_FIELD_SIZE 7
#define SESRAM_SASIZE_CONT_CE6_RAM_SASIZE_FIELD_OFFSET 16
#define SESRAM_SASIZE_CONT_CE6_RAM_SASIZE_FIELD_SIZE 7
#define SESRAM_SASIZE_CONT_CE5_RAM_SASIZE_FIELD_OFFSET 8
#define SESRAM_SASIZE_CONT_CE5_RAM_SASIZE_FIELD_SIZE 7
#define SESRAM_SASIZE_CONT_CE4_RAM_SASIZE_FIELD_OFFSET 0
#define SESRAM_SASIZE_CONT_CE4_RAM_SASIZE_FIELD_SIZE 7

#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE_6    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE_5    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE_4    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE_3    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE_2    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE_1    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE_0    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE_6    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE_5    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE_4    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK
// Register Offset : 0x8014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8014<<0))
#define VCE_SINATURE_MASK_VCE_SINATURE_MASK_FIELD_OFFSET 0
#define VCE_SINATURE_MASK_VCE_SINATURE_MASK_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_VCE_SINATURE_MASK_VCE_SINATURE_MASK_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_HRNG_CTRL
// Register Offset : 0x8020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_HRNG_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8020<<0))
#define HRNG_CTRL_HRNG_LOAD_CNT_FIELD_OFFSET 8
#define HRNG_CTRL_HRNG_LOAD_CNT_FIELD_SIZE 4
#define HRNG_CTRL_NOISE_ENABLE_FIELD_OFFSET 0
#define HRNG_CTRL_NOISE_ENABLE_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_HRNG_CTRL_HRNG_LOAD_CNT_3    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_CTRL_HRNG_LOAD_CNT_2    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_CTRL_HRNG_LOAD_CNT_1    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_CTRL_HRNG_LOAD_CNT_0    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_CTRL_NOISE_ENABLE    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL
// Register Offset : 0x8024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8024<<0))
#define HRNG_SEED_CTRL_LOAD_SEED_GO_FIELD_OFFSET 31
#define HRNG_SEED_CTRL_LOAD_SEED_GO_FIELD_SIZE 1
#define HRNG_SEED_CTRL_SEED_NUM_FIELD_OFFSET 0
#define HRNG_SEED_CTRL_SEED_NUM_FIELD_SIZE 31

#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_LOAD_SEED_GO    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_HRNG_SEED_CTRL_SEED_NUM_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_CTRL
// Register Offset : 0x8030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_CTRL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8030<<0))
#define TRNG_CTRL_CE_TRNG_SEQ_GO_FIELD_OFFSET 0
#define TRNG_CTRL_CE_TRNG_SEQ_GO_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_TRNG_CTRL_CE_TRNG_SEQ_GO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_CONTROL
// Register Offset : 0x8100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_CONTROL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8100<<0))
#define TRNG_CONTROL_TRNG_FIFOWRITESTARTUP_FIELD_OFFSET 20
#define TRNG_CONTROL_TRNG_FIFOWRITESTARTUP_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_NB128BITBLOCKS_FIELD_OFFSET 16
#define TRNG_CONTROL_TRNG_NB128BITBLOCKS_FIELD_SIZE 4
#define TRNG_CONTROL_TRNG_AIS31TESTSEL_FIELD_OFFSET 15
#define TRNG_CONTROL_TRNG_AIS31TESTSEL_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_HEALTHTESTSEL_FIELD_OFFSET 14
#define TRNG_CONTROL_TRNG_HEALTHTESTSEL_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_AIS31BYPASS_FIELD_OFFSET 13
#define TRNG_CONTROL_TRNG_AIS31BYPASS_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_HEALTHTESTBYPASS_FIELD_OFFSET 12
#define TRNG_CONTROL_TRNG_HEALTHTESTBYPASS_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_FORCERUN_FIELD_OFFSET 11
#define TRNG_CONTROL_TRNG_FORCERUN_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_INTENALM_FIELD_OFFSET 10
#define TRNG_CONTROL_TRNG_INTENALM_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_INTENPRE_FIELD_OFFSET 9
#define TRNG_CONTROL_TRNG_INTENPRE_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_SOFTRESET_FIELD_OFFSET 8
#define TRNG_CONTROL_TRNG_SOFTRESET_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_INTENFULL_FIELD_OFFSET 7
#define TRNG_CONTROL_TRNG_INTENFULL_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_INTENPROP_FIELD_OFFSET 5
#define TRNG_CONTROL_TRNG_INTENPROP_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_INTENREP_FIELD_OFFSET 4
#define TRNG_CONTROL_TRNG_INTENREP_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_CONDBYPASS_FIELD_OFFSET 3
#define TRNG_CONTROL_TRNG_CONDBYPASS_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_TESTEN_FIELD_OFFSET 2
#define TRNG_CONTROL_TRNG_TESTEN_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_LFSREN_FIELD_OFFSET 1
#define TRNG_CONTROL_TRNG_LFSREN_FIELD_SIZE 1
#define TRNG_CONTROL_TRNG_ENABLE_FIELD_OFFSET 0
#define TRNG_CONTROL_TRNG_ENABLE_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_FIFOWRITESTARTUP    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_NB128BITBLOCKS_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_NB128BITBLOCKS_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_NB128BITBLOCKS_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_NB128BITBLOCKS_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_AIS31TESTSEL    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_HEALTHTESTSEL    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_AIS31BYPASS    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_HEALTHTESTBYPASS    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_FORCERUN    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_INTENALM    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_INTENPRE    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_SOFTRESET    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_INTENFULL    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_INTENPROP    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_INTENREP    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_CONDBYPASS    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_TESTEN    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_LFSREN    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CONTROL_TRNG_ENABLE    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL
// Register Offset : 0x8104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8104<<0))
#define TRNG_FIFOLEVEL_TRNG_FIFOTHD_FIELD_OFFSET 0
#define TRNG_FIFOLEVEL_TRNG_FIFOTHD_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFOLEVEL_TRNG_FIFOTHD_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH
// Register Offset : 0x810c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x810c<<0))
#define TRNG_FIFODEPTH_TRNG_FIFODEPTH_FIELD_OFFSET 0
#define TRNG_FIFODEPTH_TRNG_FIFODEPTH_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_FIFODEPTH_TRNG_FIFODEPTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_KEY0REG
// Register Offset : 0x8110
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_KEY0REG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8110<<0))
#define TRNG_KEY0REG_TRNG_KEY0REG_FIELD_OFFSET 0
#define TRNG_KEY0REG_TRNG_KEY0REG_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY0REG_TRNG_KEY0REG_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_KEY1REG
// Register Offset : 0x8114
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_KEY1REG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8114<<0))
#define TRNG_KEY1REG_TRNG_KEY1REG_FIELD_OFFSET 0
#define TRNG_KEY1REG_TRNG_KEY1REG_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY1REG_TRNG_KEY1REG_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_KEY2REG
// Register Offset : 0x8118
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_KEY2REG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8118<<0))
#define TRNG_KEY2REG_TRNG_KEY2REG_FIELD_OFFSET 0
#define TRNG_KEY2REG_TRNG_KEY2REG_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY2REG_TRNG_KEY2REG_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_KEY3REG
// Register Offset : 0x811c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_KEY3REG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x811c<<0))
#define TRNG_KEY3REG_TRNG_KEY3REG_FIELD_OFFSET 0
#define TRNG_KEY3REG_TRNG_KEY3REG_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_KEY3REG_TRNG_KEY3REG_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_TESTDATA
// Register Offset : 0x8120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_TESTDATA (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8120<<0))
#define TRNG_TESTDATA_TRNG_TESTDATA_FIELD_OFFSET 0
#define TRNG_TESTDATA_TRNG_TESTDATA_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_TESTDATA_TRNG_TESTDATA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG
// Register Offset : 0x8124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8124<<0))
#define TRNG_REPTHRESREG_TRNG_REPTHRESREG_FIELD_OFFSET 0
#define TRNG_REPTHRESREG_TRNG_REPTHRESREG_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_REPTHRESREG_TRNG_REPTHRESREG_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG
// Register Offset : 0x8128
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8128<<0))
#define TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_FIELD_OFFSET 0
#define TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_STATUS
// Register Offset : 0x8130
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_STATUS (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8130<<0))
#define TRNG_STATUS_TRNG_FIFOACCFAIL_FIELD_OFFSET 11
#define TRNG_STATUS_TRNG_FIFOACCFAIL_FIELD_SIZE 1
#define TRNG_STATUS_TRNG_STARTUPFAIL_FIELD_OFFSET 10
#define TRNG_STATUS_TRNG_STARTUPFAIL_FIELD_SIZE 1
#define TRNG_STATUS_TRNG_ALMINT_FIELD_OFFSET 9
#define TRNG_STATUS_TRNG_ALMINT_FIELD_SIZE 1
#define TRNG_STATUS_TRNG_PREINT_FIELD_OFFSET 8
#define TRNG_STATUS_TRNG_PREINT_FIELD_SIZE 1
#define TRNG_STATUS_TRNG_FULLINT_FIELD_OFFSET 7
#define TRNG_STATUS_TRNG_FULLINT_FIELD_SIZE 1
#define TRNG_STATUS_TRNG_PROPFAIL_FIELD_OFFSET 5
#define TRNG_STATUS_TRNG_PROPFAIL_FIELD_SIZE 1
#define TRNG_STATUS_TRNG_REPFAIL_FIELD_OFFSET 4
#define TRNG_STATUS_TRNG_REPFAIL_FIELD_SIZE 1
#define TRNG_STATUS_TRNG_STATE_FIELD_OFFSET 1
#define TRNG_STATUS_TRNG_STATE_FIELD_SIZE 3
#define TRNG_STATUS_TRNG_TESTDATABUSY_FIELD_OFFSET 0
#define TRNG_STATUS_TRNG_TESTDATABUSY_FIELD_SIZE 1

#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_FIFOACCFAIL    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_STARTUPFAIL    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_ALMINT    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_PREINT    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_FULLINT    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_PROPFAIL    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_REPFAIL    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_STATE_2    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_STATE_1    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_STATE_0    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_STATUS_TRNG_TESTDATABUSY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL
// Register Offset : 0x8134
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8134<<0))
#define TRNG_INITWAITVAL_TRNG_INITWAITVAL_FIELD_OFFSET 0
#define TRNG_INITWAITVAL_TRNG_INITWAITVAL_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_INITWAITVAL_TRNG_INITWAITVAL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC
// Register Offset : 0x8138
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8138<<0))
#define TRNG_DISABLEOSC_TRNG_DISABLEOS0_FIELD_OFFSET 0
#define TRNG_DISABLEOSC_TRNG_DISABLEOS0_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC_TRNG_DISABLEOS0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1
// Register Offset : 0x813c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x813c<<0))
#define TRNG_DISABLEOSC1_TRNG_DISABLEOS1_FIELD_OFFSET 0
#define TRNG_DISABLEOSC1_TRNG_DISABLEOS1_FIELD_SIZE 32

#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_31    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_30    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_29    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_28    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_27    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_26    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_25    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_24    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_23    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_22    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_21    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_20    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_19    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_18    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_17    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_16    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_DISABLEOSC1_TRNG_DISABLEOS1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL
// Register Offset : 0x8140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8140<<0))
#define TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_FIELD_OFFSET 0
#define TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_CLKDIV
// Register Offset : 0x8144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_CLKDIV (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8144<<0))
#define TRNG_CLKDIV_TRNG_CLKDIV_FIELD_OFFSET 0
#define TRNG_CLKDIV_TRNG_CLKDIV_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_TRNG_CLKDIV_TRNG_CLKDIV_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CLKDIV_TRNG_CLKDIV_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CLKDIV_TRNG_CLKDIV_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CLKDIV_TRNG_CLKDIV_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CLKDIV_TRNG_CLKDIV_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CLKDIV_TRNG_CLKDIV_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CLKDIV_TRNG_CLKDIV_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_CLKDIV_TRNG_CLKDIV_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0
// Register Offset : 0x8148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8148<<0))
#define TRNG_AIS31CONF0_TRNG_ONLINETHRESH_FIELD_OFFSET 16
#define TRNG_AIS31CONF0_TRNG_ONLINETHRESH_FIELD_SIZE 16
#define TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_FIELD_OFFSET 0
#define TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_ONLINETHRESH_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1
// Register Offset : 0x814c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x814c<<0))
#define TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_FIELD_OFFSET 16
#define TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_FIELD_SIZE 16
#define TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_FIELD_OFFSET 0
#define TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2
// Register Offset : 0x8150
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2 (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8150<<0))
#define TRNG_AIS31CONF2_TRNG_HMAX_FIELD_OFFSET 16
#define TRNG_AIS31CONF2_TRNG_HMAX_FIELD_SIZE 16
#define TRNG_AIS31CONF2_TRNG_HMIN_FIELD_OFFSET 0
#define TRNG_AIS31CONF2_TRNG_HMIN_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_15    (BIT_(31))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_14    (BIT_(30))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_13    (BIT_(29))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_12    (BIT_(28))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_11    (BIT_(27))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_10    (BIT_(26))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_9    (BIT_(25))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_8    (BIT_(24))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_7    (BIT_(23))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_6    (BIT_(22))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_5    (BIT_(21))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_4    (BIT_(20))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_3    (BIT_(19))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_2    (BIT_(18))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_1    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMAX_0    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31CONF2_TRNG_HMIN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS
// Register Offset : 0x8154
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8154<<0))
#define TRNG_AIS31STATUS_TRNG_PRELIMNOISEALARMREP_FIELD_OFFSET 17
#define TRNG_AIS31STATUS_TRNG_PRELIMNOISEALARMREP_FIELD_SIZE 1
#define TRNG_AIS31STATUS_TRNG_PRELIMNOISEALARMRNG_FIELD_OFFSET 16
#define TRNG_AIS31STATUS_TRNG_PRELIMNOISEALARMRNG_FIELD_SIZE 1
#define TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_FIELD_OFFSET 0
#define TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_FIELD_SIZE 16

#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_PRELIMNOISEALARMREP    (BIT_(17))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_PRELIMNOISEALARMRNG    (BIT_(16))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_15    (BIT_(15))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_14    (BIT_(14))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_13    (BIT_(13))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_12    (BIT_(12))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_11    (BIT_(11))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_10    (BIT_(10))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_9    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_8    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_HWCONF
// Register Offset : 0x8158
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_HWCONF (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8158<<0))
#define TRNG_HWCONF_TRNG_AIS31FULL_FIELD_OFFSET 9
#define TRNG_HWCONF_TRNG_AIS31FULL_FIELD_SIZE 1
#define TRNG_HWCONF_TRNG_AIS31_FIELD_OFFSET 8
#define TRNG_HWCONF_TRNG_AIS31_FIELD_SIZE 1
#define TRNG_HWCONF_TRNG_NUMBOFRINGS_FIELD_OFFSET 0
#define TRNG_HWCONF_TRNG_NUMBOFRINGS_FIELD_SIZE 8

#define BIT_AP_APB_CRYPTOENGINE_TRNG_HWCONF_TRNG_AIS31FULL    (BIT_(9))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_HWCONF_TRNG_AIS31    (BIT_(8))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_HWCONF_TRNG_NUMBOFRINGS_7    (BIT_(7))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_HWCONF_TRNG_NUMBOFRINGS_6    (BIT_(6))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_HWCONF_TRNG_NUMBOFRINGS_5    (BIT_(5))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_HWCONF_TRNG_NUMBOFRINGS_4    (BIT_(4))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_HWCONF_TRNG_NUMBOFRINGS_3    (BIT_(3))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_HWCONF_TRNG_NUMBOFRINGS_2    (BIT_(2))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_HWCONF_TRNG_NUMBOFRINGS_1    (BIT_(1))
#define BIT_AP_APB_CRYPTOENGINE_TRNG_HWCONF_TRNG_NUMBOFRINGS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_CRYPTOENGINE_TRNG_RESERVE_MEM
// Register Offset : 0x8180
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_CRYPTOENGINE_TRNG_RESERVE_MEM (CRYPTOENGINE_APB_AB0_BASE_ADDR + (0x8180<<0))
#endif
