m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2
vdff
Z0 !s110 1734890724
!i10b 1
!s100 Pb?Vl^T[XAL7HY5GD4kJG3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IHaQgdl1oj<lYzTBIbOLaJ3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3
w1734766620
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v
!i122 85
L0 1 10
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1734890724.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vdff_tb
R0
!i10b 1
!s100 eh;ZKZHnhBa9hjQ5L9o3R2
R1
IcYAlS:T[2@Uo_Xh0Pi?Tk1
R2
R3
w1734890518
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v
!i122 86
Z8 L0 2 40
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v|
!i113 1
R6
R7
vgated_d_latch
R0
!i10b 1
!s100 E^g_W6H;>=_k4FZd2j@i[1
R1
IAWRVmdAGkoC:Cef613<8d2
R2
R3
w1734764427
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v
!i122 82
L0 1 14
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v|
!s90 -reportprogress|300|-work|CA3|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v|
!i113 1
o-work CA3
R7
vgated_d_latch_tb
R0
!i10b 1
!s100 AD@ig711Z[W;ln5nXJ=023
R1
IIk^dPR7N>D3f4eFgC@2Z:1
R2
R3
w1734890689
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v
!i122 83
R8
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v|
!i113 1
R6
R7
vgrain
!s110 1734919193
!i10b 1
!s100 b7LYN98`l9g[ao:A_kN4S3
R1
IR>Q7bT=zhzYidlB`_R2EI1
R2
R3
w1734919185
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain.v
!i122 115
L0 1 56
R4
r1
!s85 0
31
!s108 1734919193.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain.v|
!i113 1
R6
R7
vgrain_tb
!s110 1734913552
!i10b 1
!s100 <?eW;hSA21GXG2cE[D7[m1
R1
I6bKOe9@;XLkVW9dbT6^B51
R2
R3
w1734913544
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB.v
!i122 107
L0 2 54
R4
r1
!s85 0
31
!s108 1734913551.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB.v|
!i113 1
R6
R7
vgrain_tb1
Z9 !s110 1734930097
!i10b 1
!s100 dSc7C2<gb7a;0E7k=nW5h0
R1
IJAaW1Fc^247RU6`3PWR9m2
R2
R3
w1734930005
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB1.v
!i122 125
Z10 L0 2 44
R4
r1
!s85 0
31
Z11 !s108 1734930097.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB1.v|
!i113 1
R6
R7
vgrain_tb2
R9
!i10b 1
!s100 3mXOk=4S[11LTFiD8Il<32
R1
I[ADgX<]TaaCF1iDFJ;Skj0
R2
R3
w1734930012
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB2.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB2.v
!i122 126
R10
R4
r1
!s85 0
31
R11
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB2.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB2.v|
!i113 1
R6
R7
vlfsr
Z12 !s110 1734890725
!i10b 1
!s100 >nIGV9GNXX[mOWZ6[jkn`0
R1
IYLfE55>j0H@@@<aCIoT[=2
R2
R3
w1734813173
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v
!i122 89
L0 1 28
R4
r1
!s85 0
31
Z13 !s108 1734890725.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v|
!i113 1
R6
R7
vlfsr_tb
!s110 1734916827
!i10b 1
!s100 d:e5:GVngmjZWboMM[SYD0
R1
IRW<nC<F0VSe7e@jSKkW3N2
R2
R3
w1734916796
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v
!i122 108
Z14 L0 2 52
R4
r1
!s85 0
31
!s108 1734916827.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v|
!i113 1
R6
R7
vlfsr_tb1
!s110 1734925402
!i10b 1
!s100 883;b2>>82`OT2lnO]8jM2
R1
IF9AJd40jlNb1`dofzi:Ng0
R2
R3
w1734925392
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB1.v
!i122 119
Z15 L0 2 42
R4
r1
!s85 0
31
!s108 1734925402.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB1.v|
!i113 1
R6
R7
vlfsr_tb2
!s110 1734925631
!i10b 1
!s100 P=T>KXg:O_iDo[nLHCj8<1
R1
IHef3jQ7]a_^YhB3lER3mE1
R2
R3
w1734925621
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB2.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB2.v
!i122 120
R15
R4
r1
!s85 0
31
!s108 1734925631.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB2.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB2.v|
!i113 1
R6
R7
vmux2to1
R0
!i10b 1
!s100 z;I3Q8LEMWhPgGfADFfiW1
R1
I17UPkI6QgXoOH57lVGG7j2
R2
R3
w1734762208
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v
!i122 84
L0 1 7
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v|
!i113 1
R6
R7
vnfsr
!s110 1734911280
!i10b 1
!s100 56[D?mPoEV4EZRSUZ=Ree2
R1
IS[o77fNDaD=VAi:k[hUcK3
R2
R3
w1734911250
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR.v
!i122 101
L0 1 31
R4
r1
!s85 0
31
!s108 1734911280.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR.v|
!i113 1
R6
R7
vnfsr_tb
!s110 1734911398
!i10b 1
!s100 kfMRMDoUOl[7nzi^ZF@^B0
R1
I6`KeiS]>O_]EW2>PF<4G]1
R2
R3
w1734911390
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB.v
!i122 103
R14
R4
r1
!s85 0
31
!s108 1734911398.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB.v|
!i113 1
R6
R7
vnfsr_tb1
Z16 !s110 1734926265
!i10b 1
!s100 I:FNz[[kVESn1STibhI9h1
R1
I`N<4OCDYO?Aa2D?0N0RQi0
R2
R3
w1734926127
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB1.v
!i122 123
R15
R4
r1
!s85 0
31
Z17 !s108 1734926265.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB1.v|
!i113 1
R6
R7
vnfsr_tb2
R16
!i10b 1
!s100 XEPhmYbHljYo;KT>clf:a3
R1
I0;YL^3<KM5e[BP3g51;P20
R2
R3
w1734926134
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB2.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB2.v
!i122 124
R15
R4
r1
!s85 0
31
R17
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB2.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB2.v|
!i113 1
R6
R7
vshift_register_24
R12
!i10b 1
!s100 ?Yz?<CLC@UMb4a[SW=_LG0
R1
IETZkeBQ:M?NB3ekh9Nfee3
R2
R3
Z18 w1734885352
Z19 8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v
Z20 FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v
!i122 87
L0 1 39
R4
r1
!s85 0
31
R13
Z21 !s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v|
Z22 !s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v|
!i113 1
R6
R7
vshift_register_24_tb
R12
!i10b 1
!s100 Ofh[`9B]T2kg3ZQ8UE0[12
R1
I[WF8DBnVPo[JA^ke>`Kg>3
R2
R3
Z23 w1734890448
Z24 8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v
Z25 FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v
!i122 88
L0 2 46
R4
r1
!s85 0
31
R13
Z26 !s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v|
Z27 !s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v|
!i113 1
R6
R7
vshift_register_80
R12
!i10b 1
!s100 D016:e[ziCDX@l1Pj4M`<3
R1
IYWN[S^F]EegMbhOkLT]N?0
R2
R3
R18
R19
R20
!i122 87
L0 42 39
R4
r1
!s85 0
31
R13
R21
R22
!i113 1
R6
R7
vshift_register_80_tb
R12
!i10b 1
!s100 [=_GUnZkdJKLb2iESKaJ10
R1
IQUmoBLF@Tf`J;oN0P]GIU0
R2
R3
R23
R24
R25
!i122 88
L0 50 46
R4
r1
!s85 0
31
R13
R26
R27
!i113 1
R6
R7
