Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 23:23:34 2024
| Host         : LAPTOP-IJ1CABOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                429         
LUTAR-1    Warning           LUT drives async reset alert               16          
TIMING-18  Warning           Missing input or output delay              15          
TIMING-20  Warning           Non-clocked latch                          8           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (465)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (523)
5. checking no_input_delay (12)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (465)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/baudrate_gen/baud_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/receiver/received_reg/Q (HIGH)

 There are 333 register/latch pins with no clock driven by root clock pin: uartMyKeyboardToMyBasys/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (523)
--------------------------------------------------
 There are 523 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.263        0.000                      0                66166        0.179        0.000                      0                66166        4.500        0.000                       0                 33228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.263        0.000                      0                66166        0.179        0.000                      0                66166        4.500        0.000                       0                 33228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/addr_b_reg_reg[1]_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 0.456ns (4.798%)  route 9.048ns (95.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  vga/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          9.048    14.637    tsg/dual_p_ram/addr_b_reg_reg[11]_0[1]
    SLICE_X42Y14         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.442    14.783    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_10/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)       -0.028    14.900    tsg/dual_p_ram/addr_b_reg_reg[1]_replica_10
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/addr_b_reg_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 0.456ns (4.781%)  route 9.081ns (95.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  vga/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          9.081    14.670    tsg/dual_p_ram/addr_b_reg_reg[11]_0[1]
    SLICE_X60Y12         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.514    14.855    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_1/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X60Y12         FDRE (Setup_fdre_C_D)       -0.028    14.972    tsg/dual_p_ram/addr_b_reg_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/addr_b_reg_reg[1]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 0.456ns (4.833%)  route 8.979ns (95.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  vga/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          8.979    14.568    tsg/dual_p_ram/addr_b_reg_reg[11]_0[1]
    SLICE_X51Y13         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.447    14.788    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X51Y13         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_2/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X51Y13         FDRE (Setup_fdre_C_D)       -0.058    14.875    tsg/dual_p_ram/addr_b_reg_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/addr_b_reg_reg[0]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 0.419ns (4.422%)  route 9.057ns (95.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     5.552 r  vga/h_count_reg_reg[3]/Q
                         net (fo=56, routed)          9.057    14.609    tsg/dual_p_ram/addr_b_reg_reg[11]_0[0]
    SLICE_X0Y129         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[0]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.672    15.013    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[0]_replica_3/C
                         clock pessimism              0.187    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X0Y129         FDRE (Setup_fdre_C_D)       -0.242    14.923    tsg/dual_p_ram/addr_b_reg_reg[0]_replica_3
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/addr_b_reg_reg[1]_replica_20/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 0.456ns (4.849%)  route 8.948ns (95.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  vga/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          8.948    14.537    tsg/dual_p_ram/addr_b_reg_reg[11]_0[1]
    SLICE_X55Y19         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_20/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.441    14.782    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_20/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)       -0.058    14.869    tsg/dual_p_ram/addr_b_reg_reg[1]_replica_20
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/addr_b_reg_reg[0]_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 0.419ns (4.495%)  route 8.902ns (95.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     5.552 r  vga/h_count_reg_reg[3]/Q
                         net (fo=56, routed)          8.902    14.454    tsg/dual_p_ram/addr_b_reg_reg[11]_0[0]
    SLICE_X9Y127         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[0]_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.601    14.942    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[0]_replica_10/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X9Y127         FDRE (Setup_fdre_C_D)       -0.233    14.861    tsg/dual_p_ram/addr_b_reg_reg[0]_replica_10
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/addr_b_reg_reg[1]_replica_19/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 0.456ns (4.949%)  route 8.758ns (95.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  vga/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          8.758    14.347    tsg/dual_p_ram/addr_b_reg_reg[11]_0[1]
    SLICE_X53Y20         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_19/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.441    14.782    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_19/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X53Y20         FDRE (Setup_fdre_C_D)       -0.058    14.869    tsg/dual_p_ram/addr_b_reg_reg[1]_replica_19
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/addr_b_reg_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 0.419ns (4.561%)  route 8.767ns (95.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     5.552 r  vga/h_count_reg_reg[3]/Q
                         net (fo=56, routed)          8.767    14.319    tsg/dual_p_ram/addr_b_reg_reg[11]_0[0]
    SLICE_X8Y137         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.611    14.952    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X8Y137         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[0]_replica_2/C
                         clock pessimism              0.187    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X8Y137         FDRE (Setup_fdre_C_D)       -0.203    14.901    tsg/dual_p_ram/addr_b_reg_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/addr_b_reg_reg[0]_replica_29/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 0.419ns (4.589%)  route 8.712ns (95.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     5.552 r  vga/h_count_reg_reg[3]/Q
                         net (fo=56, routed)          8.712    14.264    tsg/dual_p_ram/addr_b_reg_reg[11]_0[0]
    SLICE_X24Y110        FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[0]_replica_29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.610    14.951    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X24Y110        FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[0]_replica_29/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X24Y110        FDRE (Setup_fdre_C_D)       -0.256    14.847    tsg/dual_p_ram/addr_b_reg_reg[0]_replica_29
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/addr_b_reg_reg[1]_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 0.456ns (4.972%)  route 8.715ns (95.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  vga/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          8.715    14.304    tsg/dual_p_ram/addr_b_reg_reg[11]_0[1]
    SLICE_X61Y22         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.504    14.845    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  tsg/dual_p_ram/addr_b_reg_reg[1]_replica_8/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)       -0.058    14.932    tsg/dual_p_ram/addr_b_reg_reg[1]_replica_8
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  0.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.582     1.465    tsg/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  tsg/pix_x1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  tsg/pix_x1_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     1.716    tsg/pix_x1_reg[4]
    SLICE_X5Y70          FDCE                                         r  tsg/pix_x2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.850     1.978    tsg/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  tsg/pix_x2_reg_reg[4]/C
                         clock pessimism             -0.513     1.465    
    SLICE_X5Y70          FDCE (Hold_fdce_C_D)         0.072     1.537    tsg/pix_x2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tsg/dual_p_ram/pulserReset/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dual_p_ram/pulserReset/d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.562     1.445    tsg/dual_p_ram/pulserReset/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  tsg/dual_p_ram/pulserReset/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  tsg/dual_p_ram/pulserReset/state_reg/Q
                         net (fo=1, routed)           0.059     1.652    tsg/dual_p_ram/pulserReset/p_0_in[0]
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.098     1.750 r  tsg/dual_p_ram/pulserReset/d_i_1/O
                         net (fo=1, routed)           0.000     1.750    tsg/dual_p_ram/pulserReset/d_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  tsg/dual_p_ram/pulserReset/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.831     1.958    tsg/dual_p_ram/pulserReset/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  tsg/dual_p_ram/pulserReset/d_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    tsg/dual_p_ram/pulserReset/d_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/addr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.006%)  route 0.153ns (51.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.153     1.757    tsg/a_rom/D[1]
    SLICE_X7Y74          FDRE                                         r  tsg/a_rom/addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.845     1.973    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  tsg/a_rom/addr_reg_reg[1]/C
                         clock pessimism             -0.478     1.495    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.072     1.567    tsg/a_rom/addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.579     1.462    vga/clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.124     1.750    tsg/a_rom/D[2]
    SLICE_X7Y74          FDRE                                         r  tsg/a_rom/addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.845     1.973    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  tsg/a_rom/addr_reg_reg[2]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.071     1.545    tsg/a_rom/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.579     1.462    vga/clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  vga/v_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.124     1.750    tsg/a_rom/D[0]
    SLICE_X7Y74          FDRE                                         r  tsg/a_rom/addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.845     1.973    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  tsg/a_rom/addr_reg_reg[0]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.070     1.544    tsg/a_rom/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.584     1.467    vga/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.138     1.747    tsg/addr_b_reg_reg[6]_rep[2]
    SLICE_X2Y68          FDCE                                         r  tsg/pix_x1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.854     1.982    tsg/clk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  tsg/pix_x1_reg_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.052     1.535    tsg/pix_x1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.584     1.467    tsg/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  tsg/pix_y1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.128     1.595 r  tsg/pix_y1_reg_reg[4]/Q
                         net (fo=1, routed)           0.119     1.715    tsg/pix_y1_reg[4]
    SLICE_X0Y70          FDCE                                         r  tsg/pix_y2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.852     1.980    tsg/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  tsg/pix_y2_reg_reg[4]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X0Y70          FDCE (Hold_fdce_C_D)         0.022     1.489    tsg/pix_y2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[4]_rep__7/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.251%)  route 0.177ns (48.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.552     1.435    tsg/clk_IBUF_BUFG
    SLICE_X13Y73         FDPE                                         r  tsg/cur_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.576 r  tsg/cur_x_reg_reg[4]/Q
                         net (fo=20, routed)          0.177     1.753    tsg/single_en/addr_w[4]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  tsg/single_en/cur_x_reg[4]_rep__7_i_1/O
                         net (fo=1, routed)           0.000     1.798    tsg/single_en_n_1250
    SLICE_X12Y72         FDPE                                         r  tsg/cur_x_reg_reg[4]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.820     1.948    tsg/clk_IBUF_BUFG
    SLICE_X12Y72         FDPE                                         r  tsg/cur_x_reg_reg[4]_rep__7/C
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y72         FDPE (Hold_fdpe_C_D)         0.121     1.571    tsg/cur_x_reg_reg[4]_rep__7
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.820%)  route 0.148ns (51.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.586     1.469    vga/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  vga/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.148     1.758    tsg/addr_b_reg_reg[6]_rep[1]
    SLICE_X0Y69          FDCE                                         r  tsg/pix_x1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.853     1.981    tsg/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  tsg/pix_x1_reg_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.047     1.529    tsg/pix_x1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[6]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.643%)  route 0.130ns (38.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.556     1.439    tsg/clk_IBUF_BUFG
    SLICE_X14Y80         FDCE                                         r  tsg/cur_x_reg_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  tsg/cur_x_reg_reg[6]_rep/Q
                         net (fo=79, routed)          0.130     1.733    tsg/single_en/ram_reg[1571][7]
    SLICE_X15Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.778 r  tsg/single_en/cur_x_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.778    tsg/cur_x_next[6]
    SLICE_X15Y80         FDCE                                         r  tsg/cur_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.823     1.951    tsg/clk_IBUF_BUFG
    SLICE_X15Y80         FDCE                                         r  tsg/cur_x_reg_reg[6]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X15Y80         FDCE (Hold_fdce_C_D)         0.091     1.543    tsg/cur_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y61    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47    rgb_reg_reg[11]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           506 Endpoints
Min Delay           506 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.095ns  (logic 4.440ns (24.539%)  route 13.655ns (75.461%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/Q
                         net (fo=42, routed)          8.916     9.372    tdm/seg_OBUF[0]_inst_i_1_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.885    10.381    tdm/sel0[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.153    10.534 r  tdm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.853    14.388    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    18.095 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.095    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.035ns  (logic 4.443ns (24.633%)  route 13.593ns (75.367%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/Q
                         net (fo=42, routed)          8.916     9.372    tdm/seg_OBUF[0]_inst_i_1_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.626    10.123    tdm/sel0[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.150    10.273 r  tdm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.050    14.323    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    18.035 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.035    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.000ns  (logic 4.224ns (23.466%)  route 13.776ns (76.534%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/Q
                         net (fo=42, routed)          8.916     9.372    tdm/seg_OBUF[0]_inst_i_1_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.124     9.496 f  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.885    10.381    tdm/sel0[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.124    10.505 r  tdm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.975    14.480    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.000 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.000    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.681ns  (logic 4.233ns (23.942%)  route 13.448ns (76.058%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/Q
                         net (fo=42, routed)          8.916     9.372    tdm/seg_OBUF[0]_inst_i_1_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.626    10.123    tdm/sel0[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124    10.247 r  tdm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.905    14.152    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.681 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.681    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.631ns  (logic 4.474ns (25.374%)  route 13.157ns (74.626%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/Q
                         net (fo=42, routed)          8.916     9.372    tdm/seg_OBUF[0]_inst_i_1_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.615    10.111    tdm/sel0[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.150    10.261 r  tdm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.626    13.887    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    17.631 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.631    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.499ns  (logic 4.239ns (24.225%)  route 13.260ns (75.775%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/Q
                         net (fo=42, routed)          8.916     9.372    tdm/seg_OBUF[0]_inst_i_1_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.615    10.111    tdm/sel0[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.124    10.235 r  tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.729    13.964    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.499 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.499    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.228ns  (logic 4.235ns (24.585%)  route 12.992ns (75.415%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/C
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]_rep__31/Q
                         net (fo=42, routed)          8.916     9.372    tdm/seg_OBUF[0]_inst_i_1_4
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.878    10.374    tdm/sel0[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124    10.498 r  tdm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.198    13.696    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.228 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.228    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja1
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[5]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.035ns  (logic 1.574ns (12.077%)  route 11.461ns (87.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ja1 (IN)
                         net (fo=0)                   0.000     0.000    ja1
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  ja1_IBUF_inst/O
                         net (fo=304, routed)        10.941    12.391    uartMyKeyboardToMyBasys/receiver/ja1_IBUF
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.515 r  uartMyKeyboardToMyBasys/receiver/data_out[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.519    13.035    uartMyKeyboardToMyBasys/receiver/data_out[5]_rep__0_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja1
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[5]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.893ns  (logic 1.574ns (12.209%)  route 11.319ns (87.791%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ja1 (IN)
                         net (fo=0)                   0.000     0.000    ja1
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  ja1_IBUF_inst/O
                         net (fo=304, routed)        10.940    12.390    uartMyKeyboardToMyBasys/receiver/ja1_IBUF
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.514 r  uartMyKeyboardToMyBasys/receiver/data_out[5]_rep_i_1/O
                         net (fo=1, routed)           0.379    12.893    uartMyKeyboardToMyBasys/receiver/data_out[5]_rep_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja1
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[5]_rep__1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.601ns  (logic 1.574ns (12.492%)  route 11.027ns (87.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ja1 (IN)
                         net (fo=0)                   0.000     0.000    ja1
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  ja1_IBUF_inst/O
                         net (fo=304, routed)         9.994    11.444    uartMyKeyboardToMyBasys/receiver/ja1_IBUF
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.568 r  uartMyKeyboardToMyBasys/receiver/data_out[5]_rep__1_i_1/O
                         net (fo=1, routed)           1.033    12.601    uartMyKeyboardToMyBasys/receiver/data_out[5]_rep__1_i_1_n_0
    SLICE_X48Y17         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[5]_rep__1/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[3]/C
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.094     0.258    uartMyKeyboardToMyBasys/transmitter/count_reg[3]
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.303 r  uartMyKeyboardToMyBasys/transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.303    uartMyKeyboardToMyBasys/transmitter/p_0_in__0__0[7]
    SLICE_X31Y82         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/last_rec_reg/C
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uartMyKeyboardToMyBasys/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uartMyKeyboardToMyBasys/receiver/last_rec
    SLICE_X34Y80         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uartMyKeyboardToMyBasys/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uartMyKeyboardToMyBasys/receiver_n_28
    SLICE_X34Y80         FDRE                                         r  uartMyKeyboardToMyBasys/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.408%)  route 0.097ns (31.592%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[3]/C
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.097     0.261    uartMyKeyboardToMyBasys/transmitter/count_reg[3]
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  uartMyKeyboardToMyBasys/transmitter/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.306    uartMyKeyboardToMyBasys/transmitter/count[5]_i_1__1_n_0
    SLICE_X31Y82         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.226ns (73.455%)  route 0.082ns (26.545%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/count_reg[4]/C
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartBoardToBoard/receiver/count_reg[4]/Q
                         net (fo=11, routed)          0.082     0.210    uartBoardToBoard/receiver/count_reg[4]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.098     0.308 r  uartBoardToBoard/receiver/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.308    uartBoardToBoard/receiver/p_0_in__1[5]
    SLICE_X5Y2           FDRE                                         r  uartBoardToBoard/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/C
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.121     0.262    uartMyKeyboardToMyBasys/transmitter/count_reg[1]
    SLICE_X30Y82         LUT3 (Prop_lut3_I1_O)        0.048     0.310 r  uartMyKeyboardToMyBasys/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    uartMyKeyboardToMyBasys/transmitter/p_0_in__0__0[2]
    SLICE_X30Y82         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/C
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.125     0.266    uartMyKeyboardToMyBasys/transmitter/count_reg[1]
    SLICE_X30Y82         LUT4 (Prop_lut4_I2_O)        0.045     0.311 r  uartMyKeyboardToMyBasys/transmitter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.311    uartMyKeyboardToMyBasys/transmitter/p_0_in__0__0[3]
    SLICE_X30Y82         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/C
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.125     0.266    uartMyKeyboardToMyBasys/transmitter/count_reg[1]
    SLICE_X30Y82         LUT5 (Prop_lut5_I2_O)        0.048     0.314 r  uartMyKeyboardToMyBasys/transmitter/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.314    uartMyKeyboardToMyBasys/transmitter/count[4]_i_1__1_n_0
    SLICE_X30Y82         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (42.956%)  route 0.187ns (57.044%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[4]/C
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/data_out_reg[4]/Q
                         net (fo=4, routed)           0.187     0.328    uartBoardToBoard_n_12
    SLICE_X7Y4           FDPE                                         r  display_out_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.128ns (38.354%)  route 0.206ns (61.646%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[0]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartBoardToBoard/receiver/data_out_reg[0]/Q
                         net (fo=4, routed)           0.206     0.334    uartBoardToBoard_n_4
    SLICE_X0Y5           FDPE                                         r  display_out_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.415%)  route 0.150ns (44.585%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[7]/C
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uartMyKeyboardToMyBasys/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.150     0.291    uartMyKeyboardToMyBasys/transmitter/count_reg[7]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.336 r  uartMyKeyboardToMyBasys/transmitter/sending_i_1/O
                         net (fo=1, routed)           0.000     0.336    uartMyKeyboardToMyBasys/transmitter/sending_i_1_n_0
    SLICE_X31Y81         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 3.959ns (55.396%)  route 3.188ns (44.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.606     5.127    vga/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           3.188     8.771    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    12.274 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.274    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 3.953ns (55.897%)  route 3.119ns (44.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.612     5.133    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           3.119     8.708    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.204 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.204    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.951ns  (logic 4.110ns (59.122%)  route 2.842ns (40.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           2.842     8.402    rgb_reg_reg[11]_lopt_replica_5_1
    K18                  OBUF (Prop_obuf_I_O)         3.691    12.093 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.093    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 4.097ns (60.299%)  route 2.698ns (39.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           2.698     8.259    rgb_reg_reg[11]_lopt_replica_4_1
    L18                  OBUF (Prop_obuf_I_O)         3.678    11.937 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.937    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 4.013ns (59.890%)  route 2.688ns (40.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.623     5.144    clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.688     8.350    rgb_reg_reg[11]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.845 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.845    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 3.980ns (59.687%)  route 2.688ns (40.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.688     8.286    rgb_reg_reg[11]_lopt_replica_2_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.810 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.810    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 4.123ns (62.105%)  route 2.516ns (37.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           2.516     8.077    rgb_reg_reg[11]_lopt_replica_9_1
    G17                  OBUF (Prop_obuf_I_O)         3.704    11.781 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.781    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 4.097ns (62.327%)  route 2.477ns (37.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           2.477     8.038    rgb_reg_reg[11]_lopt_replica_8_1
    H17                  OBUF (Prop_obuf_I_O)         3.678    11.716 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.716    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.467ns  (logic 3.980ns (61.537%)  route 2.488ns (38.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           2.488     8.085    rgb_reg_reg[11]_lopt_replica_11_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.609 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.609    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.462ns  (logic 3.975ns (61.520%)  route 2.487ns (38.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.487     8.084    rgb_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.604 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.604    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.101%)  route 0.140ns (42.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.580     1.463    vga/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.140     1.744    vga/w_y__0[1]
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.789    vga/v_count_next[9]_i_2_n_0
    SLICE_X1Y74          FDRE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.342%)  route 0.138ns (42.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.584     1.467    vga/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.138     1.747    vga/h_count_reg_reg[9]_0[2]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vga/h_count_next_0[2]
    SLICE_X1Y70          FDRE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.189ns (57.733%)  route 0.138ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.584     1.467    vga/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.138     1.747    vga/h_count_reg_reg[9]_0[2]
    SLICE_X1Y70          LUT4 (Prop_lut4_I0_O)        0.048     1.795 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    vga/h_count_next_0[3]
    SLICE_X1Y70          FDRE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.932%)  route 0.172ns (48.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.583     1.466    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga/h_count_reg_reg[6]/Q
                         net (fo=40, routed)          0.172     1.779    vga/h_count_reg_reg[9]_0[6]
    SLICE_X1Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.824    vga/h_count_next_0[8]
    SLICE_X1Y70          FDRE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.584     1.467    vga/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga/h_count_reg_reg[5]/Q
                         net (fo=40, routed)          0.183     1.791    vga/h_count_reg_reg[9]_0[5]
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga/h_count_next_0[5]
    SLICE_X1Y70          FDRE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.101%)  route 0.185ns (49.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.583     1.466    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga/h_count_reg_reg[6]/Q
                         net (fo=40, routed)          0.185     1.792    vga/h_count_reg_reg[9]_0[6]
    SLICE_X1Y72          LUT3 (Prop_lut3_I2_O)        0.045     1.837 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.837    vga/h_count_next_0[6]
    SLICE_X1Y72          FDRE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.189ns (50.501%)  route 0.185ns (49.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.583     1.466    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga/h_count_reg_reg[6]/Q
                         net (fo=40, routed)          0.185     1.792    vga/h_count_reg_reg[9]_0[6]
    SLICE_X1Y72          LUT4 (Prop_lut4_I2_O)        0.048     1.840 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vga/h_count_next_0[7]
    SLICE_X1Y72          FDRE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.168%)  route 0.177ns (45.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.579     1.462    vga/clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.626 f  vga/v_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.177     1.803    vga/w_y__0[0]
    SLICE_X3Y73          LUT5 (Prop_lut5_I3_O)        0.045     1.848 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    vga/v_count_next[0]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.261%)  route 0.199ns (51.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.583     1.466    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga/h_count_reg_reg[7]/Q
                         net (fo=16, routed)          0.199     1.807    vga/h_count_reg_reg[9]_0[7]
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.852    vga/h_count_next_0[9]
    SLICE_X1Y70          FDRE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.213ns (54.638%)  route 0.177ns (45.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.579     1.462    vga/clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  vga/v_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.177     1.803    vga/w_y__0[0]
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.049     1.852 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    vga/v_count_next[1]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         65886 Endpoints
Min Delay         65886 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2947][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.513ns  (logic 1.204ns (6.875%)  route 16.309ns (93.125%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=124, routed)         3.766     4.222    uartMyKeyboardToMyBasys/receiver/data_out[3]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  uartMyKeyboardToMyBasys/receiver/ram[3272][7]_i_4/O
                         net (fo=11, routed)          1.209     5.556    uartMyKeyboardToMyBasys/receiver/data_out_reg[3]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.680 r  uartMyKeyboardToMyBasys/receiver/ram[4][7]_i_2/O
                         net (fo=57, routed)          7.779    13.459    tsg/single_en/ram_reg[4][7]
    SLICE_X38Y120        LUT5 (Prop_lut5_I1_O)        0.152    13.611 r  tsg/single_en/ram[2894][7]_i_2/O
                         net (fo=103, routed)         2.769    16.380    tsg/single_en/ram[2894][7]_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.348    16.728 r  tsg/single_en/ram[2947][7]_i_1/O
                         net (fo=8, routed)           0.785    17.513    tsg/dual_p_ram/ram_reg[2947][7]_1[0]
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.681     5.022    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][0]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2947][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.513ns  (logic 1.204ns (6.875%)  route 16.309ns (93.125%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=124, routed)         3.766     4.222    uartMyKeyboardToMyBasys/receiver/data_out[3]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  uartMyKeyboardToMyBasys/receiver/ram[3272][7]_i_4/O
                         net (fo=11, routed)          1.209     5.556    uartMyKeyboardToMyBasys/receiver/data_out_reg[3]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.680 r  uartMyKeyboardToMyBasys/receiver/ram[4][7]_i_2/O
                         net (fo=57, routed)          7.779    13.459    tsg/single_en/ram_reg[4][7]
    SLICE_X38Y120        LUT5 (Prop_lut5_I1_O)        0.152    13.611 r  tsg/single_en/ram[2894][7]_i_2/O
                         net (fo=103, routed)         2.769    16.380    tsg/single_en/ram[2894][7]_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.348    16.728 r  tsg/single_en/ram[2947][7]_i_1/O
                         net (fo=8, routed)           0.785    17.513    tsg/dual_p_ram/ram_reg[2947][7]_1[0]
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.681     5.022    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][1]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2947][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.513ns  (logic 1.204ns (6.875%)  route 16.309ns (93.125%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=124, routed)         3.766     4.222    uartMyKeyboardToMyBasys/receiver/data_out[3]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  uartMyKeyboardToMyBasys/receiver/ram[3272][7]_i_4/O
                         net (fo=11, routed)          1.209     5.556    uartMyKeyboardToMyBasys/receiver/data_out_reg[3]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.680 r  uartMyKeyboardToMyBasys/receiver/ram[4][7]_i_2/O
                         net (fo=57, routed)          7.779    13.459    tsg/single_en/ram_reg[4][7]
    SLICE_X38Y120        LUT5 (Prop_lut5_I1_O)        0.152    13.611 r  tsg/single_en/ram[2894][7]_i_2/O
                         net (fo=103, routed)         2.769    16.380    tsg/single_en/ram[2894][7]_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.348    16.728 r  tsg/single_en/ram[2947][7]_i_1/O
                         net (fo=8, routed)           0.785    17.513    tsg/dual_p_ram/ram_reg[2947][7]_1[0]
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.681     5.022    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][2]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2947][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.513ns  (logic 1.204ns (6.875%)  route 16.309ns (93.125%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=124, routed)         3.766     4.222    uartMyKeyboardToMyBasys/receiver/data_out[3]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  uartMyKeyboardToMyBasys/receiver/ram[3272][7]_i_4/O
                         net (fo=11, routed)          1.209     5.556    uartMyKeyboardToMyBasys/receiver/data_out_reg[3]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.680 r  uartMyKeyboardToMyBasys/receiver/ram[4][7]_i_2/O
                         net (fo=57, routed)          7.779    13.459    tsg/single_en/ram_reg[4][7]
    SLICE_X38Y120        LUT5 (Prop_lut5_I1_O)        0.152    13.611 r  tsg/single_en/ram[2894][7]_i_2/O
                         net (fo=103, routed)         2.769    16.380    tsg/single_en/ram[2894][7]_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.348    16.728 r  tsg/single_en/ram[2947][7]_i_1/O
                         net (fo=8, routed)           0.785    17.513    tsg/dual_p_ram/ram_reg[2947][7]_1[0]
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.681     5.022    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][3]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2947][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.513ns  (logic 1.204ns (6.875%)  route 16.309ns (93.125%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=124, routed)         3.766     4.222    uartMyKeyboardToMyBasys/receiver/data_out[3]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  uartMyKeyboardToMyBasys/receiver/ram[3272][7]_i_4/O
                         net (fo=11, routed)          1.209     5.556    uartMyKeyboardToMyBasys/receiver/data_out_reg[3]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.680 r  uartMyKeyboardToMyBasys/receiver/ram[4][7]_i_2/O
                         net (fo=57, routed)          7.779    13.459    tsg/single_en/ram_reg[4][7]
    SLICE_X38Y120        LUT5 (Prop_lut5_I1_O)        0.152    13.611 r  tsg/single_en/ram[2894][7]_i_2/O
                         net (fo=103, routed)         2.769    16.380    tsg/single_en/ram[2894][7]_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.348    16.728 r  tsg/single_en/ram[2947][7]_i_1/O
                         net (fo=8, routed)           0.785    17.513    tsg/dual_p_ram/ram_reg[2947][7]_1[0]
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.681     5.022    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][4]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2947][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.513ns  (logic 1.204ns (6.875%)  route 16.309ns (93.125%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=124, routed)         3.766     4.222    uartMyKeyboardToMyBasys/receiver/data_out[3]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  uartMyKeyboardToMyBasys/receiver/ram[3272][7]_i_4/O
                         net (fo=11, routed)          1.209     5.556    uartMyKeyboardToMyBasys/receiver/data_out_reg[3]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.680 r  uartMyKeyboardToMyBasys/receiver/ram[4][7]_i_2/O
                         net (fo=57, routed)          7.779    13.459    tsg/single_en/ram_reg[4][7]
    SLICE_X38Y120        LUT5 (Prop_lut5_I1_O)        0.152    13.611 r  tsg/single_en/ram[2894][7]_i_2/O
                         net (fo=103, routed)         2.769    16.380    tsg/single_en/ram[2894][7]_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.348    16.728 r  tsg/single_en/ram[2947][7]_i_1/O
                         net (fo=8, routed)           0.785    17.513    tsg/dual_p_ram/ram_reg[2947][7]_1[0]
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.681     5.022    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][5]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2947][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.513ns  (logic 1.204ns (6.875%)  route 16.309ns (93.125%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=124, routed)         3.766     4.222    uartMyKeyboardToMyBasys/receiver/data_out[3]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  uartMyKeyboardToMyBasys/receiver/ram[3272][7]_i_4/O
                         net (fo=11, routed)          1.209     5.556    uartMyKeyboardToMyBasys/receiver/data_out_reg[3]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.680 r  uartMyKeyboardToMyBasys/receiver/ram[4][7]_i_2/O
                         net (fo=57, routed)          7.779    13.459    tsg/single_en/ram_reg[4][7]
    SLICE_X38Y120        LUT5 (Prop_lut5_I1_O)        0.152    13.611 r  tsg/single_en/ram[2894][7]_i_2/O
                         net (fo=103, routed)         2.769    16.380    tsg/single_en/ram[2894][7]_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.348    16.728 r  tsg/single_en/ram[2947][7]_i_1/O
                         net (fo=8, routed)           0.785    17.513    tsg/dual_p_ram/ram_reg[2947][7]_1[0]
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.681     5.022    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][6]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2947][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.513ns  (logic 1.204ns (6.875%)  route 16.309ns (93.125%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=124, routed)         3.766     4.222    uartMyKeyboardToMyBasys/receiver/data_out[3]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  uartMyKeyboardToMyBasys/receiver/ram[3272][7]_i_4/O
                         net (fo=11, routed)          1.209     5.556    uartMyKeyboardToMyBasys/receiver/data_out_reg[3]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.680 r  uartMyKeyboardToMyBasys/receiver/ram[4][7]_i_2/O
                         net (fo=57, routed)          7.779    13.459    tsg/single_en/ram_reg[4][7]
    SLICE_X38Y120        LUT5 (Prop_lut5_I1_O)        0.152    13.611 r  tsg/single_en/ram[2894][7]_i_2/O
                         net (fo=103, routed)         2.769    16.380    tsg/single_en/ram[2894][7]_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.348    16.728 r  tsg/single_en/ram[2947][7]_i_1/O
                         net (fo=8, routed)           0.785    17.513    tsg/dual_p_ram/ram_reg[2947][7]_1[0]
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.681     5.022    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  tsg/dual_p_ram/ram_reg[2947][7]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2968][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.470ns  (logic 1.204ns (6.892%)  route 16.266ns (93.108%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=124, routed)         3.766     4.222    uartMyKeyboardToMyBasys/receiver/data_out[3]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  uartMyKeyboardToMyBasys/receiver/ram[3272][7]_i_4/O
                         net (fo=11, routed)          1.209     5.556    uartMyKeyboardToMyBasys/receiver/data_out_reg[3]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.680 r  uartMyKeyboardToMyBasys/receiver/ram[4][7]_i_2/O
                         net (fo=57, routed)          7.779    13.459    tsg/single_en/ram_reg[4][7]
    SLICE_X38Y120        LUT5 (Prop_lut5_I1_O)        0.152    13.611 r  tsg/single_en/ram[2894][7]_i_2/O
                         net (fo=103, routed)         2.580    16.190    tsg/single_en/ram[2894][7]_i_2_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I4_O)        0.348    16.538 r  tsg/single_en/ram[2968][7]_i_1/O
                         net (fo=8, routed)           0.932    17.470    tsg/dual_p_ram/ram_reg[2968][7]_0[0]
    SLICE_X9Y128         FDRE                                         r  tsg/dual_p_ram/ram_reg[2968][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.603     4.944    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  tsg/dual_p_ram/ram_reg[2968][0]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2968][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.445ns  (logic 1.204ns (6.902%)  route 16.241ns (93.098%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=124, routed)         3.766     4.222    uartMyKeyboardToMyBasys/receiver/data_out[3]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  uartMyKeyboardToMyBasys/receiver/ram[3272][7]_i_4/O
                         net (fo=11, routed)          1.209     5.556    uartMyKeyboardToMyBasys/receiver/data_out_reg[3]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.680 r  uartMyKeyboardToMyBasys/receiver/ram[4][7]_i_2/O
                         net (fo=57, routed)          7.779    13.459    tsg/single_en/ram_reg[4][7]
    SLICE_X38Y120        LUT5 (Prop_lut5_I1_O)        0.152    13.611 r  tsg/single_en/ram[2894][7]_i_2/O
                         net (fo=103, routed)         2.580    16.190    tsg/single_en/ram[2894][7]_i_2_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I4_O)        0.348    16.538 r  tsg/single_en/ram[2968][7]_i_1/O
                         net (fo=8, routed)           0.907    17.445    tsg/dual_p_ram/ram_reg[2968][7]_0[0]
    SLICE_X7Y136         FDRE                                         r  tsg/dual_p_ram/ram_reg[2968][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       1.677     5.018    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  tsg/dual_p_ram/ram_reg[2968][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[4]_rep__13/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[2999][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.665%)  route 0.076ns (37.335%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]_rep__13/C
    SLICE_X26Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]_rep__13/Q
                         net (fo=124, routed)         0.076     0.204    tsg/dual_p_ram/ram_reg[2899][7]_0[4]
    SLICE_X27Y125        FDRE                                         r  tsg/dual_p_ram/ram_reg[2999][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.902     2.030    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X27Y125        FDRE                                         r  tsg/dual_p_ram/ram_reg[2999][4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.114     0.242    vga/h_count_next[4]
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.851     1.979    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.116     0.244    vga/v_count_next[1]
    SLICE_X3Y74          FDRE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.847     1.975    vga/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.117     0.245    vga/h_count_next[7]
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.851     1.979    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.121%)  route 0.118ns (47.879%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.118     0.246    vga/v_count_next[3]
    SLICE_X5Y73          FDRE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.846     1.974    vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[3575][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.576%)  route 0.120ns (48.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[2]_rep__24/C
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[2]_rep__24/Q
                         net (fo=124, routed)         0.120     0.248    tsg/dual_p_ram/ram_reg[3532][7]_0[2]
    SLICE_X31Y9          FDRE                                         r  tsg/dual_p_ram/ram_reg[3575][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.831     1.958    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  tsg/dual_p_ram/ram_reg[3575][2]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[501][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.164ns (65.174%)  route 0.088ns (34.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[0]_rep__7/C
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[0]_rep__7/Q
                         net (fo=124, routed)         0.088     0.252    tsg/dual_p_ram/ram_reg[484][7]_0[0]
    SLICE_X43Y72         FDRE                                         r  tsg/dual_p_ram/ram_reg[501][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.817     1.945    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  tsg/dual_p_ram/ram_reg[501][0]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[7]_rep__42/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[245][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.916%)  route 0.111ns (44.084%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]_rep__42/C
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]_rep__42/Q
                         net (fo=64, routed)          0.111     0.252    tsg/dual_p_ram/ram_reg[203][7]_0[7]
    SLICE_X44Y35         FDRE                                         r  tsg/dual_p_ram/ram_reg[245][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.829     1.956    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  tsg/dual_p_ram/ram_reg[245][7]/C

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[7]_rep__31/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dual_p_ram/ram_reg[747][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y100        FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]_rep__31/C
    SLICE_X21Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]_rep__31/Q
                         net (fo=64, routed)          0.112     0.253    tsg/dual_p_ram/ram_reg[764][7]_0[0]
    SLICE_X23Y100        FDRE                                         r  tsg/dual_p_ram/ram_reg[747][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.920     2.048    tsg/dual_p_ram/clk_IBUF_BUFG
    SLICE_X23Y100        FDRE                                         r  tsg/dual_p_ram/ram_reg[747][7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next[6]
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33227, routed)       0.851     1.979    vga/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  vga/h_count_reg_reg[6]/C





