Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/shft_15.v" into library work
Parsing module <shft_15>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/nv_17.v" into library work
Parsing module <nv_17>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/comp_16.v" into library work
Parsing module <comp_16>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/bool_14.v" into library work
Parsing module <bool_14>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/adder_13.v" into library work
Parsing module <adder_13>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" into library work
Parsing module <new_alu_1>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/decoder_18.v" into library work
Parsing module <decoder_18>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/reset_conditioner_9.v" into library work
Parsing module <reset_conditioner_9>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/pn_gen_12.v" into library work
Parsing module <pn_gen_12>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/move_8.v" into library work
Parsing module <move_8>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/led_module_2.v" into library work
Parsing module <led_module_2>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/edge_detector_10.v" into library work
Parsing module <edge_detector_10>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/counter_11.v" into library work
Parsing module <counter_11>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/convert_to_alu_7.v" into library work
Parsing module <convert_to_alu_7>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_step_module_4.v" into library work
Parsing module <check_step_module_4>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_player_module_3.v" into library work
Parsing module <check_player_module_3>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/button_module_6.v" into library work
Parsing module <button_module_6>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/answer_key_module_5.v" into library work
Parsing module <answer_key_module_5>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <new_alu_1>.

Elaborating module <adder_13>.

Elaborating module <bool_14>.

Elaborating module <shft_15>.

Elaborating module <comp_16>.

Elaborating module <nv_17>.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" Line 95: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" Line 101: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" Line 102: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" Line 103: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" Line 104: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" Line 105: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" Line 109: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" Line 110: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" Line 111: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v" Line 112: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 59: Assignment to M_alu_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 60: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 61: Assignment to M_alu_z ignored, since the identifier is never used

Elaborating module <led_module_2>.

Elaborating module <check_player_module_3>.
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_player_module_3.v" Line 27: Assignment to M_alu_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_player_module_3.v" Line 28: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_player_module_3.v" Line 29: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_player_module_3.v" Line 33: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 107: Assignment to M_check_player_module_check_player ignored, since the identifier is never used

Elaborating module <check_step_module_4>.
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_step_module_4.v" Line 27: Assignment to M_alu_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_step_module_4.v" Line 28: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_step_module_4.v" Line 29: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_step_module_4.v" Line 33: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 116: Assignment to M_check_step_module_out ignored, since the identifier is never used

Elaborating module <answer_key_module_5>.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/answer_key_module_5.v" Line 16: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 125: Assignment to M_answer_key_module_lrud ignored, since the identifier is never used

Elaborating module <button_module_6>.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/button_module_6.v" Line 16: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/button_module_6.v" Line 17: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 133: Assignment to M_button_module_player ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 134: Assignment to M_button_module_lrud ignored, since the identifier is never used

Elaborating module <convert_to_alu_7>.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/convert_to_alu_7.v" Line 16: Result of 24-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/convert_to_alu_7.v" Line 17: Result of 64-bit expression is truncated to fit in 16-bit target.

Elaborating module <move_8>.

Elaborating module <decoder_18>.

Elaborating module <reset_conditioner_9>.

Elaborating module <edge_detector_10>.

Elaborating module <counter_11>.

Elaborating module <pn_gen_12>.
WARNING:HDLCompiler:634 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 176: Net <M_seed_d[31]> does not have a driver.
WARNING:Xst:2972 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 104. All outputs of instance <check_player_module> of block <check_player_module_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 113. All outputs of instance <check_step_module> of block <check_step_module_4> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 122. All outputs of instance <answer_key_module> of block <answer_key_module_5> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 131. All outputs of instance <button_module> of block <button_module_6> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<22:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 54: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 54: Output port <v> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 54: Output port <z> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 104: Output port <check_player> of the instance <check_player_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 113: Output port <out> of the instance <check_step_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 122: Output port <lrud> of the instance <answer_key_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 131: Output port <lrud> of the instance <button_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v" line 131: Output port <player> of the instance <button_module> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <M_seed_d> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <M_current_step_q>.
    Found 3-bit register for signal <M_step_number_q>.
    Found 12-bit register for signal <M_map_0_q>.
    Found 12-bit register for signal <M_map_1_q>.
    Found 16-bit register for signal <M_reg_led_q>.
    Found 4-bit register for signal <M_current_pos_q>.
    Found 16-bit register for signal <M_alu_answer_q>.
    Found 4-bit register for signal <M_state_q>.
    Found 12-bit register for signal <M_current_map_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 27                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <M_step_number_q[2]_GND_1_o_add_24_OUT> created at line 336.
    Found 16x8-bit Read Only RAM for signal <led>
    Found 16x1-bit Read Only RAM for signal <io_led<23>>
    Found 16x1-bit Read Only RAM for signal <io_led<22>>
    Found 16x1-bit Read Only RAM for signal <io_led<21>>
    Found 16x1-bit Read Only RAM for signal <io_led<20>>
    Found 16x1-bit Read Only RAM for signal <io_led<19>>
    Found 2-bit 4-to-1 multiplexer for signal <_n0232> created at line 318.
    Found 3-bit 4-to-1 multiplexer for signal <_n0234> created at line 318.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 210
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 210
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 210
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 210
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 210
    Found 1-bit tristate buffer for signal <avr_rx> created at line 210
    Found 1-bit tristate buffer for signal <M_edge_detector_in> created at line 210
    Found 2-bit comparator equal for signal <M_current_step_q[1]_M_current_map_q[7]_equal_9_o> created at line 314
    Found 2-bit comparator equal for signal <M_current_step_q[1]_M_current_map_q[5]_equal_14_o> created at line 321
    Found 2-bit comparator equal for signal <M_current_step_q[1]_M_current_map_q[3]_equal_19_o> created at line 328
    Found 2-bit comparator equal for signal <M_current_step_q[1]_M_current_map_q[1]_equal_24_o> created at line 335
    WARNING:Xst:2404 -  FFs/Latches <M_seed_q<31:0>> (without init value) have a constant value of 0 in block <mojo_top_0>.
    Summary:
	inferred   6 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   7 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <new_alu_1>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v".
    Summary:
	inferred  13 Multiplexer(s).
Unit <new_alu_1> synthesized.

Synthesizing Unit <adder_13>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/adder_13.v".
    Found 16-bit subtractor for signal <firstNumber[15]_secondNumber[15]_sub_5_OUT> created at line 22.
    Found 16-bit adder for signal <firstNumber[15]_secondNumber[15]_add_1_OUT> created at line 19.
    Found 16x16-bit multiplier for signal <n0019> created at line 25.
    Found 16-bit 4-to-1 multiplexer for signal <answer> created at line 11.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <adder_13> synthesized.

Synthesizing Unit <div_16s_16s>.
    Related source file is "".
    Found 16-bit subtractor for signal <a[15]_unary_minus_1_OUT> created at line 0.
    Found 16-bit subtractor for signal <b[15]_unary_minus_3_OUT> created at line 0.
    Found 32-bit adder for signal <n1002> created at line 0.
    Found 32-bit adder for signal <GND_5_o_b[15]_add_5_OUT> created at line 0.
    Found 31-bit adder for signal <n1006> created at line 0.
    Found 31-bit adder for signal <GND_5_o_b[15]_add_7_OUT> created at line 0.
    Found 30-bit adder for signal <n1010> created at line 0.
    Found 30-bit adder for signal <GND_5_o_b[15]_add_9_OUT> created at line 0.
    Found 29-bit adder for signal <n1014> created at line 0.
    Found 29-bit adder for signal <GND_5_o_b[15]_add_11_OUT> created at line 0.
    Found 28-bit adder for signal <n1018> created at line 0.
    Found 28-bit adder for signal <GND_5_o_b[15]_add_13_OUT> created at line 0.
    Found 27-bit adder for signal <n1022> created at line 0.
    Found 27-bit adder for signal <GND_5_o_b[15]_add_15_OUT> created at line 0.
    Found 26-bit adder for signal <n1026> created at line 0.
    Found 26-bit adder for signal <GND_5_o_b[15]_add_17_OUT> created at line 0.
    Found 25-bit adder for signal <n1030> created at line 0.
    Found 25-bit adder for signal <GND_5_o_b[15]_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <n1034> created at line 0.
    Found 24-bit adder for signal <GND_5_o_b[15]_add_21_OUT> created at line 0.
    Found 23-bit adder for signal <n1038> created at line 0.
    Found 23-bit adder for signal <GND_5_o_b[15]_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <n1042> created at line 0.
    Found 22-bit adder for signal <GND_5_o_b[15]_add_25_OUT> created at line 0.
    Found 21-bit adder for signal <n1046> created at line 0.
    Found 21-bit adder for signal <GND_5_o_b[15]_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <n1050> created at line 0.
    Found 20-bit adder for signal <GND_5_o_b[15]_add_29_OUT> created at line 0.
    Found 19-bit adder for signal <n1054> created at line 0.
    Found 19-bit adder for signal <GND_5_o_b[15]_add_31_OUT> created at line 0.
    Found 18-bit adder for signal <n1058> created at line 0.
    Found 18-bit adder for signal <GND_5_o_b[15]_add_33_OUT> created at line 0.
    Found 17-bit adder for signal <n1062> created at line 0.
    Found 17-bit adder for signal <GND_5_o_b[15]_add_35_OUT> created at line 0.
    Found 17-bit adder for signal <GND_5_o_BUS_0001_add_38_OUT[16:0]> created at line 0.
    Found 32-bit comparator greater for signal <BUS_0001_INV_490_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0002_INV_489_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0003_INV_488_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0004_INV_487_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0005_INV_486_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0006_INV_485_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0007_INV_484_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0008_INV_483_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0009_INV_482_o> created at line 0
    Found 23-bit comparator greater for signal <BUS_0010_INV_481_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0011_INV_480_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0012_INV_479_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0013_INV_478_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0014_INV_477_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0015_INV_476_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0016_INV_475_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0017_INV_474_o> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 244 Multiplexer(s).
Unit <div_16s_16s> synthesized.

Synthesizing Unit <bool_14>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/bool_14.v".
    Summary:
	inferred  10 Multiplexer(s).
Unit <bool_14> synthesized.

Synthesizing Unit <shft_15>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/shft_15.v".
    Found 16-bit shifter logical left for signal <firstNumber[15]_secondNumber[3]_shift_left_1_OUT> created at line 19
    Found 16-bit shifter logical right for signal <firstNumber[15]_secondNumber[3]_shift_right_4_OUT> created at line 22
    Found 16-bit shifter arithmetic right for signal <firstNumber[15]_secondNumber[3]_shift_right_7_OUT> created at line 25
    Found 16-bit 4-to-1 multiplexer for signal <answer> created at line 11.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shft_15> synthesized.

Synthesizing Unit <comp_16>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/comp_16.v".
    Found 16-bit 4-to-1 multiplexer for signal <answer> created at line 12.
    Summary:
	inferred   1 Multiplexer(s).
Unit <comp_16> synthesized.

Synthesizing Unit <nv_17>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/nv_17.v".
    Found 1-bit 4-to-1 multiplexer for signal <v> created at line 15.
    Found 16-bit comparator not equal for signal <n0018> created at line 31
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <nv_17> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_11_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_11_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_11_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_11_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_11_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_11_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_11_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_11_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_11_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_11_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_11_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_11_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_11_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_11_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_11_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_11_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <led_module_2>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/led_module_2.v".
    Summary:
	no macro.
Unit <led_module_2> synthesized.

Synthesizing Unit <convert_to_alu_7>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/convert_to_alu_7.v".
    Found 4x22-bit Read Only RAM for signal <_n0027>
    Summary:
	inferred   1 RAM(s).
Unit <convert_to_alu_7> synthesized.

Synthesizing Unit <move_8>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/move_8.v".
    Summary:
	no macro.
Unit <move_8> synthesized.

Synthesizing Unit <decoder_18>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/decoder_18.v".
    Summary:
	no macro.
Unit <decoder_18> synthesized.

Synthesizing Unit <reset_conditioner_9>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/reset_conditioner_9.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_9> synthesized.

Synthesizing Unit <edge_detector_10>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/edge_detector_10.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_10> synthesized.

Synthesizing Unit <counter_11>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/counter_11.v".
    Found 25-bit register for signal <M_ctr_q>.
    Found 25-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <counter_11> synthesized.

Synthesizing Unit <pn_gen_12>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/LRUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/pn_gen_12.v".
    Found 32-bit register for signal <M_y_q>.
    Found 32-bit register for signal <M_z_q>.
    Found 32-bit register for signal <M_w_q>.
    Found 32-bit register for signal <M_x_q>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <pn_gen_12> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x1-bit single-port Read Only RAM                    : 5
 16x8-bit single-port Read Only RAM                    : 1
 4x22-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 70
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 2
 17-bit adder                                          : 5
 18-bit adder                                          : 4
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 5
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 4
 3-bit adder                                           : 1
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 4
# Registers                                            : 15
 1-bit register                                        : 1
 12-bit register                                       : 3
 16-bit register                                       : 2
 2-bit register                                        : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 4
 4-bit register                                        : 2
# Comparators                                          : 39
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 4
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator greater                             : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator greater                             : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 545
 1-bit 2-to-1 multiplexer                              : 480
 1-bit 4-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 36
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 1
# Xors                                                 : 6
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1
 32-bit xor2                                           : 2
 32-bit xor4                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <convert_to_alu_7>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0027> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 22-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lrud>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <convert_to_alu_7> synthesized (advanced).

Synthesizing (advanced) Unit <counter_11>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_11> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_led> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",M_state_q)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <led>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_io_led<23>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",M_state_q)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <io_led>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_io_led<22>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",M_state_q)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <io_led>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_io_led<21>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",M_state_q)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <io_led>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_io_led<20>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",M_state_q)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <io_led>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_io_led<19>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",M_state_q)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <io_led>        |          |
    -----------------------------------------------------------------------
Unit <mojo_top_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x1-bit single-port distributed Read Only RAM        : 5
 16x8-bit single-port distributed Read Only RAM        : 1
 4x22-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 37
 16-bit adder carry in                                 : 32
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 2
 17-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 210
 Flip-Flops                                            : 210
# Comparators                                          : 39
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 4
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator greater                             : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator greater                             : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 546
 1-bit 2-to-1 multiplexer                              : 480
 1-bit 4-to-1 multiplexer                              : 3
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 36
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 6
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1
 32-bit xor2                                           : 2
 32-bit xor4                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <M_map_0_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_0_q_5> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_0_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_0_q_8> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_0_q_9> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_0_q_10> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_0_q_11> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_1_q_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_1_q_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_1_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_1_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_1_q_5> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_1_q_6> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_map_1_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M_map_0_q_0> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <M_map_0_q_1> <M_map_0_q_2> <M_map_0_q_4> <M_map_0_q_6> 
INFO:Xst:2261 - The FF/Latch <M_map_1_q_1> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <M_map_1_q_8> <M_map_1_q_9> <M_map_1_q_10> <M_map_1_q_11> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
-------------------
WARNING:Xst:1293 - FF/Latch <M_current_map_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_current_map_q_5> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_current_map_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M_current_map_q_0> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <M_current_map_q_2> <M_current_map_q_4> <M_current_map_q_6> 
INFO:Xst:2261 - The FF/Latch <M_current_map_q_8> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <M_current_map_q_9> <M_current_map_q_10> <M_current_map_q_11> 
WARNING:Xst:2041 - Unit mojo_top_0: 1 internal tristate is replaced by logic (pull-up yes): M_edge_detector_in.

Optimizing unit <mojo_top_0> ...
INFO:Xst:2261 - The FF/Latch <M_map_0_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_map_1_q_1> 
INFO:Xst:2261 - The FF/Latch <M_map_0_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_map_1_q_1> 

Optimizing unit <pn_gen_12> ...

Optimizing unit <new_alu_1> ...

Optimizing unit <nv_17> ...

Optimizing unit <div_16u_16u> ...

Optimizing unit <div_16s_16s> ...
WARNING:Xst:2677 - Node <alu/adder/Mmult_n0019> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2261 - The FF/Latch <M_current_map_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <rng/M_z_q_0> 
INFO:Xst:2261 - The FF/Latch <M_alu_answer_q_5> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <M_alu_answer_q_6> <M_alu_answer_q_7> <M_alu_answer_q_8> <M_alu_answer_q_9> <M_alu_answer_q_10> <M_alu_answer_q_11> <M_alu_answer_q_12> <M_alu_answer_q_13> <M_alu_answer_q_14> <M_alu_answer_q_15> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 5.
FlipFlop M_state_q_FSM_FFd1 has been replicated 3 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd3 has been replicated 2 time(s)
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 203
 Flip-Flops                                            : 203

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 294
#      GND                         : 4
#      INV                         : 2
#      LUT1                        : 24
#      LUT2                        : 103
#      LUT3                        : 16
#      LUT4                        : 24
#      LUT5                        : 25
#      LUT6                        : 34
#      MUXCY                       : 29
#      VCC                         : 2
#      XORCY                       : 31
# FlipFlops/Latches                : 203
#      FD                          : 1
#      FDE                         : 127
#      FDR                         : 36
#      FDRE                        : 34
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 2
#      OBUF                        : 60
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             203  out of  11440     1%  
 Number of Slice LUTs:                  228  out of   5720     3%  
    Number used as Logic:               228  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    242
   Number with an unused Flip Flop:      39  out of    242    16%  
   Number with an unused LUT:            14  out of    242     5%  
   Number of fully used LUT-FF pairs:   189  out of    242    78%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                         103
 Number of bonded IOBs:                  69  out of    102    67%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 203   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.976ns (Maximum Frequency: 251.525MHz)
   Minimum input arrival time before clock: 4.175ns
   Maximum output required time after clock: 6.119ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.976ns (frequency: 251.525MHz)
  Total number of paths / destination ports: 2024 / 433
-------------------------------------------------------------------------
Delay:               3.976ns (Levels of Logic = 8)
  Source:            M_state_q_FSM_FFd3_2 (FF)
  Destination:       M_current_pos_q_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_state_q_FSM_FFd3_2 to M_current_pos_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   1.186  M_state_q_FSM_FFd3_2 (M_state_q_FSM_FFd3_2)
     LUT4:I0->O            1   0.254   0.681  Mmux_M_alu_alufn11 (M_alu_alufn<0>)
     begin scope: 'alu:M_alu_alufn<0>'
     begin scope: 'alu/adder:alufn<0>'
     MUXCY:CI->O           1   0.023   0.000  Mmux_answer1_rs_cy<0> (Mmux_answer1_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_answer1_rs_cy<1> (Mmux_answer1_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_answer1_rs_cy<2> (Mmux_answer1_rs_cy<2>)
     XORCY:CI->O           2   0.206   0.726  Mmux_answer1_rs_xor<3> (M_alu_answer<3>)
     end scope: 'alu/adder:M_alu_answer<3>'
     end scope: 'alu:M_alu_answer<3>'
     LUT3:I2->O            1   0.254   0.000  Mmux_M_current_pos_d41 (M_current_pos_d<3>)
     FDRE:D                    0.074          M_current_pos_q_3
    ----------------------------------------
    Total                      3.976ns (1.383ns logic, 2.593ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 19
-------------------------------------------------------------------------
Offset:              4.175ns (Levels of Logic = 3)
  Source:            io_dip<23> (PAD)
  Destination:       M_state_q_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<23> to M_state_q_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.374  io_dip_23_IBUF (io_dip_23_IBUF)
     LUT5:I0->O            1   0.254   0.910  M_state_q_FSM_FFd3-In3 (M_state_q_FSM_FFd3-In3)
     LUT6:I3->O            3   0.235   0.000  M_state_q_FSM_FFd3-In4 (M_state_q_FSM_FFd3-In)
     FDR:D                     0.074          M_state_q_FSM_FFd3
    ----------------------------------------
    Total                      4.175ns (1.891ns logic, 2.284ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 50 / 38
-------------------------------------------------------------------------
Offset:              6.119ns (Levels of Logic = 2)
  Source:            M_state_q_FSM_FFd1 (FF)
  Destination:       io_led<19> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd1 to io_led<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.525   1.538  M_state_q_FSM_FFd1 (M_state_q_FSM_FFd1)
     LUT3:I0->O            7   0.235   0.909  _n0315_inv11 (io_led_19_OBUF)
     OBUF:I->O                 2.912          io_led_19_OBUF (io_led<19>)
    ----------------------------------------
    Total                      6.119ns (3.672ns logic, 2.447ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.976|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.99 secs
 
--> 

Total memory usage is 4522916 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :   24 (   0 filtered)

