00080000 A DRAM_BST_START
00080528 T __postreloc_ram_start
00080528 T start_post_relocate
00080534 T emmc_load_bld
00080540 t emmc_init_wait_reset_done
00080552 t emmc_init_wait_clock_stable
0008057a t emmc_init_setup_mmc_card
000805b0 t emmc_test_poc
000805c6 t emmc_test_hs_done
000805da t emmc_bus_1bit
000805e2 t emmc_bus_4bit
000805f2 t emmc_bus_8bit
00080600 t emmc_setup_card_done
0008060e t emmc_wait_clk_off
00080614 t emmc_wait_clock_stable
00080628 t emmc_boot
0008063e t emmc_boot_wait_dma_done
00080652 t sdmmc_command
00080658 t sdmmc_command_wait_complete
00080668 t emmc_read_sector
0008066a t emmc_read_sector_wait_cmdline_ready
00080674 t emmc_read_sector_wait_data_line_ready
00080692 t emmc_read_sector_wait_cmd_complete
000806a6 t emmc_read_sector_wait_transfer_complete
000806ba t emmc_boot_fail
000806bc t RT_SD_CLOCK_CONTROL
00080718 T __postreloc_ram_end
00090000 A DRAM_TO_BOOT
ffff0000 A BOOT_BST_START
ffff0004 t chipname
ffff000c t version
ffff0010 d dram_delay1_param
ffff0010 d dram_params_table
ffff0014 d dram_cfg_param
ffff0018 d dram_timing1_param
ffff001c d dram_timing2_param
ffff0020 d dram_timing3_param
ffff0024 d por_delay_param
ffff0028 d dram_mode_reg0_param
ffff0028 d modereg_reset_lpddr2_param
ffff002c d dram_mode_reg1_param
ffff0030 d dram_mode_reg2_param
ffff0034 d dram_mode_reg3_param
ffff0034 d reset_delay_lpddr2_param
ffff0038 d dram_self_ref_param
ffff003c d dram_dqs_sync
ffff0040 d dram_pad_term
ffff0044 d dram_zq_calibration
ffff0048 d dram_delay2_param
ffff004c d pll_ddr_ctrl_param
ffff0050 d pll_ddr_ctrl2_param
ffff0054 d pll_ddr_ctrl3_param
ffff0058 d dram_dll0_param
ffff005c d dram_dll1_param
ffff0060 d dram_dll2_param
ffff0064 d dram_dll3_param
ffff0068 d dram_ctrl_sel_0_param
ffff006c d dram_ctrl_sel_1_param
ffff0070 d dram_ctrl_sel_2_param
ffff0074 d dram_ctrl_sel_3_param
ffff0078 d dram_ctrl_sel_misc_param
ffff007c d dram_byte_map
ffff0080 d dram_dqs_sync_prertt
ffff0084 d dram_zq_calibration_prertt
ffff0088 d dram_delay3_param
ffff008c d dram_rsvd_space
ffff0090 d pll_program_delay
ffff0094 d dll_program_delay
ffff0098 d cg_ddr_init_param
ffff009c d cg_ddr_normal_param
ffff00a0 d dll_reset_delay
ffff00a4 D amboot_bld_ram_start
ffff00a8 D amboot_bld_media_start
ffff00ac D amboot_bld_media_size
ffff00b0 D nand_flash_timing0
ffff00b4 D nand_flash_timing1
ffff00b8 D nand_flash_timing2
ffff00bc D nand_flash_timing3
ffff00c0 D nand_flash_timing4
ffff00c4 D nand_flash_timing5
ffff00c8 D pll_core_ctrl_param
ffff00cc D pll_idsp_ctrl_param
ffff00d0 D pll_cortex_ctrl_param
ffff00d4 D pll_cortex_frac_param
ffff00d8 D scaler_misc
ffff00dc d end_dram_table
ffff00dc T memsetup
ffff00dc D __table_end
ffff00e2 t self_refresh_check
ffff010e t disconnect_dram_reset
ffff0128 t set_rct_pll
ffff0128 t sr_check_exit
ffff017e t setup_dram_dll
ffff028c t LOOP_MR0
ffff0298 t set_dram_mode
ffff02a4 t set_init_ctl
ffff030c T rct_delay_proc
ffff0312 t rct_timer_read
ffff031a T loop_delay_proc
ffff0322 T rct_pll_set_value
ffff0354 T start
ffff0410 t relocate
ffff0420 t relocate_2ndstage
ffff043c t dram_arbiter_cfg
ffff049c t copy_loop
ffff04f0 T self_refresh_jump
ffff0520 t sr_jump_exit
ffff0528 A __postreloc_start
ffff0718 A __postreloc_end
