<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Mips16InstrInfo.cpp source code [llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='Mips16InstrInfo.cpp.html'>Mips16InstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- Mips16InstrInfo.cpp - Mips16 Instruction Information ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips16 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="Mips16InstrInfo.h.html">"Mips16InstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MipsSubtarget.h.html">"MipsSubtarget.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/cctype.html">&lt;cctype&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../include/c++/7/cstring.html">&lt;cstring&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mips16-instrinfo"</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE" title='llvm::Mips16InstrInfo::Mips16InstrInfo' data-ref="_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE">Mips16InstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="1STI">STI</dfn>)</td></tr>
<tr><th id="44">44</th><td>    : MipsInstrInfo(STI, Mips::<span class='error' title="no member named &apos;Bimm16&apos; in namespace &apos;llvm::Mips&apos;">Bimm16</span>), RI(STI) {}</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> &amp;<a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15Mips16InstrInfo15getRegisterInfoEv" title='llvm::Mips16InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15Mips16InstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="47">47</th><td>  <b>return</b> RI;</td></tr>
<tr><th id="48">48</th><td>}</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i class="doc">/// isLoadFromStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">/// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">/// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">/// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="55">55</th><td><em>unsigned</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::Mips16InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15Mips16InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="2MI">MI</dfn>,</td></tr>
<tr><th id="56">56</th><td>                                              <em>int</em> &amp;<dfn class="local col3 decl" id="3FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="57">57</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="58">58</th><td>}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// isStoreToStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">/// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="65">65</th><td><em>unsigned</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::Mips16InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm15Mips16InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                             <em>int</em> &amp;<dfn class="local col5 decl" id="5FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="5FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="67">67</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="68">68</th><td>}</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6MBB">MBB</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="7I" title='I' data-type='MachineBasicBlock::iterator' data-ref="7I">I</dfn>,</td></tr>
<tr><th id="72">72</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="8DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="8DL">DL</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9DestReg" title='DestReg' data-type='unsigned int' data-ref="9DestReg">DestReg</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                  <em>unsigned</em> <dfn class="local col0 decl" id="10SrcReg" title='SrcReg' data-type='unsigned int' data-ref="10SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="11KillSrc" title='KillSrc' data-type='bool' data-ref="11KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="74">74</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12Opc" title='Opc' data-type='unsigned int' data-ref="12Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <b>if</b> (Mips::<span class='error' title="no member named &apos;CPU16RegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">CPU16RegsRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="77">77</th><td>      Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="78">78</th><td>    Opc = Mips::<span class='error' title="no member named &apos;MoveR3216&apos; in namespace &apos;llvm::Mips&apos;">MoveR3216</span>;</td></tr>
<tr><th id="79">79</th><td>  <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="80">80</th><td>           Mips::<span class='error' title="no member named &apos;CPU16RegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">CPU16RegsRegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="81">81</th><td>    Opc = Mips::<span class='error' title="no member named &apos;Move32R16&apos; in namespace &apos;llvm::Mips&apos;">Move32R16</span>;</td></tr>
<tr><th id="82">82</th><td>  <b>else</b> <b>if</b> ((SrcReg == Mips::<span class='error' title="no member named &apos;HI0&apos; in namespace &apos;llvm::Mips&apos;">HI0</span>) &amp;&amp;</td></tr>
<tr><th id="83">83</th><td>           (Mips::<span class='error' title="no member named &apos;CPU16RegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">CPU16RegsRegClass</span>.contains(DestReg)))</td></tr>
<tr><th id="84">84</th><td>    Opc = Mips::<span class='error' title="no member named &apos;Mfhi16&apos; in namespace &apos;llvm::Mips&apos;">Mfhi16</span>, SrcReg = <var>0</var>;</td></tr>
<tr><th id="85">85</th><td>  <b>else</b> <b>if</b> ((SrcReg == Mips::<span class='error' title="no member named &apos;LO0&apos; in namespace &apos;llvm::Mips&apos;">LO0</span>) &amp;&amp;</td></tr>
<tr><th id="86">86</th><td>           (Mips::<span class='error' title="no member named &apos;CPU16RegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">CPU16RegsRegClass</span>.contains(DestReg)))</td></tr>
<tr><th id="87">87</th><td>    Opc = Mips::<span class='error' title="no member named &apos;Mflo16&apos; in namespace &apos;llvm::Mips&apos;">Mflo16</span>, SrcReg = <var>0</var>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc &amp;&amp; &quot;Cannot copy registers&quot;) ? void (0) : __assert_fail (&quot;Opc &amp;&amp; \&quot;Cannot copy registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Mips16InstrInfo.cpp&quot;, 89, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc">Opc</a> &amp;&amp; <q>"Cannot copy registers"</q>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="13MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="13MIB">MIB</dfn> = BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc));</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <b>if</b> (<a class="local col9 ref" href="#9DestReg" title='DestReg' data-ref="9DestReg">DestReg</a>)</td></tr>
<tr><th id="94">94</th><td>    <a class="local col3 ref" href="#13MIB" title='MIB' data-ref="13MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#9DestReg" title='DestReg' data-ref="9DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <b>if</b> (<a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg">SrcReg</a>)</td></tr>
<tr><th id="97">97</th><td>    <a class="local col3 ref" href="#13MIB" title='MIB' data-ref="13MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg">SrcReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#11KillSrc" title='KillSrc' data-ref="11KillSrc">KillSrc</a>));</td></tr>
<tr><th id="98">98</th><td>}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><em>bool</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_" title='llvm::Mips16InstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm15Mips16InstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col5 decl" id="15Src" title='Src' data-type='const llvm::MachineOperand *&amp;' data-ref="15Src">Src</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col6 decl" id="16Dest" title='Dest' data-type='const llvm::MachineOperand *&amp;' data-ref="16Dest">Dest</dfn>) <em>const</em> {</td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveReg' data-ref="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE">isMoveReg</a>()) {</td></tr>
<tr><th id="104">104</th><td>    <a class="local col6 ref" href="#16Dest" title='Dest' data-ref="16Dest">Dest</a> = &amp;<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="105">105</th><td>    <a class="local col5 ref" href="#15Src" title='Src' data-ref="15Src">Src</a> = &amp;<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="106">106</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="107">107</th><td>  }</td></tr>
<tr><th id="108">108</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="109">109</th><td>}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15Mips16InstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterCl493195" title='llvm::Mips16InstrInfo::storeRegToStack' data-ref="_ZNK4llvm15Mips16InstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterCl493195">storeRegToStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB">MBB</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="18I" title='I' data-type='MachineBasicBlock::iterator' data-ref="18I">I</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                      <em>unsigned</em> <dfn class="local col9 decl" id="19SrcReg" title='SrcReg' data-type='unsigned int' data-ref="19SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="20isKill" title='isKill' data-type='bool' data-ref="20isKill">isKill</dfn>, <em>int</em> <dfn class="local col1 decl" id="21FI" title='FI' data-type='int' data-ref="21FI">FI</dfn>,</td></tr>
<tr><th id="114">114</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="22RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="22RC">RC</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="23TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="23TRI">TRI</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="24Offset" title='Offset' data-type='int64_t' data-ref="24Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="117">117</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col5 decl" id="25DL" title='DL' data-type='llvm::DebugLoc' data-ref="25DL">DL</dfn>;</td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (<a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col5 ref" href="#25DL" title='DL' data-ref="25DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="26MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="26MMO">MMO</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::MipsInstrInfo&apos; with an expression of type &apos;const llvm::Mips16InstrInfo&apos;">GetMemOperand</span>(MBB, FI, MachineMemOperand::MOStore);</td></tr>
<tr><th id="120">120</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="27Opc" title='Opc' data-type='unsigned int' data-ref="27Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="121">121</th><td>  <b>if</b> (Mips::<span class='error' title="no member named &apos;CPU16RegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">CPU16RegsRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="122">122</th><td>    Opc = Mips::<span class='error' title="no member named &apos;SwRxSpImmX16&apos; in namespace &apos;llvm::Mips&apos;">SwRxSpImmX16</span>;</td></tr>
<tr><th id="123">123</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc &amp;&amp; &quot;Register class not handled!&quot;) ? void (0) : __assert_fail (&quot;Opc &amp;&amp; \&quot;Register class not handled!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Mips16InstrInfo.cpp&quot;, 123, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#27Opc" title='Opc' data-ref="27Opc">Opc</a> &amp;&amp; <q>"Register class not handled!"</q>);</td></tr>
<tr><th id="124">124</th><td>  BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc)).addReg(SrcReg, getKillRegState(isKill)).</td></tr>
<tr><th id="125">125</th><td>      addFrameIndex(FI).addImm(Offset)</td></tr>
<tr><th id="126">126</th><td>      .addMemOperand(MMO);</td></tr>
<tr><th id="127">127</th><td>}</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15Mips16InstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterCl7305499" title='llvm::Mips16InstrInfo::loadRegFromStack' data-ref="_ZNK4llvm15Mips16InstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterCl7305499">loadRegFromStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="28MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="28MBB">MBB</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="29I" title='I' data-type='MachineBasicBlock::iterator' data-ref="29I">I</dfn>,</td></tr>
<tr><th id="131">131</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="30DestReg" title='DestReg' data-type='unsigned int' data-ref="30DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="31FI" title='FI' data-type='int' data-ref="31FI">FI</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="32RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="32RC">RC</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="33TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="33TRI">TRI</dfn>,</td></tr>
<tr><th id="134">134</th><td>                                       <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="34Offset" title='Offset' data-type='int64_t' data-ref="34Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="135">135</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col5 decl" id="35DL" title='DL' data-type='llvm::DebugLoc' data-ref="35DL">DL</dfn>;</td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (<a class="local col9 ref" href="#29I" title='I' data-ref="29I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#28MBB" title='MBB' data-ref="28MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col5 ref" href="#35DL" title='DL' data-ref="35DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col9 ref" href="#29I" title='I' data-ref="29I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="36MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="36MMO">MMO</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::MipsInstrInfo&apos; with an expression of type &apos;const llvm::Mips16InstrInfo&apos;">GetMemOperand</span>(MBB, FI, MachineMemOperand::MOLoad);</td></tr>
<tr><th id="138">138</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37Opc" title='Opc' data-type='unsigned int' data-ref="37Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <b>if</b> (Mips::<span class='error' title="no member named &apos;CPU16RegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">CPU16RegsRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="141">141</th><td>    Opc = Mips::<span class='error' title="no member named &apos;LwRxSpImmX16&apos; in namespace &apos;llvm::Mips&apos;">LwRxSpImmX16</span>;</td></tr>
<tr><th id="142">142</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc &amp;&amp; &quot;Register class not handled!&quot;) ? void (0) : __assert_fail (&quot;Opc &amp;&amp; \&quot;Register class not handled!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Mips16InstrInfo.cpp&quot;, 142, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#37Opc" title='Opc' data-ref="37Opc">Opc</a> &amp;&amp; <q>"Register class not handled!"</q>);</td></tr>
<tr><th id="143">143</th><td>  BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), DestReg).addFrameIndex(FI).addImm(Offset)</td></tr>
<tr><th id="144">144</th><td>    .addMemOperand(MMO);</td></tr>
<tr><th id="145">145</th><td>}</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><em>bool</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::Mips16InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm15Mips16InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="38MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="39MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="39MBB">MBB</dfn> = *<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="149">149</th><td>  <b>switch</b> (<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="150">150</th><td>  <b>default</b>:</td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="152">152</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;RetRA16&apos; in namespace &apos;llvm::Mips&apos;">RetRA16</span>:</td></tr>
<tr><th id="153">153</th><td>    ExpandRetRA16(MBB, MI, Mips::<span class='error' title="no member named &apos;JrcRa16&apos; in namespace &apos;llvm::Mips&apos;">JrcRa16</span>);</td></tr>
<tr><th id="154">154</th><td>    <b>break</b>;</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <a class="local col9 ref" href="#39MBB" title='MBB' data-ref="39MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">erase</a>(<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="158">158</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="159">159</th><td>}</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i class="doc">/// GetOppositeBranchOpc - Return the inverse of the specified</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">/// opcode, e.g. turning BEQ to BNE.</i></td></tr>
<tr><th id="163">163</th><td><em>unsigned</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15Mips16InstrInfo20getOppositeBranchOpcEj" title='llvm::Mips16InstrInfo::getOppositeBranchOpc' data-ref="_ZNK4llvm15Mips16InstrInfo20getOppositeBranchOpcEj">getOppositeBranchOpc</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40Opc" title='Opc' data-type='unsigned int' data-ref="40Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="164">164</th><td>  <b>switch</b> (<a class="local col0 ref" href="#40Opc" title='Opc' data-ref="40Opc">Opc</a>) {</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BeqzRxImmX16&apos; in namespace &apos;llvm::Mips&apos;">BeqzRxImmX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BnezRxImmX16&apos; in namespace &apos;llvm::Mips&apos;">BnezRxImmX16</span>;</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BnezRxImmX16&apos; in namespace &apos;llvm::Mips&apos;">BnezRxImmX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BeqzRxImmX16&apos; in namespace &apos;llvm::Mips&apos;">BeqzRxImmX16</span>;</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BeqzRxImm16&apos; in namespace &apos;llvm::Mips&apos;">BeqzRxImm16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BnezRxImm16&apos; in namespace &apos;llvm::Mips&apos;">BnezRxImm16</span>;</td></tr>
<tr><th id="168">168</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BnezRxImm16&apos; in namespace &apos;llvm::Mips&apos;">BnezRxImm16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BeqzRxImm16&apos; in namespace &apos;llvm::Mips&apos;">BeqzRxImm16</span>;</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BteqzT8CmpX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8CmpX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BtnezT8CmpX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8CmpX16</span>;</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BteqzT8SltX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BtnezT8SltX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltX16</span>;</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BteqzT8SltiX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltiX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BtnezT8SltiX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltiX16</span>;</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;Btnez16&apos; in namespace &apos;llvm::Mips&apos;">Btnez16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;Bteqz16&apos; in namespace &apos;llvm::Mips&apos;">Bteqz16</span>;</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BtnezX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BteqzX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzX16</span>;</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BtnezT8CmpiX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8CmpiX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BteqzT8CmpiX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8CmpiX16</span>;</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BtnezT8SltuX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltuX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BteqzT8SltuX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltuX16</span>;</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BtnezT8SltiuX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltiuX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BteqzT8SltiuX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltiuX16</span>;</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;Bteqz16&apos; in namespace &apos;llvm::Mips&apos;">Bteqz16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;Btnez16&apos; in namespace &apos;llvm::Mips&apos;">Btnez16</span>;</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BteqzX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BtnezX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezX16</span>;</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BteqzT8CmpiX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8CmpiX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BtnezT8CmpiX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8CmpiX16</span>;</td></tr>
<tr><th id="180">180</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BteqzT8SltuX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltuX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BtnezT8SltuX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltuX16</span>;</td></tr>
<tr><th id="181">181</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BteqzT8SltiuX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltiuX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BtnezT8SltiuX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltiuX16</span>;</td></tr>
<tr><th id="182">182</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BtnezT8CmpX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8CmpX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BteqzT8CmpX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8CmpX16</span>;</td></tr>
<tr><th id="183">183</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BtnezT8SltX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BteqzT8SltX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltX16</span>;</td></tr>
<tr><th id="184">184</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BtnezT8SltiX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltiX16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;BteqzT8SltiX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltiX16</span>;</td></tr>
<tr><th id="185">185</th><td>  }</td></tr>
<tr><th id="186">186</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Illegal opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Mips16InstrInfo.cpp&quot;, 186)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Illegal opcode!"</q>);</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderERKSt6vectorINS_15CalleeSavedInfoESaIS3_EEj" title='addSaveRestoreRegs' data-type='void addSaveRestoreRegs(llvm::MachineInstrBuilder &amp; MIB, const std::vector&lt;CalleeSavedInfo&gt; &amp; CSI, unsigned int Flags = 0)' data-ref="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderERKSt6vectorINS_15CalleeSavedInfoESaIS3_EEj">addSaveRestoreRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="41MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="41MIB">MIB</dfn>,</td></tr>
<tr><th id="190">190</th><td>                               <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col2 decl" id="42CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="42CSI">CSI</dfn>,</td></tr>
<tr><th id="191">191</th><td>                               <em>unsigned</em> <dfn class="local col3 decl" id="43Flags" title='Flags' data-type='unsigned int' data-ref="43Flags">Flags</dfn> = <var>0</var>) {</td></tr>
<tr><th id="192">192</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="44i" title='i' data-type='unsigned int' data-ref="44i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="45e" title='e' data-type='unsigned int' data-ref="45e">e</dfn> = <a class="local col2 ref" href="#42CSI" title='CSI' data-ref="42CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a> != <a class="local col5 ref" href="#45e" title='e' data-ref="45e">e</a>; ++<a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a>) {</td></tr>
<tr><th id="193">193</th><td>    <i>// Add the callee-saved register as live-in. Do not add if the register is</i></td></tr>
<tr><th id="194">194</th><td><i>    // RA and return address is taken, because it has already been added in</i></td></tr>
<tr><th id="195">195</th><td><i>    // method MipsTargetLowering::lowerRETURNADDR.</i></td></tr>
<tr><th id="196">196</th><td><i>    // It's killed at the spill, unless the register is RA and return address</i></td></tr>
<tr><th id="197">197</th><td><i>    // is taken.</i></td></tr>
<tr><th id="198">198</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="46Reg" title='Reg' data-type='unsigned int' data-ref="46Reg">Reg</dfn> = <a class="local col2 ref" href="#42CSI" title='CSI' data-ref="42CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col5 ref" href="#45e" title='e' data-ref="45e">e</a>-<a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a>-<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="199">199</th><td>    <b>switch</b> (<a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg">Reg</a>) {</td></tr>
<tr><th id="200">200</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;RA&apos; in namespace &apos;llvm::Mips&apos;">RA</span>:</td></tr>
<tr><th id="201">201</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;S0&apos; in namespace &apos;llvm::Mips&apos;">S0</span>:</td></tr>
<tr><th id="202">202</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;S1&apos; in namespace &apos;llvm::Mips&apos;">S1</span>:</td></tr>
<tr><th id="203">203</th><td>      MIB.addReg(Reg, Flags);</td></tr>
<tr><th id="204">204</th><td>      <b>break</b>;</td></tr>
<tr><th id="205">205</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;S2&apos; in namespace &apos;llvm::Mips&apos;">S2</span>:</td></tr>
<tr><th id="206">206</th><td>      <b>break</b>;</td></tr>
<tr><th id="207">207</th><td>    <b>default</b>:</td></tr>
<tr><th id="208">208</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected mips16 callee saved register&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Mips16InstrInfo.cpp&quot;, 208)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected mips16 callee saved register"</q>);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>    }</td></tr>
<tr><th id="211">211</th><td>  }</td></tr>
<tr><th id="212">212</th><td>}</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>// Adjust SP by FrameSize bytes. Save RA, S0, S1</i></td></tr>
<tr><th id="215">215</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo9makeFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::makeFrame' data-ref="_ZNK4llvm15Mips16InstrInfo9makeFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">makeFrame</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="47SP" title='SP' data-type='unsigned int' data-ref="47SP">SP</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="48FrameSize" title='FrameSize' data-type='int64_t' data-ref="48FrameSize">FrameSize</dfn>,</td></tr>
<tr><th id="216">216</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="49MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="49MBB">MBB</dfn>,</td></tr>
<tr><th id="217">217</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="50I" title='I' data-type='MachineBasicBlock::iterator' data-ref="50I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col1 decl" id="51DL" title='DL' data-type='llvm::DebugLoc' data-ref="51DL">DL</dfn>;</td></tr>
<tr><th id="219">219</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="52MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="52MF">MF</dfn> = *<a class="local col9 ref" href="#49MBB" title='MBB' data-ref="49MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="220">220</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="53MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="53MFI">MFI</dfn>    = <a class="local col2 ref" href="#52MF" title='MF' data-ref="52MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="221">221</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col4 decl" id="54Reserved" title='Reserved' data-type='const llvm::BitVector' data-ref="54Reserved">Reserved</dfn> = RI.getReservedRegs(MF);</td></tr>
<tr><th id="222">222</th><td>  <em>bool</em> <dfn class="local col5 decl" id="55SaveS2" title='SaveS2' data-type='bool' data-ref="55SaveS2">SaveS2</dfn> = Reserved[Mips::<span class='error' title="no member named &apos;S2&apos; in namespace &apos;llvm::Mips&apos;">S2</span>];</td></tr>
<tr><th id="223">223</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col6 decl" id="56MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="56MIB">MIB</dfn>;</td></tr>
<tr><th id="224">224</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57Opc" title='Opc' data-type='unsigned int' data-ref="57Opc">Opc</dfn> = ((FrameSize &lt;= <var>128</var>) &amp;&amp; !SaveS2)? Mips::<span class='error' title="no member named &apos;Save16&apos; in namespace &apos;llvm::Mips&apos;">Save16</span>:Mips::<span class='error' title="no member named &apos;SaveX16&apos; in namespace &apos;llvm::Mips&apos;">SaveX16</span>;</td></tr>
<tr><th id="225">225</th><td>  MIB = BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc));</td></tr>
<tr><th id="226">226</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col8 decl" id="58CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="58CSI">CSI</dfn> = <a class="local col3 ref" href="#53MFI" title='MFI' data-ref="53MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="227">227</th><td>  <a class="tu ref" href="#_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderERKSt6vectorINS_15CalleeSavedInfoESaIS3_EEj" title='addSaveRestoreRegs' data-use='c' data-ref="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderERKSt6vectorINS_15CalleeSavedInfoESaIS3_EEj">addSaveRestoreRegs</a>(<span class='refarg'><a class="local col6 ref" href="#56MIB" title='MIB' data-ref="56MIB">MIB</a></span>, <a class="local col8 ref" href="#58CSI" title='CSI' data-ref="58CSI">CSI</a>);</td></tr>
<tr><th id="228">228</th><td>  <b>if</b> (SaveS2)</td></tr>
<tr><th id="229">229</th><td>    MIB.addReg(Mips::<span class='error' title="no member named &apos;S2&apos; in namespace &apos;llvm::Mips&apos;">S2</span>);</td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>11</var>&gt;(<a class="local col8 ref" href="#48FrameSize" title='FrameSize' data-ref="48FrameSize">FrameSize</a>))</td></tr>
<tr><th id="231">231</th><td>    <a class="local col6 ref" href="#56MIB" title='MIB' data-ref="56MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#48FrameSize" title='FrameSize' data-ref="48FrameSize">FrameSize</a>);</td></tr>
<tr><th id="232">232</th><td>  <b>else</b> {</td></tr>
<tr><th id="233">233</th><td>    <em>int</em> <dfn class="local col9 decl" id="59Base" title='Base' data-type='int' data-ref="59Base">Base</dfn> = <var>2040</var>; <i>// should create template function like isUInt that</i></td></tr>
<tr><th id="234">234</th><td>                     <i>// returns largest possible n bit unsigned integer</i></td></tr>
<tr><th id="235">235</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="60Remainder" title='Remainder' data-type='int64_t' data-ref="60Remainder">Remainder</dfn> = <a class="local col8 ref" href="#48FrameSize" title='FrameSize' data-ref="48FrameSize">FrameSize</a> - <a class="local col9 ref" href="#59Base" title='Base' data-ref="59Base">Base</a>;</td></tr>
<tr><th id="236">236</th><td>    <a class="local col6 ref" href="#56MIB" title='MIB' data-ref="56MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#59Base" title='Base' data-ref="59Base">Base</a>);</td></tr>
<tr><th id="237">237</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(-<a class="local col0 ref" href="#60Remainder" title='Remainder' data-ref="60Remainder">Remainder</a>))</td></tr>
<tr><th id="238">238</th><td>      <a class="member" href="#_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" title='llvm::Mips16InstrInfo::BuildAddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl">BuildAddiuSpImm</a>(<span class='refarg'><a class="local col9 ref" href="#49MBB" title='MBB' data-ref="49MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>, -<a class="local col0 ref" href="#60Remainder" title='Remainder' data-ref="60Remainder">Remainder</a>);</td></tr>
<tr><th id="239">239</th><td>    <b>else</b></td></tr>
<tr><th id="240">240</th><td>      adjustStackPtrBig(SP, -Remainder, MBB, I, Mips::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Mips&apos;">V0</span>, Mips::<span class='error' title="no member named &apos;V1&apos; in namespace &apos;llvm::Mips&apos;">V1</span>);</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td>}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i>// Adjust SP by FrameSize bytes. Restore RA, S0, S1</i></td></tr>
<tr><th id="245">245</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo12restoreFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::restoreFrame' data-ref="_ZNK4llvm15Mips16InstrInfo12restoreFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">restoreFrame</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="61SP" title='SP' data-type='unsigned int' data-ref="61SP">SP</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="62FrameSize" title='FrameSize' data-type='int64_t' data-ref="62FrameSize">FrameSize</dfn>,</td></tr>
<tr><th id="246">246</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="63MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="63MBB">MBB</dfn>,</td></tr>
<tr><th id="247">247</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="64I" title='I' data-type='MachineBasicBlock::iterator' data-ref="64I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="248">248</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="65DL" title='DL' data-type='llvm::DebugLoc' data-ref="65DL">DL</dfn> = <a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="249">249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="66MF" title='MF' data-type='llvm::MachineFunction *' data-ref="66MF">MF</dfn> = <a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="67MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="67MFI">MFI</dfn>    = <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="251">251</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col8 decl" id="68Reserved" title='Reserved' data-type='const llvm::BitVector' data-ref="68Reserved">Reserved</dfn> = RI.getReservedRegs(*MF);</td></tr>
<tr><th id="252">252</th><td>  <em>bool</em> <dfn class="local col9 decl" id="69SaveS2" title='SaveS2' data-type='bool' data-ref="69SaveS2">SaveS2</dfn> = Reserved[Mips::<span class='error' title="no member named &apos;S2&apos; in namespace &apos;llvm::Mips&apos;">S2</span>];</td></tr>
<tr><th id="253">253</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col0 decl" id="70MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="70MIB">MIB</dfn>;</td></tr>
<tr><th id="254">254</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="71Opc" title='Opc' data-type='unsigned int' data-ref="71Opc">Opc</dfn> = ((FrameSize &lt;= <var>128</var>) &amp;&amp; !SaveS2)?</td></tr>
<tr><th id="255">255</th><td>    Mips::<span class='error' title="no member named &apos;Restore16&apos; in namespace &apos;llvm::Mips&apos;">Restore16</span>:Mips::<span class='error' title="no member named &apos;RestoreX16&apos; in namespace &apos;llvm::Mips&apos;">RestoreX16</span>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>11</var>&gt;(<a class="local col2 ref" href="#62FrameSize" title='FrameSize' data-ref="62FrameSize">FrameSize</a>)) {</td></tr>
<tr><th id="258">258</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="72Base" title='Base' data-type='unsigned int' data-ref="72Base">Base</dfn> = <var>2040</var>;</td></tr>
<tr><th id="259">259</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="73Remainder" title='Remainder' data-type='int64_t' data-ref="73Remainder">Remainder</dfn> = <a class="local col2 ref" href="#62FrameSize" title='FrameSize' data-ref="62FrameSize">FrameSize</a> - <a class="local col2 ref" href="#72Base" title='Base' data-ref="72Base">Base</a>;</td></tr>
<tr><th id="260">260</th><td>    <a class="local col2 ref" href="#62FrameSize" title='FrameSize' data-ref="62FrameSize">FrameSize</a> = <a class="local col2 ref" href="#72Base" title='Base' data-ref="72Base">Base</a>; <i>// should create template function like isUInt that</i></td></tr>
<tr><th id="261">261</th><td>                     <i>// returns largest possible n bit unsigned integer</i></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col3 ref" href="#73Remainder" title='Remainder' data-ref="73Remainder">Remainder</a>))</td></tr>
<tr><th id="264">264</th><td>      <a class="member" href="#_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" title='llvm::Mips16InstrInfo::BuildAddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl">BuildAddiuSpImm</a>(<span class='refarg'><a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a>, <a class="local col3 ref" href="#73Remainder" title='Remainder' data-ref="73Remainder">Remainder</a>);</td></tr>
<tr><th id="265">265</th><td>    <b>else</b></td></tr>
<tr><th id="266">266</th><td>      adjustStackPtrBig(SP, Remainder, MBB, I, Mips::<span class='error' title="no member named &apos;A0&apos; in namespace &apos;llvm::Mips&apos;">A0</span>, Mips::<span class='error' title="no member named &apos;A1&apos; in namespace &apos;llvm::Mips&apos;">A1</span>);</td></tr>
<tr><th id="267">267</th><td>  }</td></tr>
<tr><th id="268">268</th><td>  MIB = BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc));</td></tr>
<tr><th id="269">269</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col4 decl" id="74CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="74CSI">CSI</dfn> = <a class="local col7 ref" href="#67MFI" title='MFI' data-ref="67MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="270">270</th><td>  <a class="tu ref" href="#_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderERKSt6vectorINS_15CalleeSavedInfoESaIS3_EEj" title='addSaveRestoreRegs' data-use='c' data-ref="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderERKSt6vectorINS_15CalleeSavedInfoESaIS3_EEj">addSaveRestoreRegs</a>(<span class='refarg'><a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB">MIB</a></span>, <a class="local col4 ref" href="#74CSI" title='CSI' data-ref="74CSI">CSI</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="271">271</th><td>  <b>if</b> (SaveS2)</td></tr>
<tr><th id="272">272</th><td>    MIB.addReg(Mips::<span class='error' title="no member named &apos;S2&apos; in namespace &apos;llvm::Mips&apos;">S2</span>, RegState::Define);</td></tr>
<tr><th id="273">273</th><td>  <a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#62FrameSize" title='FrameSize' data-ref="62FrameSize">FrameSize</a>);</td></tr>
<tr><th id="274">274</th><td>}</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><i>// Adjust SP by Amount bytes where bytes can be up to 32bit number.</i></td></tr>
<tr><th id="277">277</th><td><i>// This can only be called at times that we know that there is at least one free</i></td></tr>
<tr><th id="278">278</th><td><i>// register.</i></td></tr>
<tr><th id="279">279</th><td><i>// This is clearly safe at prologue and epilogue.</i></td></tr>
<tr><th id="280">280</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::Mips16InstrInfo::adjustStackPtrBig' data-ref="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">adjustStackPtrBig</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="75SP" title='SP' data-type='unsigned int' data-ref="75SP">SP</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="76Amount" title='Amount' data-type='int64_t' data-ref="76Amount">Amount</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="77MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="77MBB">MBB</dfn>,</td></tr>
<tr><th id="282">282</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="78I" title='I' data-type='MachineBasicBlock::iterator' data-ref="78I">I</dfn>,</td></tr>
<tr><th id="283">283</th><td>                                        <em>unsigned</em> <dfn class="local col9 decl" id="79Reg1" title='Reg1' data-type='unsigned int' data-ref="79Reg1">Reg1</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="80Reg2" title='Reg2' data-type='unsigned int' data-ref="80Reg2">Reg2</dfn>) <em>const</em> {</td></tr>
<tr><th id="284">284</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col1 decl" id="81DL" title='DL' data-type='llvm::DebugLoc' data-ref="81DL">DL</dfn>;</td></tr>
<tr><th id="285">285</th><td>  <i>//</i></td></tr>
<tr><th id="286">286</th><td><i>  // li reg1, constant</i></td></tr>
<tr><th id="287">287</th><td><i>  // move reg2, sp</i></td></tr>
<tr><th id="288">288</th><td><i>  // add reg1, reg1, reg2</i></td></tr>
<tr><th id="289">289</th><td><i>  // move sp, reg1</i></td></tr>
<tr><th id="290">290</th><td><i>  //</i></td></tr>
<tr><th id="291">291</th><td><i>  //</i></td></tr>
<tr><th id="292">292</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="82MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="82MIB1">MIB1</dfn> = BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;LwConstant32&apos; in namespace &apos;llvm::Mips&apos;">LwConstant32</span>), Reg1);</td></tr>
<tr><th id="293">293</th><td>  <a class="local col2 ref" href="#82MIB1" title='MIB1' data-ref="82MIB1">MIB1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#76Amount" title='Amount' data-ref="76Amount">Amount</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);</td></tr>
<tr><th id="294">294</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="83MIB2" title='MIB2' data-type='llvm::MachineInstrBuilder' data-ref="83MIB2">MIB2</dfn> = BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;MoveR3216&apos; in namespace &apos;llvm::Mips&apos;">MoveR3216</span>), Reg2);</td></tr>
<tr><th id="295">295</th><td>  MIB2.addReg(Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>, RegState::Kill);</td></tr>
<tr><th id="296">296</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="84MIB3" title='MIB3' data-type='llvm::MachineInstrBuilder' data-ref="84MIB3">MIB3</dfn> = BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;AdduRxRyRz16&apos; in namespace &apos;llvm::Mips&apos;">AdduRxRyRz16</span>), Reg1);</td></tr>
<tr><th id="297">297</th><td>  <a class="local col4 ref" href="#84MIB3" title='MIB3' data-ref="84MIB3">MIB3</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#79Reg1" title='Reg1' data-ref="79Reg1">Reg1</a>);</td></tr>
<tr><th id="298">298</th><td>  <a class="local col4 ref" href="#84MIB3" title='MIB3' data-ref="84MIB3">MIB3</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#80Reg2" title='Reg2' data-ref="80Reg2">Reg2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="85MIB4" title='MIB4' data-type='llvm::MachineInstrBuilder' data-ref="85MIB4">MIB4</dfn> = BuildMI(MBB, I, DL, get(Mips::<span class='error' title="no member named &apos;Move32R16&apos; in namespace &apos;llvm::Mips&apos;">Move32R16</span>),</td></tr>
<tr><th id="300">300</th><td>                                                     Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>);</td></tr>
<tr><th id="301">301</th><td>  <a class="local col5 ref" href="#85MIB4" title='MIB4' data-ref="85MIB4">MIB4</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#79Reg1" title='Reg1' data-ref="79Reg1">Reg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="302">302</th><td>}</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::adjustStackPtrBigUnrestricted' data-ref="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtrBigUnrestricted</dfn>(</td></tr>
<tr><th id="305">305</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="86SP" title='SP' data-type='unsigned int' data-ref="86SP">SP</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="87Amount" title='Amount' data-type='int64_t' data-ref="87Amount">Amount</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="88MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="88MBB">MBB</dfn>,</td></tr>
<tr><th id="306">306</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="89I" title='I' data-type='MachineBasicBlock::iterator' data-ref="89I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="307">307</th><td>   <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;adjust stack pointer amount exceeded&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Mips16InstrInfo.cpp&quot;, 307)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"adjust stack pointer amount exceeded"</q>);</td></tr>
<tr><th id="308">308</th><td>}</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i class="doc">/// Adjust SP by Amount bytes.</i></td></tr>
<tr><th id="311">311</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15Mips16InstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::adjustStackPtr' data-ref="_ZNK4llvm15Mips16InstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtr</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="90SP" title='SP' data-type='unsigned int' data-ref="90SP">SP</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="91Amount" title='Amount' data-type='int64_t' data-ref="91Amount">Amount</dfn>,</td></tr>
<tr><th id="312">312</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="92MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="92MBB">MBB</dfn>,</td></tr>
<tr><th id="313">313</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="93I" title='I' data-type='MachineBasicBlock::iterator' data-ref="93I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="314">314</th><td>  <b>if</b> (<a class="local col1 ref" href="#91Amount" title='Amount' data-ref="91Amount">Amount</a> == <var>0</var>)</td></tr>
<tr><th id="315">315</th><td>    <b>return</b>;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col1 ref" href="#91Amount" title='Amount' data-ref="91Amount">Amount</a>))  <i>// need to change to addiu sp, ....and isInt&lt;16&gt;</i></td></tr>
<tr><th id="318">318</th><td>    <a class="member" href="#_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" title='llvm::Mips16InstrInfo::BuildAddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl">BuildAddiuSpImm</a>(<span class='refarg'><a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a>, <a class="local col1 ref" href="#91Amount" title='Amount' data-ref="91Amount">Amount</a>);</td></tr>
<tr><th id="319">319</th><td>  <b>else</b></td></tr>
<tr><th id="320">320</th><td>    <a class="member" href="#_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::adjustStackPtrBigUnrestricted' data-ref="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtrBigUnrestricted</a>(<a class="local col0 ref" href="#90SP" title='SP' data-ref="90SP">SP</a>, <a class="local col1 ref" href="#91Amount" title='Amount' data-ref="91Amount">Amount</a>, <span class='refarg'><a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a>);</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><i class="doc">/// This function generates the sequence of instructions needed to get the</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">/// result of adding register REG and immediate IMM.</i></td></tr>
<tr><th id="325">325</th><td><em>unsigned</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo13loadImmediateEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERj" title='llvm::Mips16InstrInfo::loadImmediate' data-ref="_ZNK4llvm15Mips16InstrInfo13loadImmediateEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERj">loadImmediate</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="94FrameReg" title='FrameReg' data-type='unsigned int' data-ref="94FrameReg">FrameReg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="95Imm" title='Imm' data-type='int64_t' data-ref="95Imm">Imm</dfn>,</td></tr>
<tr><th id="326">326</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="96MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="96MBB">MBB</dfn>,</td></tr>
<tr><th id="327">327</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="97II" title='II' data-type='MachineBasicBlock::iterator' data-ref="97II">II</dfn>,</td></tr>
<tr><th id="328">328</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="98DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="98DL">DL</dfn>,</td></tr>
<tr><th id="329">329</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col9 decl" id="99NewImm" title='NewImm' data-type='unsigned int &amp;' data-ref="99NewImm">NewImm</dfn>) <em>const</em> {</td></tr>
<tr><th id="330">330</th><td>  <i>//</i></td></tr>
<tr><th id="331">331</th><td><i>  // given original instruction is:</i></td></tr>
<tr><th id="332">332</th><td><i>  // Instr rx, T[offset] where offset is too big.</i></td></tr>
<tr><th id="333">333</th><td><i>  //</i></td></tr>
<tr><th id="334">334</th><td><i>  // lo = offset &amp; 0xFFFF</i></td></tr>
<tr><th id="335">335</th><td><i>  // hi = ((offset &gt;&gt; 16) + (lo &gt;&gt; 15)) &amp; 0xFFFF;</i></td></tr>
<tr><th id="336">336</th><td><i>  //</i></td></tr>
<tr><th id="337">337</th><td><i>  // let T = temporary register</i></td></tr>
<tr><th id="338">338</th><td><i>  // li T, hi</i></td></tr>
<tr><th id="339">339</th><td><i>  // shl T, 16</i></td></tr>
<tr><th id="340">340</th><td><i>  // add T, Rx, T</i></td></tr>
<tr><th id="341">341</th><td><i>  //</i></td></tr>
<tr><th id="342">342</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> <a class="ref fake" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavengerC1Ev" title='llvm::RegScavenger::RegScavenger' data-ref="_ZN4llvm12RegScavengerC1Ev"></a><dfn class="local col0 decl" id="100rs" title='rs' data-type='llvm::RegScavenger' data-ref="100rs">rs</dfn>;</td></tr>
<tr><th id="343">343</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col1 decl" id="101lo" title='lo' data-type='int32_t' data-ref="101lo">lo</dfn> = <a class="local col5 ref" href="#95Imm" title='Imm' data-ref="95Imm">Imm</a> &amp; <var>0xFFFF</var>;</td></tr>
<tr><th id="344">344</th><td>  <a class="local col9 ref" href="#99NewImm" title='NewImm' data-ref="99NewImm">NewImm</a> = <a class="local col1 ref" href="#101lo" title='lo' data-ref="101lo">lo</a>;</td></tr>
<tr><th id="345">345</th><td>  <em>int</em> <dfn class="local col2 decl" id="102Reg" title='Reg' data-type='int' data-ref="102Reg">Reg</dfn> =<var>0</var>;</td></tr>
<tr><th id="346">346</th><td>  <em>int</em> <dfn class="local col3 decl" id="103SpReg" title='SpReg' data-type='int' data-ref="103SpReg">SpReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <a class="local col0 ref" href="#100rs" title='rs' data-ref="100rs">rs</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlock' data-ref="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE">enterBasicBlock</a>(<span class='refarg'><a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a></span>);</td></tr>
<tr><th id="349">349</th><td>  <a class="local col0 ref" href="#100rs" title='rs' data-ref="100rs">rs</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::RegScavenger::forward' data-ref="_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">forward</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a>);</td></tr>
<tr><th id="350">350</th><td>  <i>//</i></td></tr>
<tr><th id="351">351</th><td><i>  // We need to know which registers can be used, in the case where there</i></td></tr>
<tr><th id="352">352</th><td><i>  // are not enough free registers. We exclude all registers that</i></td></tr>
<tr><th id="353">353</th><td><i>  // are used in the instruction that we are helping.</i></td></tr>
<tr><th id="354">354</th><td><i>  //  // Consider all allocatable registers in the register class initially</i></td></tr>
<tr><th id="355">355</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col4 decl" id="104Candidates" title='Candidates' data-type='llvm::BitVector' data-ref="104Candidates">Candidates</dfn> =</td></tr>
<tr><th id="356">356</th><td>      RI.getAllocatableSet</td></tr>
<tr><th id="357">357</th><td>      (*II-&gt;getParent()-&gt;getParent(), &amp;Mips::<span class='error' title="no member named &apos;CPU16RegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">CPU16RegsRegClass</span>);</td></tr>
<tr><th id="358">358</th><td>  <i>// Exclude all the registers being used by the instruction.</i></td></tr>
<tr><th id="359">359</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="105i" title='i' data-type='unsigned int' data-ref="105i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="106e" title='e' data-type='unsigned int' data-ref="106e">e</dfn> = <a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#105i" title='i' data-ref="105i">i</a> != <a class="local col6 ref" href="#106e" title='e' data-ref="106e">e</a>; ++<a class="local col5 ref" href="#105i" title='i' data-ref="105i">i</a>) {</td></tr>
<tr><th id="360">360</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="107MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="107MO">MO</dfn> = <a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#105i" title='i' data-ref="105i">i</a>);</td></tr>
<tr><th id="361">361</th><td>    <b>if</b> (<a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <var>0</var> &amp;&amp; !<a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="362">362</th><td>        !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="363">363</th><td>      <a class="local col4 ref" href="#104Candidates" title='Candidates' data-ref="104Candidates">Candidates</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="364">364</th><td>  }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// If the same register was used and defined in an instruction, then</i></td></tr>
<tr><th id="367">367</th><td><i>  // it will not be in the list of candidates.</i></td></tr>
<tr><th id="368">368</th><td><i>  //</i></td></tr>
<tr><th id="369">369</th><td><i>  // we need to analyze the instruction that we are helping.</i></td></tr>
<tr><th id="370">370</th><td><i>  // we need to know if it defines register x but register x is not</i></td></tr>
<tr><th id="371">371</th><td><i>  // present as an operand of the instruction. this tells</i></td></tr>
<tr><th id="372">372</th><td><i>  // whether the register is live before the instruction. if it's not</i></td></tr>
<tr><th id="373">373</th><td><i>  // then we don't need to save it in case there are no free registers.</i></td></tr>
<tr><th id="374">374</th><td>  <em>int</em> <dfn class="local col8 decl" id="108DefReg" title='DefReg' data-type='int' data-ref="108DefReg">DefReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="375">375</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="109i" title='i' data-type='unsigned int' data-ref="109i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="110e" title='e' data-type='unsigned int' data-ref="110e">e</dfn> = <a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#109i" title='i' data-ref="109i">i</a> != <a class="local col0 ref" href="#110e" title='e' data-ref="110e">e</a>; ++<a class="local col9 ref" href="#109i" title='i' data-ref="109i">i</a>) {</td></tr>
<tr><th id="376">376</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="111MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="111MO">MO</dfn> = <a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#109i" title='i' data-ref="109i">i</a>);</td></tr>
<tr><th id="377">377</th><td>    <b>if</b> (<a class="local col1 ref" href="#111MO" title='MO' data-ref="111MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#111MO" title='MO' data-ref="111MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="378">378</th><td>      <a class="local col8 ref" href="#108DefReg" title='DefReg' data-ref="108DefReg">DefReg</a> = <a class="local col1 ref" href="#111MO" title='MO' data-ref="111MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="379">379</th><td>      <b>break</b>;</td></tr>
<tr><th id="380">380</th><td>    }</td></tr>
<tr><th id="381">381</th><td>  }</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col2 decl" id="112Available" title='Available' data-type='llvm::BitVector' data-ref="112Available">Available</dfn> = rs.getRegsAvailable(&amp;Mips::<span class='error' title="no member named &apos;CPU16RegsRegClass&apos; in namespace &apos;llvm::Mips&apos;">CPU16RegsRegClass</span>);</td></tr>
<tr><th id="384">384</th><td>  <a class="local col2 ref" href="#112Available" title='Available' data-ref="112Available">Available</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraNERKS0_" title='llvm::BitVector::operator&amp;=' data-ref="_ZN4llvm9BitVectoraNERKS0_">&amp;=</a> <a class="local col4 ref" href="#104Candidates" title='Candidates' data-ref="104Candidates">Candidates</a>;</td></tr>
<tr><th id="385">385</th><td>  <i>//</i></td></tr>
<tr><th id="386">386</th><td><i>  // we use T0 for the first register, if we need to save something away.</i></td></tr>
<tr><th id="387">387</th><td><i>  // we use T1 for the second register, if we need to save something away.</i></td></tr>
<tr><th id="388">388</th><td><i>  //</i></td></tr>
<tr><th id="389">389</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113FirstRegSaved" title='FirstRegSaved' data-type='unsigned int' data-ref="113FirstRegSaved">FirstRegSaved</dfn> =<var>0</var>, <dfn class="local col4 decl" id="114SecondRegSaved" title='SecondRegSaved' data-type='unsigned int' data-ref="114SecondRegSaved">SecondRegSaved</dfn>=<var>0</var>;</td></tr>
<tr><th id="390">390</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="115FirstRegSavedTo" title='FirstRegSavedTo' data-type='unsigned int' data-ref="115FirstRegSavedTo">FirstRegSavedTo</dfn> = <var>0</var>, <dfn class="local col6 decl" id="116SecondRegSavedTo" title='SecondRegSavedTo' data-type='unsigned int' data-ref="116SecondRegSavedTo">SecondRegSavedTo</dfn> = <var>0</var>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a> = <a class="local col2 ref" href="#112Available" title='Available' data-ref="112Available">Available</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <b>if</b> (<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a> == -<var>1</var>) {</td></tr>
<tr><th id="395">395</th><td>    <a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a> = <a class="local col4 ref" href="#104Candidates" title='Candidates' data-ref="104Candidates">Candidates</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="396">396</th><td>    <a class="local col4 ref" href="#104Candidates" title='Candidates' data-ref="104Candidates">Candidates</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>);</td></tr>
<tr><th id="397">397</th><td>    <b>if</b> (<a class="local col8 ref" href="#108DefReg" title='DefReg' data-ref="108DefReg">DefReg</a> != <a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>) {</td></tr>
<tr><th id="398">398</th><td>      <a class="local col3 ref" href="#113FirstRegSaved" title='FirstRegSaved' data-ref="113FirstRegSaved">FirstRegSaved</a> = <a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>;</td></tr>
<tr><th id="399">399</th><td>      FirstRegSavedTo = Mips::<span class='error' title="no member named &apos;T0&apos; in namespace &apos;llvm::Mips&apos;">T0</span>;</td></tr>
<tr><th id="400">400</th><td>      <a class="member" href="#_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</a>(<span class='refarg'><a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a>, <a class="local col8 ref" href="#98DL" title='DL' data-ref="98DL">DL</a>, <a class="local col5 ref" href="#115FirstRegSavedTo" title='FirstRegSavedTo' data-ref="115FirstRegSavedTo">FirstRegSavedTo</a>, <a class="local col3 ref" href="#113FirstRegSaved" title='FirstRegSaved' data-ref="113FirstRegSaved">FirstRegSaved</a>, <b>true</b>);</td></tr>
<tr><th id="401">401</th><td>    }</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td>  <b>else</b></td></tr>
<tr><th id="404">404</th><td>    <a class="local col2 ref" href="#112Available" title='Available' data-ref="112Available">Available</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>);</td></tr>
<tr><th id="405">405</th><td>  BuildMI(MBB, II, DL, get(Mips::<span class='error' title="no member named &apos;LwConstant32&apos; in namespace &apos;llvm::Mips&apos;">LwConstant32</span>), Reg).addImm(Imm).addImm(-<var>1</var>);</td></tr>
<tr><th id="406">406</th><td>  <a class="local col9 ref" href="#99NewImm" title='NewImm' data-ref="99NewImm">NewImm</a> = <var>0</var>;</td></tr>
<tr><th id="407">407</th><td>  <b>if</b> (FrameReg == Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>) {</td></tr>
<tr><th id="408">408</th><td>    <a class="local col3 ref" href="#103SpReg" title='SpReg' data-ref="103SpReg">SpReg</a> = <a class="local col2 ref" href="#112Available" title='Available' data-ref="112Available">Available</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="409">409</th><td>    <b>if</b> (<a class="local col3 ref" href="#103SpReg" title='SpReg' data-ref="103SpReg">SpReg</a> == -<var>1</var>) {</td></tr>
<tr><th id="410">410</th><td>      <a class="local col3 ref" href="#103SpReg" title='SpReg' data-ref="103SpReg">SpReg</a> = <a class="local col4 ref" href="#104Candidates" title='Candidates' data-ref="104Candidates">Candidates</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="411">411</th><td>      <i>// Candidates.reset(SpReg); // not really needed</i></td></tr>
<tr><th id="412">412</th><td>      <b>if</b> (<a class="local col8 ref" href="#108DefReg" title='DefReg' data-ref="108DefReg">DefReg</a>!= <a class="local col3 ref" href="#103SpReg" title='SpReg' data-ref="103SpReg">SpReg</a>) {</td></tr>
<tr><th id="413">413</th><td>        <a class="local col4 ref" href="#114SecondRegSaved" title='SecondRegSaved' data-ref="114SecondRegSaved">SecondRegSaved</a> = <a class="local col3 ref" href="#103SpReg" title='SpReg' data-ref="103SpReg">SpReg</a>;</td></tr>
<tr><th id="414">414</th><td>        SecondRegSavedTo = Mips::<span class='error' title="no member named &apos;T1&apos; in namespace &apos;llvm::Mips&apos;">T1</span>;</td></tr>
<tr><th id="415">415</th><td>      }</td></tr>
<tr><th id="416">416</th><td>      <b>if</b> (<a class="local col4 ref" href="#114SecondRegSaved" title='SecondRegSaved' data-ref="114SecondRegSaved">SecondRegSaved</a>)</td></tr>
<tr><th id="417">417</th><td>        <a class="member" href="#_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</a>(<span class='refarg'><a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a>, <a class="local col8 ref" href="#98DL" title='DL' data-ref="98DL">DL</a>, <a class="local col6 ref" href="#116SecondRegSavedTo" title='SecondRegSavedTo' data-ref="116SecondRegSavedTo">SecondRegSavedTo</a>, <a class="local col4 ref" href="#114SecondRegSaved" title='SecondRegSaved' data-ref="114SecondRegSaved">SecondRegSaved</a>, <b>true</b>);</td></tr>
<tr><th id="418">418</th><td>    }</td></tr>
<tr><th id="419">419</th><td>   <b>else</b></td></tr>
<tr><th id="420">420</th><td>     <a class="local col2 ref" href="#112Available" title='Available' data-ref="112Available">Available</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col3 ref" href="#103SpReg" title='SpReg' data-ref="103SpReg">SpReg</a>);</td></tr>
<tr><th id="421">421</th><td>    copyPhysReg(MBB, II, DL, SpReg, Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>, <b>false</b>);</td></tr>
<tr><th id="422">422</th><td>    BuildMI(MBB, II, DL, get(Mips::  <span class='error' title="no member named &apos;AdduRxRyRz16&apos; in namespace &apos;llvm::Mips&apos;">AdduRxRyRz16</span>), Reg).addReg(SpReg, RegState::Kill)</td></tr>
<tr><th id="423">423</th><td>      .addReg(Reg);</td></tr>
<tr><th id="424">424</th><td>  }</td></tr>
<tr><th id="425">425</th><td>  <b>else</b></td></tr>
<tr><th id="426">426</th><td>    BuildMI(MBB, II, DL, get(Mips::  <span class='error' title="no member named &apos;AdduRxRyRz16&apos; in namespace &apos;llvm::Mips&apos;">AdduRxRyRz16</span>), Reg).addReg(FrameReg)</td></tr>
<tr><th id="427">427</th><td>      .addReg(Reg, RegState::Kill);</td></tr>
<tr><th id="428">428</th><td>  <b>if</b> (<a class="local col3 ref" href="#113FirstRegSaved" title='FirstRegSaved' data-ref="113FirstRegSaved">FirstRegSaved</a> || <a class="local col4 ref" href="#114SecondRegSaved" title='SecondRegSaved' data-ref="114SecondRegSaved">SecondRegSaved</a>) {</td></tr>
<tr><th id="429">429</th><td>    <a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a>);</td></tr>
<tr><th id="430">430</th><td>    <b>if</b> (<a class="local col3 ref" href="#113FirstRegSaved" title='FirstRegSaved' data-ref="113FirstRegSaved">FirstRegSaved</a>)</td></tr>
<tr><th id="431">431</th><td>      <a class="member" href="#_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</a>(<span class='refarg'><a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a>, <a class="local col8 ref" href="#98DL" title='DL' data-ref="98DL">DL</a>, <a class="local col3 ref" href="#113FirstRegSaved" title='FirstRegSaved' data-ref="113FirstRegSaved">FirstRegSaved</a>, <a class="local col5 ref" href="#115FirstRegSavedTo" title='FirstRegSavedTo' data-ref="115FirstRegSavedTo">FirstRegSavedTo</a>, <b>true</b>);</td></tr>
<tr><th id="432">432</th><td>    <b>if</b> (<a class="local col4 ref" href="#114SecondRegSaved" title='SecondRegSaved' data-ref="114SecondRegSaved">SecondRegSaved</a>)</td></tr>
<tr><th id="433">433</th><td>      <a class="member" href="#_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</a>(<span class='refarg'><a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a>, <a class="local col8 ref" href="#98DL" title='DL' data-ref="98DL">DL</a>, <a class="local col4 ref" href="#114SecondRegSaved" title='SecondRegSaved' data-ref="114SecondRegSaved">SecondRegSaved</a>, <a class="local col6 ref" href="#116SecondRegSavedTo" title='SecondRegSavedTo' data-ref="116SecondRegSavedTo">SecondRegSavedTo</a>, <b>true</b>);</td></tr>
<tr><th id="434">434</th><td>  }</td></tr>
<tr><th id="435">435</th><td>  <b>return</b> <a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>;</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><em>unsigned</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15Mips16InstrInfo18getAnalyzableBrOpcEj" title='llvm::Mips16InstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm15Mips16InstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="117Opc" title='Opc' data-type='unsigned int' data-ref="117Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="439">439</th><td>  <b>return</b> (Opc == Mips::<span class='error' title="no member named &apos;BeqzRxImmX16&apos; in namespace &apos;llvm::Mips&apos;">BeqzRxImmX16</span>   || Opc == Mips::<span class='error' title="no member named &apos;BimmX16&apos; in namespace &apos;llvm::Mips&apos;">BimmX16</span>  ||</td></tr>
<tr><th id="440">440</th><td>          Opc == Mips::<span class='error' title="no member named &apos;Bimm16&apos; in namespace &apos;llvm::Mips&apos;">Bimm16</span>  ||</td></tr>
<tr><th id="441">441</th><td>          Opc == Mips::<span class='error' title="no member named &apos;Bteqz16&apos; in namespace &apos;llvm::Mips&apos;">Bteqz16</span>        || Opc == Mips::<span class='error' title="no member named &apos;Btnez16&apos; in namespace &apos;llvm::Mips&apos;">Btnez16</span> ||</td></tr>
<tr><th id="442">442</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BeqzRxImm16&apos; in namespace &apos;llvm::Mips&apos;">BeqzRxImm16</span>    || Opc == Mips::<span class='error' title="no member named &apos;BnezRxImm16&apos; in namespace &apos;llvm::Mips&apos;">BnezRxImm16</span>   ||</td></tr>
<tr><th id="443">443</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BnezRxImmX16&apos; in namespace &apos;llvm::Mips&apos;">BnezRxImmX16</span>   || Opc == Mips::<span class='error' title="no member named &apos;BteqzX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzX16</span> ||</td></tr>
<tr><th id="444">444</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BteqzT8CmpX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8CmpX16</span>  || Opc == Mips::<span class='error' title="no member named &apos;BteqzT8CmpiX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8CmpiX16</span> ||</td></tr>
<tr><th id="445">445</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BteqzT8SltX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltX16</span>  || Opc == Mips::<span class='error' title="no member named &apos;BteqzT8SltuX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltuX16</span>  ||</td></tr>
<tr><th id="446">446</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BteqzT8SltiX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltiX16</span> || Opc == Mips::<span class='error' title="no member named &apos;BteqzT8SltiuX16&apos; in namespace &apos;llvm::Mips&apos;">BteqzT8SltiuX16</span> ||</td></tr>
<tr><th id="447">447</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BtnezX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezX16</span>       || Opc == Mips::<span class='error' title="no member named &apos;BtnezT8CmpX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8CmpX16</span> ||</td></tr>
<tr><th id="448">448</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BtnezT8CmpiX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8CmpiX16</span> || Opc == Mips::<span class='error' title="no member named &apos;BtnezT8SltX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltX16</span> ||</td></tr>
<tr><th id="449">449</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BtnezT8SltuX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltuX16</span> || Opc == Mips::<span class='error' title="no member named &apos;BtnezT8SltiX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltiX16</span> ||</td></tr>
<tr><th id="450">450</th><td>          Opc == Mips::<span class='error' title="no member named &apos;BtnezT8SltiuX16&apos; in namespace &apos;llvm::Mips&apos;">BtnezT8SltiuX16</span> ) ? Opc : <var>0</var>;</td></tr>
<tr><th id="451">451</th><td>}</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::Mips16InstrInfo::ExpandRetRA16' data-ref="_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">ExpandRetRA16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="118MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="118MBB">MBB</dfn>,</td></tr>
<tr><th id="454">454</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="119I" title='I' data-type='MachineBasicBlock::iterator' data-ref="119I">I</dfn>,</td></tr>
<tr><th id="455">455</th><td>                                  <em>unsigned</em> <dfn class="local col0 decl" id="120Opc" title='Opc' data-type='unsigned int' data-ref="120Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="456">456</th><td>  BuildMI(MBB, I, I-&gt;getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc));</td></tr>
<tr><th id="457">457</th><td>}</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl" title='llvm::Mips16InstrInfo::AddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl">AddiuSpImm</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="121Imm" title='Imm' data-type='int64_t' data-ref="121Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="460">460</th><td>  <b>if</b> (validSpImm8(Imm))</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> get(Mips::<span class='error' title="no member named &apos;AddiuSpImm16&apos; in namespace &apos;llvm::Mips&apos;">AddiuSpImm16</span>);</td></tr>
<tr><th id="462">462</th><td>  <b>else</b></td></tr>
<tr><th id="463">463</th><td>    <b>return</b> get(Mips::<span class='error' title="no member named &apos;AddiuSpImmX16&apos; in namespace &apos;llvm::Mips&apos;">AddiuSpImmX16</span>);</td></tr>
<tr><th id="464">464</th><td>}</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" title='llvm::Mips16InstrInfo::BuildAddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl">BuildAddiuSpImm</dfn></td></tr>
<tr><th id="467">467</th><td>  (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="122MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="122MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="123I" title='I' data-type='MachineBasicBlock::iterator' data-ref="123I">I</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="124Imm" title='Imm' data-type='int64_t' data-ref="124Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="468">468</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col5 decl" id="125DL" title='DL' data-type='llvm::DebugLoc' data-ref="125DL">DL</dfn>;</td></tr>
<tr><th id="469">469</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#123I" title='I' data-ref="123I">I</a>, <a class="local col5 ref" href="#125DL" title='DL' data-ref="125DL">DL</a>, <a class="member" href="#_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl" title='llvm::Mips16InstrInfo::AddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl">AddiuSpImm</a>(<a class="local col4 ref" href="#124Imm" title='Imm' data-ref="124Imm">Imm</a>)).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#124Imm" title='Imm' data-ref="124Imm">Imm</a>);</td></tr>
<tr><th id="470">470</th><td>}</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE" title='llvm::createMips16InstrInfo' data-ref="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE">createMips16InstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col6 decl" id="126STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="126STI">STI</dfn>) {</td></tr>
<tr><th id="473">473</th><td>  <b>return</b> <span class='error' title="cannot initialize return object of type &apos;const llvm::MipsInstrInfo *&apos; with an rvalue of type &apos;llvm::Mips16InstrInfo *&apos;"><b>new</b></span> Mips16InstrInfo(STI);</td></tr>
<tr><th id="474">474</th><td>}</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><em>bool</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm15Mips16InstrInfo14validImmediateEjjl" title='llvm::Mips16InstrInfo::validImmediate' data-ref="_ZN4llvm15Mips16InstrInfo14validImmediateEjjl">validImmediate</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="127Opcode" title='Opcode' data-type='unsigned int' data-ref="127Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="128Reg" title='Reg' data-type='unsigned int' data-ref="128Reg">Reg</dfn>,</td></tr>
<tr><th id="477">477</th><td>                                     <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="129Amount" title='Amount' data-type='int64_t' data-ref="129Amount">Amount</dfn>) {</td></tr>
<tr><th id="478">478</th><td>  <b>switch</b> (<a class="local col7 ref" href="#127Opcode" title='Opcode' data-ref="127Opcode">Opcode</a>) {</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LbRxRyOffMemX16&apos; in namespace &apos;llvm::Mips&apos;">LbRxRyOffMemX16</span>:</td></tr>
<tr><th id="480">480</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LbuRxRyOffMemX16&apos; in namespace &apos;llvm::Mips&apos;">LbuRxRyOffMemX16</span>:</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LhRxRyOffMemX16&apos; in namespace &apos;llvm::Mips&apos;">LhRxRyOffMemX16</span>:</td></tr>
<tr><th id="482">482</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LhuRxRyOffMemX16&apos; in namespace &apos;llvm::Mips&apos;">LhuRxRyOffMemX16</span>:</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SbRxRyOffMemX16&apos; in namespace &apos;llvm::Mips&apos;">SbRxRyOffMemX16</span>:</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ShRxRyOffMemX16&apos; in namespace &apos;llvm::Mips&apos;">ShRxRyOffMemX16</span>:</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LwRxRyOffMemX16&apos; in namespace &apos;llvm::Mips&apos;">LwRxRyOffMemX16</span>:</td></tr>
<tr><th id="486">486</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SwRxRyOffMemX16&apos; in namespace &apos;llvm::Mips&apos;">SwRxRyOffMemX16</span>:</td></tr>
<tr><th id="487">487</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SwRxSpImmX16&apos; in namespace &apos;llvm::Mips&apos;">SwRxSpImmX16</span>:</td></tr>
<tr><th id="488">488</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LwRxSpImmX16&apos; in namespace &apos;llvm::Mips&apos;">LwRxSpImmX16</span>:</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> isInt&lt;<var>16</var>&gt;(Amount);</td></tr>
<tr><th id="490">490</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;AddiuRxRyOffMemX16&apos; in namespace &apos;llvm::Mips&apos;">AddiuRxRyOffMemX16</span>:</td></tr>
<tr><th id="491">491</th><td>    <b>if</b> ((Reg == Mips::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::Mips&apos;">PC</span>) || (Reg == Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>))</td></tr>
<tr><th id="492">492</th><td>      <b>return</b> isInt&lt;<var>16</var>&gt;(Amount);</td></tr>
<tr><th id="493">493</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>15</var>&gt;(<a class="local col9 ref" href="#129Amount" title='Amount' data-ref="129Amount">Amount</a>);</td></tr>
<tr><th id="494">494</th><td>  }</td></tr>
<tr><th id="495">495</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected Opcode in validImmediate&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Mips16InstrInfo.cpp&quot;, 495)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected Opcode in validImmediate"</q>);</td></tr>
<tr><th id="496">496</th><td>}</td></tr>
<tr><th id="497">497</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
