// Seed: 3560129533
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input supply0 id_2
);
  wire ['h0 : -1] id_4;
  wire id_5;
  logic [-1 : -1] id_6;
  always @(posedge 1 or posedge -1) while (id_2) @(posedge -1) if (1 | -1) $signed(58);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd58
) (
    input  wire id_0,
    output tri1 id_1,
    input  tri1 _id_2,
    input  tri  id_3
);
  wire id_5[!  id_2 : id_2  &  -1];
  ;
  assign id_1 = id_5 - id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
  wire id_6;
  logic [1 : -1] id_7 = "";
endmodule
