// Seed: 1294195613
module module_0 (
    input supply1 id_0
);
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    output tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri0 id_6,
    input wand id_7,
    input tri1 id_8,
    output logic id_9,
    input supply0 id_10,
    input wire id_11,
    input wand id_12,
    output supply0 id_13,
    input supply1 id_14,
    input uwire id_15,
    input wand id_16,
    input logic id_17,
    output tri id_18,
    input tri0 id_19,
    output wire id_20
);
  assign id_9 = id_17;
  module_0(
      id_0
  ); id_22 :
  assert property (@(id_15 ==? id_0) 1)
  else id_1 <= id_17;
  wire id_23;
endmodule
