Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 18 16:20:34 2023
| Host         : LAPTOP-CK74LVEA running 64-bit major release  (build 9200)
| Command      : report_methodology -file ErrorFunnel_Top_methodology_drc_routed.rpt -pb ErrorFunnel_Top_methodology_drc_routed.pb -rpx ErrorFunnel_Top_methodology_drc_routed.rpx
| Design       : ErrorFunnel_Top
| Device       : xc7vx690tffg1761-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 74
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 8          |
| TIMING-18 | Warning  | Missing input or output delay | 66         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[49]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 38 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[49]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 38 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[47]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 38 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[47]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 38 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[47]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 38 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[47]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 38 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[47]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 38 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[47]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 38 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_rst_n relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_uv[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_uv[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_uv[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_uv[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_uv[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_uv[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_uv[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_uv[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_uv[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i_uv[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on i_uv[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on i_uv[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on i_uv[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on i_uv[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on i_uv[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on i_uv[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on i_uv[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on i_uv[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on i_uv[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on i_uv[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on i_uv[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on i_uv[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on i_uv[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on i_uv[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on i_uv[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on i_uv[32] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on i_uv[33] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on i_uv[34] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on i_uv[35] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on i_uv[36] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on i_uv[37] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on i_uv[38] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on i_uv[39] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on i_uv[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on i_uv[40] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on i_uv[41] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on i_uv[42] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on i_uv[43] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on i_uv[44] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on i_uv[45] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on i_uv[46] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on i_uv[47] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on i_uv[48] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on i_uv[49] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on i_uv[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on i_uv[50] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on i_uv[51] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on i_uv[52] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on i_uv[53] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on i_uv[54] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on i_uv[55] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on i_uv[56] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on i_uv[57] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on i_uv[58] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on i_uv[59] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on i_uv[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on i_uv[60] relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on i_uv[61] relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on i_uv[62] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on i_uv[63] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on i_uv[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on i_uv[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on i_uv[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on i_uv[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on i_uv_en relative to clock(s) clk
Related violations: <none>


