work	"VHDL/0_InstructionFetch/IF_main.vhd"
work	"VHDL/0_InstructionFetch/MemInstruction1.vhd"
work	"VHDL/0_InstructionFetch/PCAdder.vhd"
work	"VHDL/0_InstructionFetch/Phase0_InstructionFetch.vhd"
work	"VHDL/1_InstructionDecode/ControlPrincipal.vhd"
work	"VHDL/1_InstructionDecode/ExtensioSigno.vhd"
work	"VHDL/1_InstructionDecode/ID_main.vhd"
work	"VHDL/1_InstructionDecode/Phase1_InstructionDecode.vhd"
work	"VHDL/1_InstructionDecode/RegisterBank.vhd"
work	"VHDL/2_Execution/ALU.vhd"
work	"VHDL/2_Execution/BrAdder.vhd"
work	"VHDL/2_Execution/EXE_main.vhd"
work	"VHDL/2_Execution/Phase2_Execution.vhd"
work	"VHDL/3_Memory/MEM_main.vhd"
work	"VHDL/3_Memory/MemData.vhd"
work	"VHDL/3_Memory/Phase3_Memory.vhd"
work	"VHDL/common/Mux2.vhd"
work	"VHDL/common/mod_esperas.vhd"
work	"VHDL/common/mod_gen_esperas.vhd"
work	"VHDL/common/my_package.vhd"
work	"VHDL/main.vhd"
