@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":242:8:242:9|Found inferred clock SimpleVGA|Clock12MHz which controls 160 sequential elements including voltage_2[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
