// Seed: 1330933586
module module_0;
endmodule
module module_1;
  supply1 id_2;
  generate
    for (id_3 = id_2; id_1 - {1{1}}; id_2 = id_1) begin : id_4
      assign id_2 = 1 ? id_3 : id_3;
      for (id_5 = id_1; 1; ++id_1) begin : id_6
        wire id_7, id_8;
      end
    end
  endgenerate
  module_0();
endmodule
module module_2 (
    output tri1 id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3,
    output wor id_4,
    input wire id_5
);
  wire id_7;
  assign id_4 = 1;
  module_0();
endmodule
