$date
	Fri May 15 14:54:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FA_tb $end
$scope module FA01 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % Sum $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$upscope $end
$upscope $end
$scope module FA_tb $end
$var reg 1 ! A $end
$upscope $end
$scope module FA_tb $end
$var reg 1 " B $end
$upscope $end
$scope module FA_tb $end
$var reg 1 # Cin $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#50
1%
1#
#100
1&
0#
1"
#150
1$
0%
1)
1#
#200
0$
1%
0)
0#
0"
1!
#250
1$
0%
1(
1#
#300
0(
0&
1'
0#
1"
#350
1%
1(
1)
1#
#400
