{
  "DESIGN_NAME": "top_module_project4",
  "TOP_MODULE": "top_module_project4",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_TREE_SYNTH": true,
  "CLOCK_PORT": "CLK",
  "CLOCK_PERIOD": 15,
  "PL_RANDOM_GLB_PLACEMENT": true,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 600 600",
  "PL_TARGET_DENSITY": 0.35,
  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 25,
  "FP_PDN_HPITCH": 25,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "PL_RESIZER_ALLOW_OVERLAPS": 0,
  "GRT_REPAIR_ANTENNAS": true,
  "DIODE_ON_PORTS": "both",
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "CORE_UTILIZATION": 50,
  "pdk::sky130*": {
    "FP_CORE_UTIL": 15,
    "CLOCK_PERIOD": 15,
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 8
    },
    "scl::sky130_fd_sc_ls": {
      "MAX_FANOUT_CONSTRAINT": 5
    }
  },
  "pdk::gf180mcu*": {
    "CLOCK_PERIOD": 24.0,
    "FP_CORE_UTIL": 40,
    "MAX_FANOUT_CONSTRAINT": 4,
    "PL_TARGET_DENSITY": 0.5
  }
}