<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Dec 10 17:03:51 2018" VIVADOVERSION="2018.2.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-20:part0:1.0" DEVICE="7z020" NAME="test" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="15" NAME="divisor" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_divisor">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_gen_0" PORT="s_axis_divisor_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="dividend" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dividend">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_gen_0" PORT="s_axis_dividend_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_gen_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="External_Ports_EN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_gen_0" PORT="aclken"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="data_valid" RIGHT="0" SIGIS="undef" SIGNAME="div_gen_0_m_axis_dout_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_gen_0" PORT="m_axis_dout_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_out_tvalid" SIGIS="undef" SIGNAME="div_gen_0_m_axis_dout_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_gen_0" PORT="m_axis_dout_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tvalid_divisor" SIGIS="undef" SIGNAME="External_Ports_tvalid_divisor">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_gen_0" PORT="s_axis_divisor_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tvalid_dividend" SIGIS="undef" SIGNAME="External_Ports_tvalid_dividend">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_gen_0" PORT="s_axis_dividend_tvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/div_gen_0" HWVERSION="5.1" INSTANCE="div_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="div_gen" VLNV="xilinx.com:ip:div_gen:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=div_gen;v=v5_1;d=pg151-div-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="1"/>
        <PARAMETER NAME="C_LATENCY" VALUE="22"/>
        <PARAMETER NAME="ALGORITHM_TYPE" VALUE="1"/>
        <PARAMETER NAME="DIVISOR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="DIVIDEND_WIDTH" VALUE="18"/>
        <PARAMETER NAME="SIGNED_B" VALUE="1"/>
        <PARAMETER NAME="DIVCLK_SEL" VALUE="1"/>
        <PARAMETER NAME="FRACTIONAL_B" VALUE="0"/>
        <PARAMETER NAME="FRACTIONAL_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_HAS_DIV_BY_ZERO" VALUE="0"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVISOR_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVISOR_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_DIVISOR_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_DIVISOR_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVIDEND_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVIDEND_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_DIVIDEND_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_DIVIDEND_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="test_div_gen_0_0"/>
        <PARAMETER NAME="algorithm_type" VALUE="Radix2"/>
        <PARAMETER NAME="dividend_and_quotient_width" VALUE="18"/>
        <PARAMETER NAME="dividend_has_tuser" VALUE="false"/>
        <PARAMETER NAME="dividend_tuser_width" VALUE="1"/>
        <PARAMETER NAME="dividend_has_tlast" VALUE="false"/>
        <PARAMETER NAME="divisor_width" VALUE="11"/>
        <PARAMETER NAME="divisor_has_tuser" VALUE="false"/>
        <PARAMETER NAME="divisor_tuser_width" VALUE="1"/>
        <PARAMETER NAME="divisor_has_tlast" VALUE="false"/>
        <PARAMETER NAME="remainder_type" VALUE="Remainder"/>
        <PARAMETER NAME="fractional_width" VALUE="11"/>
        <PARAMETER NAME="operand_sign" VALUE="Signed"/>
        <PARAMETER NAME="clocks_per_division" VALUE="1"/>
        <PARAMETER NAME="divide_by_zero_detect" VALUE="false"/>
        <PARAMETER NAME="FlowControl" VALUE="NonBlocking"/>
        <PARAMETER NAME="OptimizeGoal" VALUE="Performance"/>
        <PARAMETER NAME="OutTready" VALUE="false"/>
        <PARAMETER NAME="OutTLASTBehv" VALUE="Null"/>
        <PARAMETER NAME="latency_configuration" VALUE="Automatic"/>
        <PARAMETER NAME="latency" VALUE="22"/>
        <PARAMETER NAME="ACLKEN" VALUE="true"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_divisor_tvalid" SIGIS="undef" SIGNAME="External_Ports_tvalid_divisor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tvalid_divisor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_divisor_tdata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_divisor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="divisor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_dividend_tvalid" SIGIS="undef" SIGNAME="External_Ports_tvalid_dividend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tvalid_dividend"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_dividend_tdata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dividend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dividend"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="div_gen_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_out_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="div_gen_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="test_CLK"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 34} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fractional {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fractional} enabled {attribs {resolve_type generated dependency fract_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency fract_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency fract_remainder_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency fract_remainder_signed format bool minimum {} maximum {}} value true}}}}} field_remainder {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value remainder} enabled {attribs {resolve_type generated dependency remainder_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency remainder_width format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency fract_remainder_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency fract_remainder_signed format bool minimum {} maximum {}} value true}}}}} field_quotient {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value quotient} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency quotient_width format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type generated dependency quotient_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type generated dependency quotient_signed format bool minimum {} maximum {}} value true}}}}}}} TDATA_WIDTH 40 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_divide_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value divide_by_zero} enabled {attribs {resolve_type generated dependency divbyzero_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency divbyzero_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_divisor_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value divisor_tuser} enabled {attribs {resolve_type generated dependency divisor_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency divisor_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency divisor_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_dividend_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value dividend_tuser} enabled {attribs {resolve_type generated dependency dividend_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency dividend_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency dividend_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DIVISOR" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="test_CLK"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_divisor_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_divisor_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DIVIDEND" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="test_CLK"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_dividend_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_dividend_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
