#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026cbac4b7f0 .scope module, "tb_alu_memory" "tb_alu_memory" 2 1;
 .timescale 0 0;
v0000026cbac630a0_0 .var "A", 1 0;
v0000026cbac93cc0_0 .var "B", 1 0;
v0000026cbac93d60_0 .var "addr", 1 0;
v0000026cbac93e00_0 .net "c", 0 0, v0000026cbac62d80_0;  1 drivers
v0000026cbac93ea0_0 .var "ctrl", 1 0;
v0000026cbac93f40_0 .var "we", 0 0;
v0000026cbac93fe0_0 .net "y", 3 0, v0000026cbac63000_0;  1 drivers
S_0000026cbac4b980 .scope module, "uut" "simple_alu_memory" 2 9, 3 1 0, S_0000026cbac4b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 2 "addr";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 4 "y";
    .port_info 6 /OUTPUT 1 "c";
v0000026cbac63490_0 .net "A", 1 0, v0000026cbac630a0_0;  1 drivers
v0000026cbac63800_0 .net "B", 1 0, v0000026cbac93cc0_0;  1 drivers
v0000026cbac62ce0_0 .net "addr", 1 0, v0000026cbac93d60_0;  1 drivers
v0000026cbac62d80_0 .var "c", 0 0;
v0000026cbac62e20_0 .net "ctrl", 1 0, v0000026cbac93ea0_0;  1 drivers
v0000026cbac62ec0 .array "memory", 3 0, 3 0;
v0000026cbac62f60_0 .net "we", 0 0, v0000026cbac93f40_0;  1 drivers
v0000026cbac63000_0 .var "y", 3 0;
E_0000026cbac9e030/0 .event anyedge, v0000026cbac62e20_0, v0000026cbac63490_0, v0000026cbac63800_0, v0000026cbac62f60_0;
E_0000026cbac9e030/1 .event anyedge, v0000026cbac63000_0, v0000026cbac62ce0_0;
E_0000026cbac9e030 .event/or E_0000026cbac9e030/0, E_0000026cbac9e030/1;
    .scope S_0000026cbac4b980;
T_0 ;
    %wait E_0000026cbac9e030;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026cbac62d80_0, 0, 1;
    %load/vec4 v0000026cbac62e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026cbac63000_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000026cbac63490_0;
    %pad/u 5;
    %load/vec4 v0000026cbac63800_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0000026cbac63000_0, 0, 4;
    %store/vec4 v0000026cbac62d80_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0000026cbac63490_0;
    %pad/u 5;
    %load/vec4 v0000026cbac63800_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v0000026cbac63000_0, 0, 4;
    %store/vec4 v0000026cbac62d80_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000026cbac63490_0;
    %pad/u 4;
    %load/vec4 v0000026cbac63800_0;
    %pad/u 4;
    %mul;
    %store/vec4 v0000026cbac63000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026cbac62d80_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000026cbac63800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0000026cbac63490_0;
    %pad/u 4;
    %load/vec4 v0000026cbac63800_0;
    %pad/u 4;
    %div;
    %store/vec4 v0000026cbac63000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026cbac62d80_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026cbac63000_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026cbac62d80_0, 0, 1;
T_0.7 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v0000026cbac62f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000026cbac63000_0;
    %load/vec4 v0000026cbac62ce0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0000026cbac62ec0, 4, 0;
T_0.8 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026cbac4b7f0;
T_1 ;
    %vpi_call 2 19 "$dumpfile", "alu_testm.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026cbac4b7f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026cbac93f40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026cbac630a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026cbac93cc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026cbac93ea0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026cbac93d60_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026cbac630a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026cbac93cc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026cbac93ea0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026cbac93d60_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026cbac630a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026cbac93cc0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026cbac93ea0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026cbac93d60_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026cbac630a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026cbac93cc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026cbac93ea0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026cbac93d60_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026cbac630a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026cbac93cc0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026cbac93ea0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026cbac93d60_0, 0, 2;
    %delay 16, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alum_tb.v";
    "alum.v";
