Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Mar 25 15:19:53 2022
| Host         : JuanKaHp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.074        0.000                      0                 2872        0.041        0.000                      0                 2872        4.020        0.000                       0                   973  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.074        0.000                      0                 2872        0.041        0.000                      0                 2872        4.020        0.000                       0                   973  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_37_reg_1558_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_42_reg_1604_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 3.287ns (38.797%)  route 5.185ns (61.203%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.673     2.981    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X20Y45         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_37_reg_1558_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_37_reg_1558_reg[17]/Q
                         net (fo=5, routed)           1.125     4.584    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_37_reg_1558[17]
    SLICE_X17Y49         LUT3 (Prop_lut3_I0_O)        0.323     4.907 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_81_reg_1598[9]_i_2/O
                         net (fo=3, routed)           0.634     5.541    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_75_fu_918_p4[5]
    SLICE_X14Y45         LUT6 (Prop_lut6_I4_O)        0.326     5.867 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_8_fu_932_p2_carry_i_2/O
                         net (fo=1, routed)           0.568     6.435    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_8_fu_932_p2_carry_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.833 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_8_fu_932_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.833    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_8_fu_932_p2_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.990 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_8_fu_932_p2_carry__0/CO[1]
                         net (fo=36, routed)          0.677     7.668    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_8_fu_932_p2_carry__0_n_2
    SLICE_X14Y46         LUT5 (Prop_lut5_I3_O)        0.358     8.026 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_9_fu_1014_p2_carry__0_i_6/O
                         net (fo=3, routed)           0.641     8.667    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_78_fu_1000_p4[8]
    SLICE_X16Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     9.266 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_81_reg_1598_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.266    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_81_reg_1598_reg[7]_i_3_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.581 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_81_reg_1598_reg[13]_i_4/O[3]
                         net (fo=1, routed)           0.729    10.310    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_9_fu_1020_p2[12]
    SLICE_X19Y45         LUT5 (Prop_lut5_I4_O)        0.333    10.643 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_42_reg_1604_reg[22]_srl2_i_1/O
                         net (fo=1, routed)           0.810    11.453    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_40_fu_1048_p3[22]
    SLICE_X12Y43         SRL16E                                       r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_42_reg_1604_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.507    12.699    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X12Y43         SRL16E                                       r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_42_reg_1604_reg[22]_srl2/CLK
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X12Y43         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.249    12.527    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_42_reg_1604_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 4.053ns (48.152%)  route 4.364ns (51.848%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.678     2.986    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X12Y38         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.478     3.464 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633_reg[2]/Q
                         net (fo=6, routed)           0.971     4.435    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633[2]
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.301     4.736 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.736    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.286 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.400    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.671 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          0.978     6.650    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.373     7.023 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_i_12/O
                         net (fo=1, routed)           0.689     7.712    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_45_fu_1430_p3__17[11]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.466     8.302    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.822 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.822    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.939 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.056 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.259    10.315    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.841 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[3]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.955    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[7]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.069    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[11]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.403 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.403    design_1_i/eucHW_0/inst/res_I_V_47_fu_1468_p3[13]
    SLICE_X14Y38         FDRE                                         r  design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.498    12.690    design_1_i/eucHW_0/inst/ap_clk
    SLICE_X14Y38         FDRE                                         r  design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[13]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X14Y38         FDRE (Setup_fdre_C_D)        0.062    12.829    design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[13]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.396ns  (logic 4.032ns (48.022%)  route 4.364ns (51.978%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.678     2.986    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X12Y38         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.478     3.464 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633_reg[2]/Q
                         net (fo=6, routed)           0.971     4.435    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633[2]
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.301     4.736 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.736    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.286 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.400    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.671 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          0.978     6.650    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.373     7.023 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_i_12/O
                         net (fo=1, routed)           0.689     7.712    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_45_fu_1430_p3__17[11]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.466     8.302    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.822 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.822    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.939 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.056 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.259    10.315    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.841 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[3]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.955    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[7]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.069    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[11]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.382 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.382    design_1_i/eucHW_0/inst/res_I_V_47_fu_1468_p3[15]
    SLICE_X14Y38         FDRE                                         r  design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.498    12.690    design_1_i/eucHW_0/inst/ap_clk
    SLICE_X14Y38         FDRE                                         r  design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[15]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X14Y38         FDRE (Setup_fdre_C_D)        0.062    12.829    design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[15]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_87_reg_1621_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 2.576ns (32.048%)  route 5.462ns (67.952%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.672     2.980    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X21Y41         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_87_reg_1621_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_87_reg_1621_reg[10]/Q
                         net (fo=9, routed)           1.446     4.882    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_87_reg_1621[10]
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.006 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_12_fu_1252_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_12_fu_1252_p2_carry__0_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.556 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_12_fu_1252_p2_carry__0/CO[3]
                         net (fo=65, routed)          1.361     6.917    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_12_fu_1252_p2_carry__0_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.041 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__0_i_11/O
                         net (fo=2, routed)           0.441     7.482    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_90_fu_1314_p4[9]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.556     8.163    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__0_i_4_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.689 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.689    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.960 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__1/CO[0]
                         net (fo=18, routed)          1.034     9.994    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__1_n_3
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.401    10.395 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640[13]_i_1/O
                         net (fo=1, routed)           0.623    11.018    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_fu_1378_p1[13]
    SLICE_X15Y39         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.499    12.691    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X15Y39         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640_reg[13]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.269    12.499    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640_reg[13]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_87_reg_1621_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 2.574ns (32.234%)  route 5.411ns (67.766%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.672     2.980    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X21Y41         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_87_reg_1621_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_87_reg_1621_reg[10]/Q
                         net (fo=9, routed)           1.446     4.882    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_87_reg_1621[10]
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.006 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_12_fu_1252_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.006    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_12_fu_1252_p2_carry__0_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.556 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_12_fu_1252_p2_carry__0/CO[3]
                         net (fo=65, routed)          1.361     6.917    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_12_fu_1252_p2_carry__0_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.041 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__0_i_11/O
                         net (fo=2, routed)           0.441     7.482    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_90_fu_1314_p4[9]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.556     8.163    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__0_i_4_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.689 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.689    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.960 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__1/CO[0]
                         net (fo=18, routed)          1.024     9.983    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_13_fu_1328_p2_carry__1_n_3
    SLICE_X17Y39         LUT5 (Prop_lut5_I3_O)        0.399    10.382 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640[9]_i_1/O
                         net (fo=1, routed)           0.583    10.965    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_fu_1378_p1[9]
    SLICE_X15Y39         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.499    12.691    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X15Y39         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640_reg[9]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.305    12.463    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640_reg[9]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 3.456ns (45.389%)  route 4.158ns (54.611%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.712     3.020    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454     5.474 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/DOBDO[28]
                         net (fo=1, routed)           1.198     6.672    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/int_A_6_q0[28]
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_7__2/O
                         net (fo=2, routed)           2.180     8.977    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/zext_ln38_13_fu_532_p1[4]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.101 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_11__2/O
                         net (fo=1, routed)           0.000     9.101    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_11__2_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.633 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.633    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_2__2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.855 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_1__2/O[0]
                         net (fo=32, routed)          0.780    10.635    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/sub_ln38_6_fu_540_p2[8]
    DSP48_X0Y15          DSP48E1                                      r  design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.594    12.786    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.130    12.916    
                         clock uncertainty           -0.154    12.762    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.625    12.137    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 3.456ns (45.389%)  route 4.158ns (54.611%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.712     3.020    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454     5.474 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/DOBDO[28]
                         net (fo=1, routed)           1.198     6.672    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/int_A_6_q0[28]
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_7__2/O
                         net (fo=2, routed)           2.180     8.977    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/zext_ln38_13_fu_532_p1[4]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.101 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_11__2/O
                         net (fo=1, routed)           0.000     9.101    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_11__2_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.633 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.633    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_2__2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.855 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_1__2/O[0]
                         net (fo=32, routed)          0.780    10.635    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/sub_ln38_6_fu_540_p2[8]
    DSP48_X0Y15          DSP48E1                                      r  design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.594    12.786    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.130    12.916    
                         clock uncertainty           -0.154    12.762    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.625    12.137    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 3.958ns (47.560%)  route 4.364ns (52.440%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.678     2.986    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X12Y38         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.478     3.464 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633_reg[2]/Q
                         net (fo=6, routed)           0.971     4.435    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/res_I_V_45_reg_1633[2]
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.301     4.736 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.736    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.286 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.286    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.400    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.671 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          0.978     6.650    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.373     7.023 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_i_12/O
                         net (fo=1, routed)           0.689     7.712    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_45_fu_1430_p3__17[11]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.466     8.302    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.822 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.822    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.939 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.939    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.056 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.259    10.315    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.841 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.841    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[3]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.955    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[7]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.069    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[11]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.308 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/p_Val2_s_reg_857_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.308    design_1_i/eucHW_0/inst/res_I_V_47_fu_1468_p3[14]
    SLICE_X14Y38         FDRE                                         r  design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.498    12.690    design_1_i/eucHW_0/inst/ap_clk
    SLICE_X14Y38         FDRE                                         r  design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[14]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X14Y38         FDRE (Setup_fdre_C_D)        0.062    12.829    design_1_i/eucHW_0/inst/p_Val2_s_reg_857_reg[14]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 3.456ns (45.507%)  route 4.138ns (54.493%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.712     3.020    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454     5.474 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/DOBDO[28]
                         net (fo=1, routed)           1.198     6.672    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/int_A_6_q0[28]
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_7__2/O
                         net (fo=2, routed)           2.180     8.977    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/zext_ln38_13_fu_532_p1[4]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.101 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_11__2/O
                         net (fo=1, routed)           0.000     9.101    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_11__2_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.633 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.633    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_2__2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.855 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_1__2/O[0]
                         net (fo=32, routed)          0.760    10.615    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/sub_ln38_6_fu_540_p2[8]
    DSP48_X0Y15          DSP48E1                                      r  design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.594    12.786    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.130    12.916    
                         clock uncertainty           -0.154    12.762    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.625    12.137    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.585ns  (logic 3.456ns (45.565%)  route 4.129ns (54.435%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.712     3.020    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454     5.474 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/mem_reg/DOBDO[28]
                         net (fo=1, routed)           1.198     6.672    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/int_A_6_q0[28]
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_7__2/O
                         net (fo=2, routed)           2.180     8.977    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/zext_ln38_13_fu_532_p1[4]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.101 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_11__2/O
                         net (fo=1, routed)           0.000     9.101    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_11__2_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.633 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.633    design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_2__2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.855 r  design_1_i/eucHW_0/inst/control_s_axi_U/int_A_6/p_reg_reg_i_1__2/O[0]
                         net (fo=32, routed)          0.750    10.605    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/sub_ln38_6_fu_540_p2[8]
    DSP48_X0Y15          DSP48E1                                      r  design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         1.594    12.786    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.130    12.916    
                         clock uncertainty           -0.154    12.762    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.625    12.137    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  1.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.116     1.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.281%)  route 0.182ns (58.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.182     1.233    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.309%)  route 0.182ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.182     1.232    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/eucHW_0/inst/result_fu_132_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_int_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.568%)  route 0.267ns (65.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.562     0.903    design_1_i/eucHW_0/inst/ap_clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/eucHW_0/inst/result_fu_132_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/eucHW_0/inst/result_fu_132_reg[22]/Q
                         net (fo=2, routed)           0.267     1.310    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/result_fu_132_reg[22]
    SLICE_X22Y46         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_int_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.828     1.198    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X22Y46         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_int_reg_reg[22]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.070     1.234    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_int_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.591%)  route 0.222ns (63.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.222     1.274    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.920%)  route 0.275ns (66.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.275     1.340    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.761%)  route 0.122ns (45.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.148     1.075 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.122     1.197    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_5_reg_1553_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_7_reg_1576_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.251ns (51.439%)  route 0.237ns (48.561%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.560     0.901    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_5_reg_1553_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_5_reg_1553_reg[2]/Q
                         net (fo=6, routed)           0.237     1.278    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_5_reg_1553[2]
    SLICE_X19Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.323 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_7_reg_1576[8]_i_4/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_7_reg_1576[8]_i_4_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.388 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_7_reg_1576_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.388    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_7_fu_863_p2[6]
    SLICE_X19Y48         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_7_reg_1576_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.832     1.202    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/ap_clk
    SLICE_X19Y48         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_7_reg_1576_reg[6]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.105     1.273    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/sub_ln212_7_reg_1576_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.110     1.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.555     0.896    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y30         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.092    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X17Y30         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=973, routed)         0.821     1.191    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y30         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.896    
    SLICE_X17Y30         FDRE (Hold_fdre_C_D)         0.075     0.971    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y15   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y17   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y12   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y13   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y14   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y15   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   design_1_i/eucHW_0/inst/control_s_axi_U/int_A_0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6   design_1_i/eucHW_0/inst/control_s_axi_U/int_A_1/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[20]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[21]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[21]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y40  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y40  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[20]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[21]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_32_reg_1489_reg[21]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y40  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y40  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK



