# Integrated systems architecture

#### 2020/21

## Lab 3: Design of a RISC-V-lite processor

Students:
-	Antona Gaspare		275336
-	Barrera Alessandro	275337
-	Liu Huicai		273375

The directories are organized as:
- **./post_place_route**
    contains all the screen from the P&R.
- **./RISC_V**
    contains:
    - **./alu**
    - **./Control_unit**
    - **./data_mem**
    - **./forwarding_unit**
    - **./innovus**
    - **./netlist**
    - **./rf**
    - **./saif**
    - **./sim**
    - **./src**
    - **./syn**
    - **./tb**
    - **./vcd**

- **./RISC_V_abs**
    contains:
    - the Python scripts for the MBE multiplier.
    - the components of the multiplier in *.vhd* 
    - **./matlab**:
        - Matlab script for the generation of the inputs and outputs
        - Matlab script for the bar graph
    - **./tb**:
        - files used for the testbench of the MBE multiplier
    - **./sim**:
        - *results_modelsim.txt* from ModelSim simulation and *output_check.py* to check the correctness of the MBE multiplier
 - **./sim_screen**
   
 - **./schematics**   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
