;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @0
	SPL 0, <402
	JMP @72, #200
	ADD 30, 9
	SUB #12, @0
	SUB @0, @2
	MOV 270, 60
	SUB 270, 60
	SUB @127, 106
	JMZ -1, @-26
	MOV -1, <-26
	ADD 30, 9
	SUB #47, @100
	SUB -677, @10
	SUB -677, @10
	DJN -1, @-17
	ADD 270, 60
	SPL 121, 2
	MOV -7, <-20
	JMN -1, @-17
	SPL 12, #90
	JMN -1, @-17
	DJN -1, @-17
	ADD 1, @13
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	JMN 0, 900
	ADD 1, <-9
	SUB @-127, 352
	ADD 30, 9
	ADD 30, 9
	SUB 300, 90
	SPL 0, -80
	DAT #0, <402
	SLT #-207, <-120
	ADD #-217, <-120
	JMN 0, 902
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	MOV -1, <-26
	SUB <0, @2
	DAT #0, <402
	MOV -7, <-20
	ADD 30, 9
	SPL 0, <402
	SPL 0, <402
