#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Jun 16 16:16:51 2016
# Process ID: 3981
# Log file: /mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue2/Fanoe/planAhead_run_1/planAhead.log
# Journal file: /mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue2/Fanoe/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue2/Fanoe/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin N17 [get_ports c_R]
endgroup
startgroup
set_property package_pin P17 [get_ports c_V]
endgroup
startgroup
set_property package_pin M17 [get_ports Reset]
endgroup
startgroup
set_property package_pin J15 [get_ports x]
endgroup
set_property package_pin "" [get_ports [list  y1_me]]
startgroup
set_property package_pin J13 [get_ports y1_mo]
endgroup
startgroup
set_property package_pin K15 [get_ports y2_mo]
endgroup
startgroup
set_property package_pin H17 [get_ports g_mo]
endgroup
startgroup
set_property package_pin V17 [get_ports y1_me]
endgroup
startgroup
set_property package_pin R18 [get_ports y2_me]
endgroup
startgroup
set_property package_pin N14 [get_ports g_me]
endgroup
set_property iostandard LVCMOS18 [get_ports [list c_R]]
set_property iostandard LVCMOS33 [get_ports [list c_V]]
set_property iostandard LVCMOS33 [get_ports [list g_me]]
set_property iostandard LVCMOS33 [get_ports [list g_mo]]
set_property iostandard LVCMOS33 [get_ports [list Reset]]
set_property iostandard LVCMOS33 [get_ports [list x]]
set_property iostandard LVCMOS33 [get_ports [list y1_me]]
set_property iostandard LVCMOS33 [get_ports [list y1_mo]]
set_property iostandard LVCMOS33 [get_ports [list y2_me]]
set_property iostandard LVCMOS33 [get_ports [list y2_mo]]
set_property iostandard LVCMOS33 [get_ports [list c_R]]
save_constraints
