FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Renesas Mobile SDHI
 *
 * Copyright (C) 2017 Horms Solutions Ltd., Simon Horman
 * Copyright (C) 2017-19 Renesas Electronics Corporation
 */

#ifndef RENESAS_SDHI_H
#define RENESAS_SDHI_H

#include <linux/platform_device.h>
#include "tmio_mmc.h"

/* bench 1618.4.0 b4957085e1ad */
	unsigned long clk_rate;	/* clock rate for SDR104 */
	u32 tap;		/* sampling clock position for SDR104/HS400 (8 TAP) */
	u32 tap_hs400_4tap;	/* sampling clock position for HS400 (4 TAP) */
};

struct renesas_sdhi_of_data {
	unsigned long tmio_flags;
	u32	      tmio_ocr_mask;
	unsigned long capabilities;
	unsigned long capabilities2;
	enum dma_slave_buswidth dma_buswidth;
	dma_addr_t dma_rx_offset;
	unsigned int bus_shift;
	int scc_offset;
	struct renesas_sdhi_scc *taps;
	int taps_num;
	unsigned int max_blk_count;
	unsigned short max_segs;
};

#define SDHI_CALIB_TABLE_MAX 32

struct renesas_sdhi_quirks {
/* bench 17616.8.0 1bca3951068e */
/* bench 17616.8.1 bf3794a06ffd */
/* bench 17616.8.2 458d6a4f4a52 */
/* bench 17616.8.3 acb1feff025c */
/* bench 17616.8.4 3af056a307dc */
	bool hs400_disabled;
	bool hs400_4taps;
	u32 hs400_bad_taps;
	const u8 (*hs400_calib_table)[SDHI_CALIB_TABLE_MAX];
};

struct tmio_mmc_dma {
	enum dma_slave_buswidth dma_buswidth;
	bool (*filter)(struct dma_chan *chan, void *arg);
/* bench 17994.3.0 723cfc38bc1b */
/* bench 17994.3.1 3ec3ad46f761 */
/* bench 17994.3.2 fa06fb11e0a5 */
/* bench 17994.3.3 e642c66d70a9 */
/* bench 17994.3.4 23447b2cd0e7 */
/* bench 17994.3.5 237a12ca59a9 */
/* bench 17994.3.6 2d76c67e0700 */
/* bench 17994.3.7 d62ad9124c56 */
/* bench 17994.3.8 1be5307723e6 */
/* bench 17994.3.9 fa38eb6ffffc */
/* bench 17994.3.10 e95fbfcc6274 */
};

struct renesas_sdhi {
	struct clk *clk;
	struct clk *clk_cd;
	struct tmio_mmc_data mmc_data;
	struct tmio_mmc_dma dma_priv;
	const struct renesas_sdhi_quirks *quirks;
	struct pinctrl *pinctrl;
	struct pinctrl_state *pins_default, *pins_uhs;
	void __iomem *scc_ctl;
	u32 scc_tappos;
	u32 scc_tappos_hs400;
	const u8 *adjust_hs400_calib_table;
	bool needs_adjust_hs400;

	/* Tuning values: 1 for success, 0 for failure */
	DECLARE_BITMAP(taps, BITS_PER_LONG);
	/* Sampling data comparison: 1 for match, 0 for mismatch */
	DECLARE_BITMAP(smpcmp, BITS_PER_LONG);
	unsigned int tap_num;
	unsigned int tap_set;
};

#define host_to_priv(host) \
	container_of((host)->pdata, struct renesas_sdhi, mmc_data)

int renesas_sdhi_probe(struct platform_device *pdev,
		       const struct tmio_mmc_dma_ops *dma_ops);
int renesas_sdhi_remove(struct platform_device *pdev);
#endif
/* bench 25775.5.0 d6139ff25378 */
/* bench 25775.5.1 953acf8bd6e6 */
/* bench 25775.5.2 b40c38201395 */
/* bench 25775.5.3 b659679e81bf */
/* bench 25775.5.4 b940ffff2095 */
/* bench 25775.5.5 72ffda05aa82 */
/* bench 25775.5.6 06bd01b29b79 */
/* bench 25775.5.7 b31dbfdbb9b7 */
/* bench 25775.5.8 9ffb3b25d9d0 */
/* bench 25775.5.9 0513da01e436 */
