Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov  5 17:25:34 2025
| Host         : Nacho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.440        0.000                      0                  402        0.037        0.000                      0                  402        3.750        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.440        0.000                      0                  402        0.037        0.000                      0                  402        3.750        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 btn1_db_unit/q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/r_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.217ns (23.992%)  route 3.855ns (76.008%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.630     5.151    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  btn1_db_unit/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  btn1_db_unit/q_reg_reg[14]/Q
                         net (fo=3, routed)           1.300     6.907    btn1_db_unit/q_reg[14]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_5__1/O
                         net (fo=1, routed)           0.404     7.435    btn1_db_unit/FSM_sequential_state_reg[1]_i_5__1_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     7.559 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_4__1/O
                         net (fo=3, routed)           0.971     8.530    btn1_db_unit/FSM_sequential_state_reg[1]_i_4__1_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.152     8.682 r  btn1_db_unit/w_ptr_reg[3]_i_3__0/O
                         net (fo=4, routed)           0.657     9.339    uart_rx_unit/rd_uart_tick
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.361     9.700 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.524    10.224    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506    14.847    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.408    14.664    fifo_rx_unit/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 btn1_db_unit/q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/r_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.217ns (23.992%)  route 3.855ns (76.008%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.630     5.151    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  btn1_db_unit/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  btn1_db_unit/q_reg_reg[14]/Q
                         net (fo=3, routed)           1.300     6.907    btn1_db_unit/q_reg[14]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_5__1/O
                         net (fo=1, routed)           0.404     7.435    btn1_db_unit/FSM_sequential_state_reg[1]_i_5__1_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     7.559 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_4__1/O
                         net (fo=3, routed)           0.971     8.530    btn1_db_unit/FSM_sequential_state_reg[1]_i_4__1_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.152     8.682 r  btn1_db_unit/w_ptr_reg[3]_i_3__0/O
                         net (fo=4, routed)           0.657     9.339    uart_rx_unit/rd_uart_tick
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.361     9.700 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.524    10.224    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506    14.847    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.408    14.664    fifo_rx_unit/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 btn1_db_unit/q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/r_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.217ns (23.992%)  route 3.855ns (76.008%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.630     5.151    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  btn1_db_unit/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  btn1_db_unit/q_reg_reg[14]/Q
                         net (fo=3, routed)           1.300     6.907    btn1_db_unit/q_reg[14]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_5__1/O
                         net (fo=1, routed)           0.404     7.435    btn1_db_unit/FSM_sequential_state_reg[1]_i_5__1_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     7.559 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_4__1/O
                         net (fo=3, routed)           0.971     8.530    btn1_db_unit/FSM_sequential_state_reg[1]_i_4__1_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.152     8.682 r  btn1_db_unit/w_ptr_reg[3]_i_3__0/O
                         net (fo=4, routed)           0.657     9.339    uart_rx_unit/rd_uart_tick
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.361     9.700 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.524    10.224    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506    14.847    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.408    14.664    fifo_rx_unit/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 btn1_db_unit/q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/r_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.217ns (23.992%)  route 3.855ns (76.008%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.630     5.151    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  btn1_db_unit/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  btn1_db_unit/q_reg_reg[14]/Q
                         net (fo=3, routed)           1.300     6.907    btn1_db_unit/q_reg[14]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_5__1/O
                         net (fo=1, routed)           0.404     7.435    btn1_db_unit/FSM_sequential_state_reg[1]_i_5__1_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     7.559 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_4__1/O
                         net (fo=3, routed)           0.971     8.530    btn1_db_unit/FSM_sequential_state_reg[1]_i_4__1_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.152     8.682 r  btn1_db_unit/w_ptr_reg[3]_i_3__0/O
                         net (fo=4, routed)           0.657     9.339    uart_rx_unit/rd_uart_tick
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.361     9.700 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.524    10.224    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506    14.847    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.408    14.664    fifo_rx_unit/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 operandoB_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.178ns (23.214%)  route 3.896ns (76.786%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  operandoB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  operandoB_reg[5]/Q
                         net (fo=8, routed)           0.953     6.560    fifo_tx_unit/alu_output_OBUF[7]_inst_i_1[5]
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  fifo_tx_unit/alu_output_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           0.966     7.650    fifo_tx_unit/alu_output_OBUF[6]_inst_i_10_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.146     7.796 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_5/O
                         net (fo=5, routed)           0.474     8.270    fifo_tx_unit/alu_output_OBUF[4]_inst_i_5_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.328     8.598 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.571     9.169    alu/alu_output[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     9.293 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.931    10.225    fifo_tx_unit/array_reg_reg_0_15_0_5/DIB1
    SLICE_X10Y34         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.445    14.786    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X10Y34         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X10Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.783    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.322ns (27.984%)  route 3.402ns (72.016%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.153    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.419     5.572 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=2, routed)           0.690     6.262    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.297     6.559 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_5__0/O
                         net (fo=1, routed)           0.416     6.975    btn2_db_unit/FSM_sequential_state_reg[1]_i_5__0_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.803     7.902    btn2_db_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.150     8.052 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=5, routed)           0.988     9.040    btn2_db_unit/wr_tick
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.332     9.372 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.505     9.877    fifo_tx_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X10Y33         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.444    14.785    fifo_tx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X10Y33         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.477    fifo_tx_unit/array_reg_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.322ns (27.984%)  route 3.402ns (72.016%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.153    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.419     5.572 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=2, routed)           0.690     6.262    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.297     6.559 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_5__0/O
                         net (fo=1, routed)           0.416     6.975    btn2_db_unit/FSM_sequential_state_reg[1]_i_5__0_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.803     7.902    btn2_db_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.150     8.052 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=5, routed)           0.988     9.040    btn2_db_unit/wr_tick
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.332     9.372 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.505     9.877    fifo_tx_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X10Y33         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.444    14.785    fifo_tx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X10Y33         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.477    fifo_tx_unit/array_reg_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.322ns (27.984%)  route 3.402ns (72.016%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.153    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.419     5.572 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=2, routed)           0.690     6.262    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.297     6.559 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_5__0/O
                         net (fo=1, routed)           0.416     6.975    btn2_db_unit/FSM_sequential_state_reg[1]_i_5__0_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.803     7.902    btn2_db_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.150     8.052 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=5, routed)           0.988     9.040    btn2_db_unit/wr_tick
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.332     9.372 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.505     9.877    fifo_tx_unit/array_reg_reg_0_15_6_7__0/WE
    SLICE_X10Y33         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.444    14.785    fifo_tx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X10Y33         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.477    fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.322ns (27.984%)  route 3.402ns (72.016%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.153    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.419     5.572 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=2, routed)           0.690     6.262    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.297     6.559 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_5__0/O
                         net (fo=1, routed)           0.416     6.975    btn2_db_unit/FSM_sequential_state_reg[1]_i_5__0_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.803     7.902    btn2_db_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.150     8.052 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=5, routed)           0.988     9.040    btn2_db_unit/wr_tick
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.332     9.372 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.505     9.877    fifo_tx_unit/array_reg_reg_0_15_6_7__0/WE
    SLICE_X10Y33         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.444    14.785    fifo_tx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X10Y33         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.477    fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/w_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.351ns (28.307%)  route 3.422ns (71.693%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.153    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.419     5.572 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=2, routed)           0.690     6.262    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.297     6.559 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_5__0/O
                         net (fo=1, routed)           0.416     6.975    btn2_db_unit/FSM_sequential_state_reg[1]_i_5__0_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.099 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.803     7.902    btn2_db_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.150     8.052 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=5, routed)           0.988     9.040    uart_tx_unit/wr_tick
    SLICE_X8Y33          LUT3 (Prop_lut3_I2_O)        0.361     9.401 r  uart_tx_unit/w_ptr_reg[3]_i_1/O
                         net (fo=4, routed)           0.525     9.926    fifo_tx_unit/E[0]
    SLICE_X8Y34          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.444    14.785    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDRE (Setup_fdre_C_CE)      -0.376    14.634    fifo_tx_unit/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  4.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.584     1.467    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.664    fifo_rx_unit/array_reg_reg_0_15_0_5/DIA0
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.480    
    SLICE_X6Y29          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.627    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.241     1.850    fifo_rx_unit/array_reg_reg_0_15_6_7/A0
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.854     1.981    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    fifo_rx_unit/array_reg_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.241     1.850    fifo_rx_unit/array_reg_reg_0_15_6_7/A0
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.854     1.981    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    fifo_rx_unit/array_reg_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.241     1.850    fifo_rx_unit/array_reg_reg_0_15_6_7__0/A0
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.854     1.981    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.241     1.850    fifo_rx_unit/array_reg_reg_0_15_6_7__0/A0
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.854     1.981    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y30          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_rx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.217     1.826    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y29          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.735    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_rx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.217     1.826    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y29          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.735    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_rx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.217     1.826    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y29          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.735    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_rx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.217     1.826    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y29          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.735    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fifo_rx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.217     1.826    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y29          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.735    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y30    codigoOperacion_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y30    codigoOperacion_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y32    codigoOperacion_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y31    codigoOperacion_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y31    codigoOperacion_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y31    codigoOperacion_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y31    codigoOperacion_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y30    codigoOperacion_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y31    operandoA_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operandoB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.472ns  (logic 5.438ns (43.605%)  route 7.034ns (56.395%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  operandoB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  operandoB_reg[0]/Q
                         net (fo=14, routed)          0.839     6.505    alu/alu_output_OBUF[7]_inst_i_1_0[0]
    SLICE_X5Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.629 r  alu/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.629    alu/temp0_carry_i_4_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.161 r  alu/temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.161    alu/temp0_carry_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.474 r  alu/temp0_carry__0/O[3]
                         net (fo=1, routed)           0.585     8.059    alu/data0[7]
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.306     8.365 r  alu/alu_output_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.590     8.955    alu/alu_output_OBUF[7]_inst_i_3_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124     9.079 r  alu/alu_output_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           5.020    14.099    alu_output_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521    17.620 r  alu_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.620    alu_output[7]
    L1                                                                r  alu_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.252ns  (logic 4.532ns (36.992%)  route 7.720ns (63.008%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  codigoOperacion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  codigoOperacion_reg[0]/Q
                         net (fo=31, routed)          1.510     7.175    fifo_tx_unit/alu_output_OBUF[3]_inst_i_1[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.299 f  fifo_tx_unit/alu_output_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.483     7.782    fifo_tx_unit/alu_output_OBUF[4]_inst_i_7_n_0
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.124     7.906 f  fifo_tx_unit/alu_output_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.299     8.205    fifo_tx_unit/alu_output_OBUF[4]_inst_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.124     8.329 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.460     8.789    alu/alu_output[4]_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.913 r  alu/alu_output_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           4.968    13.881    alu_output_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.399 r  alu_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.399    alu_output[4]
    P3                                                                r  alu_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.496ns  (logic 4.682ns (40.724%)  route 6.814ns (59.276%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  operandoB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  operandoB_reg[5]/Q
                         net (fo=8, routed)           0.953     6.560    fifo_tx_unit/alu_output_OBUF[7]_inst_i_1[5]
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  fifo_tx_unit/alu_output_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           0.966     7.650    fifo_tx_unit/alu_output_OBUF[6]_inst_i_10_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.146     7.796 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_5/O
                         net (fo=5, routed)           0.474     8.270    fifo_tx_unit/alu_output_OBUF[4]_inst_i_5_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.328     8.598 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.571     9.169    alu/alu_output[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     9.293 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.849    13.143    alu_output_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504    16.646 r  alu_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.646    alu_output[3]
    U3                                                                r  alu_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.460ns  (logic 5.442ns (47.491%)  route 6.017ns (52.509%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  operandoB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  operandoB_reg[0]/Q
                         net (fo=14, routed)          0.690     6.356    alu/alu_output_OBUF[7]_inst_i_1_0[0]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124     6.480 r  alu/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.480    alu/i__carry_i_4_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.012 r  alu/temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.012    alu/temp0_inferred__0/i__carry_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.346 r  alu/temp0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.649     7.995    alu/data1[5]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.303     8.298 r  alu/alu_output_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     8.732    alu/alu_output_OBUF[5]_inst_i_3_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.124     8.856 r  alu/alu_output_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.245    13.101    alu_output_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507    16.608 r  alu_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.608    alu_output[5]
    N3                                                                r  alu_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.444ns  (logic 5.354ns (46.789%)  route 6.089ns (53.211%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  operandoB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  operandoB_reg[0]/Q
                         net (fo=14, routed)          0.839     6.505    alu/alu_output_OBUF[7]_inst_i_1_0[0]
    SLICE_X5Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.629 r  alu/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.629    alu/temp0_carry_i_4_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.161 r  alu/temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.161    alu/temp0_carry_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.400 r  alu/temp0_carry__0/O[2]
                         net (fo=1, routed)           0.817     8.217    alu/data0[6]
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.302     8.519 f  alu/alu_output_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.295     8.814    alu/alu_output_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.938 r  alu/alu_output_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           4.138    13.076    alu_output_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.592 r  alu_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.592    alu_output[6]
    P1                                                                r  alu_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.389ns  (logic 4.769ns (41.878%)  route 6.619ns (58.122%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  codigoOperacion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  codigoOperacion_reg[0]/Q
                         net (fo=31, routed)          1.149     6.814    fifo_tx_unit/alu_output_OBUF[3]_inst_i_1[0]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.150     6.964 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.419     7.383    fifo_tx_unit/alu_output_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.328     7.711 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.789     8.500    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.624 f  fifo_tx_unit/alu_output_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.510     9.134    alu/alu_output[2]_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     9.258 r  alu/alu_output_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.753    13.011    alu_output_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.536 r  alu_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.536    alu_output[2]
    W3                                                                r  alu_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.274ns  (logic 4.566ns (40.502%)  route 6.708ns (59.498%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  codigoOperacion_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  codigoOperacion_reg[1]/Q
                         net (fo=23, routed)          1.548     7.152    fifo_tx_unit/alu_output_OBUF[3]_inst_i_1[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.152     7.304 f  fifo_tx_unit/alu_output_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.810     8.113    alu/alu_output_OBUF[6]_inst_i_1_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.326     8.439 f  alu/alu_output_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.580     9.019    alu/alu_output_OBUF[1]_inst_i_5_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.143 r  alu/alu_output_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.770    12.913    alu_output_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508    16.421 r  alu_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.421    alu_output[1]
    V3                                                                r  alu_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.200ns  (logic 4.682ns (45.902%)  route 5.518ns (54.098%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  operandoB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  operandoB_reg[5]/Q
                         net (fo=8, routed)           0.953     6.560    fifo_tx_unit/alu_output_OBUF[7]_inst_i_1[5]
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  fifo_tx_unit/alu_output_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           0.966     7.650    fifo_tx_unit/alu_output_OBUF[6]_inst_i_10_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.146     7.796 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_5/O
                         net (fo=5, routed)           0.348     8.144    fifo_tx_unit/alu_output_OBUF[4]_inst_i_5_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.328     8.472 r  fifo_tx_unit/alu_output_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.439     8.911    alu/alu_output[0]_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  alu/alu_output_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.812    11.846    alu_output_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    15.350 r  alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.350    alu_output[0]
    V13                                                               r  alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.881ns  (logic 3.959ns (44.578%)  route 4.922ns (55.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.627     5.148    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  fifo_tx_unit/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  fifo_tx_unit/full_reg_reg/Q
                         net (fo=5, routed)           4.922    10.526    tx_full_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    14.030 r  tx_full_OBUF_inst/O
                         net (fo=0)                   0.000    14.030    tx_full
    B16                                                               r  tx_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 4.455ns (50.502%)  route 4.366ns (49.498%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.622     5.143    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.309     6.872    fifo_rx_unit/array_reg_reg_0_15_6_7__0/DPRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     7.200 r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/O
                         net (fo=6, routed)           3.057    10.256    r_data_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.708    13.964 r  r_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.964    r_data[7]
    V14                                                               r  r_data[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.598ns (74.586%)  route 0.545ns (25.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.584     1.467    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.855 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.545     2.400    r_data_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.610 r  r_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.610    r_data[3]
    V19                                                               r  r_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.669ns (72.764%)  route 0.625ns (27.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.584     1.467    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.861 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.625     2.486    r_data_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.275     3.761 r  r_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.761    r_data[2]
    U19                                                               r  r_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.417ns (60.483%)  route 0.926ns (39.517%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.584     1.467    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  fifo_rx_unit/r_ptr_reg_reg[2]/Q
                         net (fo=13, routed)          0.266     1.875    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRA2
    SLICE_X6Y29          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.045     1.920 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/O
                         net (fo=6, routed)           0.659     2.579    r_data_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.809 r  r_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.809    r_data[1]
    E19                                                               r  r_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.668ns (70.469%)  route 0.699ns (29.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.584     1.467    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.857 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/O
                         net (fo=6, routed)           0.699     2.556    r_data_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.278     3.834 r  r_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.834    r_data[4]
    W18                                                               r  r_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.602ns (65.942%)  route 0.827ns (34.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.584     1.467    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y29          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.853 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/O
                         net (fo=6, routed)           0.827     2.680    r_data_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.896 r  r_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.896    r_data[5]
    U15                                                               r  r_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.456ns (59.154%)  route 1.005ns (40.846%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.584     1.467    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  fifo_rx_unit/r_ptr_reg_reg[2]/Q
                         net (fo=13, routed)          0.266     1.875    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRA2
    SLICE_X6Y29          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.043     1.918 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/O
                         net (fo=6, routed)           0.739     2.656    r_data_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     3.928 r  r_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    r_data[0]
    U16                                                               r  r_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.593ns (63.475%)  route 0.917ns (36.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.854 r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/O
                         net (fo=6, routed)           0.917     2.771    r_data_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.978 r  r_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.978    r_data[6]
    U14                                                               r  r_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.660ns (64.174%)  route 0.927ns (35.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.858 r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/O
                         net (fo=6, routed)           0.927     2.785    r_data_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.270     4.055 r  r_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.055    r_data[7]
    V14                                                               r  r_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.345ns (49.842%)  route 1.354ns (50.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.584     1.467    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X5Y29          FDSE                                         r  fifo_rx_unit/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDSE (Prop_fdse_C_Q)         0.141     1.608 r  fifo_rx_unit/empty_reg_reg/Q
                         net (fo=5, routed)           1.354     2.962    rx_empty_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.166 r  rx_empty_OBUF_inst/O
                         net (fo=0)                   0.000     4.166    rx_empty
    A15                                                               r  rx_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.436ns (51.573%)  route 1.349ns (48.427%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  codigoOperacion_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  codigoOperacion_reg[7]/Q
                         net (fo=2, routed)           0.117     1.728    fifo_tx_unit/alu_output_OBUF[3]_inst_i_1[7]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.045     1.773 r  fifo_tx_unit/alu_output_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.364     2.137    alu/alu_output[7]_1
    SLICE_X3Y34          LUT5 (Prop_lut5_I3_O)        0.045     2.182 r  alu/alu_output_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.868     3.050    alu_output_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.255 r  alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.255    alu_output[0]
    V13                                                               r  alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 1.700ns (24.799%)  route 5.156ns (75.201%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.424    uart_rx_unit/rx_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.548 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.664     6.212    uart_rx_unit/rx_done_tick
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.120     6.332 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.524     6.856    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506     4.847    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 1.700ns (24.799%)  route 5.156ns (75.201%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.424    uart_rx_unit/rx_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.548 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.664     6.212    uart_rx_unit/rx_done_tick
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.120     6.332 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.524     6.856    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506     4.847    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 1.700ns (24.799%)  route 5.156ns (75.201%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.424    uart_rx_unit/rx_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.548 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.664     6.212    uart_rx_unit/rx_done_tick
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.120     6.332 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.524     6.856    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506     4.847    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 1.700ns (24.799%)  route 5.156ns (75.201%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.424    uart_rx_unit/rx_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.548 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.664     6.212    uart_rx_unit/rx_done_tick
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.120     6.332 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.524     6.856    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506     4.847    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.808ns  (logic 1.704ns (25.033%)  route 5.104ns (74.967%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.424    uart_rx_unit/rx_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.548 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.663     6.211    uart_rx_unit/rx_done_tick
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.335 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.473     6.808    fifo_rx_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506     4.847    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.808ns  (logic 1.704ns (25.033%)  route 5.104ns (74.967%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.424    uart_rx_unit/rx_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.548 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.663     6.211    uart_rx_unit/rx_done_tick
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.335 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.473     6.808    fifo_rx_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506     4.847    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/SP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.808ns  (logic 1.704ns (25.033%)  route 5.104ns (74.967%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.424    uart_rx_unit/rx_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.548 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.663     6.211    uart_rx_unit/rx_done_tick
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.335 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.473     6.808    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WE
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506     4.847    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.808ns  (logic 1.704ns (25.033%)  route 5.104ns (74.967%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.424    uart_rx_unit/rx_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.548 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.663     6.211    uart_rx_unit/rx_done_tick
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.335 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.473     6.808    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WE
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506     4.847    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X6Y30          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/w_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.704ns (25.057%)  route 5.097ns (74.943%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.424    uart_rx_unit/rx_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.548 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.664     6.212    btn1_db_unit/rx_done_tick
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     6.336 r  btn1_db_unit/w_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.465     6.801    fifo_rx_unit/w_ptr_reg_reg[3]_0[0]
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506     4.847    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/w_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.704ns (25.057%)  route 5.097ns (74.943%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.424    uart_rx_unit/rx_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.548 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.664     6.212    btn1_db_unit/rx_done_tick
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     6.336 r  btn1_db_unit/w_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.465     6.801    fifo_rx_unit/w_ptr_reg_reg[3]_0[0]
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.506     4.847    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rd_uart
                            (input port)
  Destination:            btn1_db_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.267ns (31.363%)  route 0.584ns (68.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rd_uart (IN)
                         net (fo=0)                   0.000     0.000    rd_uart
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rd_uart_IBUF_inst/O
                         net (fo=5, routed)           0.584     0.806    btn1_db_unit/rd_uart_IBUF
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.045     0.851 r  btn1_db_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.851    btn1_db_unit/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 rd_uart
                            (input port)
  Destination:            btn1_db_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.270ns (31.605%)  route 0.584ns (68.395%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rd_uart (IN)
                         net (fo=0)                   0.000     0.000    rd_uart
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rd_uart_IBUF_inst/O
                         net (fo=5, routed)           0.584     0.806    btn1_db_unit/rd_uart_IBUF
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.048     0.854 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.854    btn1_db_unit/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn1_db_unit/FSM_sequential_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.813%)  route 0.709ns (77.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         0.709     0.918    btn1_db_unit/SR[0]
    SLICE_X1Y29          FDCE                                         f  btn1_db_unit/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn1_db_unit/FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.813%)  route 0.709ns (77.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         0.709     0.918    btn1_db_unit/SR[0]
    SLICE_X1Y29          FDCE                                         f  btn1_db_unit/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fifo_rx_unit/empty_reg_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.210ns (22.411%)  route 0.725ns (77.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.725     0.935    fifo_rx_unit/SR[0]
    SLICE_X5Y29          FDSE                                         r  fifo_rx_unit/empty_reg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X5Y29          FDSE                                         r  fifo_rx_unit/empty_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fifo_rx_unit/full_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.210ns (22.411%)  route 0.725ns (77.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.725     0.935    fifo_rx_unit/SR[0]
    SLICE_X5Y29          FDRE                                         r  fifo_rx_unit/full_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  fifo_rx_unit/full_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.210ns (22.308%)  route 0.730ns (77.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.730     0.939    fifo_rx_unit/SR[0]
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.210ns (22.308%)  route 0.730ns (77.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.730     0.939    fifo_rx_unit/SR[0]
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.210ns (22.308%)  route 0.730ns (77.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.730     0.939    fifo_rx_unit/SR[0]
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.210ns (22.308%)  route 0.730ns (77.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.730     0.939    fifo_rx_unit/SR[0]
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     1.980    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[3]/C





