{"Source Block": ["hdl/library/common/ad_tdd_control.v@601:627@HdlStmProcess", "    else begin\n      tdd_rx_rf_en <= tdd_rx_rf_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_rf_en <= 1'b0;\n    end\n    else if((tdd_cstate == OFF) || (counter_at_tdd_tx_off_1 == 1'b1) || (counter_at_tdd_tx_off_2 == 1'b1)) begin\n      tdd_tx_rf_en <= 1'b0;\n    end\n    else if((tdd_cstate == ON) && ((counter_at_tdd_tx_on_1 == 1'b1) || (counter_at_tdd_tx_on_2 == 1'b1))) begin\n      tdd_tx_rf_en <= 1'b1;\n    end\n    else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n      tdd_tx_rf_en <= tdd_tx_only;\n    end\n    else begin\n      tdd_tx_rf_en <= tdd_tx_rf_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_dp_en <= 1'b0;\n    end\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@565:591", "    else begin\n      tdd_rx_vco_en <= tdd_rx_vco_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_vco_en <= 1'b0;\n    end\n    else if((tdd_cstate == OFF) || (counter_at_tdd_vco_tx_off_1 == 1'b1) || (counter_at_tdd_vco_tx_off_2 == 1'b1)) begin\n      tdd_tx_vco_en <= 1'b0;\n    end\n    else if((tdd_cstate == ON) && ((counter_at_tdd_vco_tx_on_1 == 1'b1) || (counter_at_tdd_vco_tx_on_2 == 1'b1))) begin\n      tdd_tx_vco_en <= 1'b1;\n    end\n    else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n      tdd_tx_vco_en <= tdd_tx_only;\n    end\n    else begin\n      tdd_tx_vco_en <= tdd_tx_vco_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_rx_rf_en <= 1'b0;\n    end\n"], ["hdl/library/common/ad_tdd_control.v@583:609", "    else begin\n      tdd_tx_vco_en <= tdd_tx_vco_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_rx_rf_en <= 1'b0;\n    end\n    else if((tdd_cstate == OFF) || (counter_at_tdd_rx_off_1 == 1'b1) || (counter_at_tdd_rx_off_2 == 1'b1)) begin\n      tdd_rx_rf_en <= 1'b0;\n    end\n    else if((tdd_cstate == ON) && ((counter_at_tdd_rx_on_1 == 1'b1) || (counter_at_tdd_rx_on_2 == 1'b1))) begin\n      tdd_rx_rf_en <= 1'b1;\n    end\n    else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n      tdd_rx_rf_en <= tdd_rx_only;\n    end\n    else begin\n      tdd_rx_rf_en <= tdd_rx_rf_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_rf_en <= 1'b0;\n    end\n"], ["hdl/library/common/ad_tdd_control.v@619:643", "    else begin\n      tdd_tx_rf_en <= tdd_tx_rf_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_dp_en <= 1'b0;\n    end\n    else if((tdd_cstate == OFF) || (counter_at_tdd_tx_dp_off_1 == 1'b1) || (counter_at_tdd_tx_dp_off_2 == 1'b1)) begin\n      tdd_tx_dp_en <= 1'b0;\n    end\n    else if((tdd_cstate == ON) && ((counter_at_tdd_tx_dp_on_1 == 1'b1) || (counter_at_tdd_tx_dp_on_2 == 1'b1))) begin\n      tdd_tx_dp_en <= 1'b1;\n    end\n    else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n      tdd_tx_dp_en <= tdd_tx_only;\n    end\n    else begin\n      tdd_tx_dp_en <= tdd_tx_dp_en;\n    end\n  end\n\nendmodule\n\n"], ["hdl/library/common/ad_tdd_control.v@547:573", "\n  // output logic\n\n  assign tdd_txrx_only_en_s = tdd_tx_only ^ tdd_rx_only;\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_rx_vco_en <= 1'b0;\n    end\n    else if((tdd_cstate == OFF) || (counter_at_tdd_vco_rx_off_1 == 1'b1) || (counter_at_tdd_vco_rx_off_2 == 1'b1)) begin\n      tdd_rx_vco_en <= 1'b0;\n    end\n    else if((tdd_cstate == ON) && ((counter_at_tdd_vco_rx_on_1 == 1'b1) || (counter_at_tdd_vco_rx_on_2 == 1'b1))) begin\n      tdd_rx_vco_en <= 1'b1;\n    end\n    else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n      tdd_rx_vco_en <= tdd_rx_only;\n    end\n    else begin\n      tdd_rx_vco_en <= tdd_rx_vco_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_vco_en <= 1'b0;\n    end\n"]], "Diff Content": {"Delete": [[609, "    end\n"], [610, "    else if((tdd_cstate == OFF) || (counter_at_tdd_tx_off_1 == 1'b1) || (counter_at_tdd_tx_off_2 == 1'b1)) begin\n"], [612, "    end\n"], [613, "    else if((tdd_cstate == ON) && ((counter_at_tdd_tx_on_1 == 1'b1) || (counter_at_tdd_tx_on_2 == 1'b1))) begin\n"], [615, "    end\n"], [616, "    else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n"], [618, "    end\n"], [619, "    else begin\n"]], "Add": [[610, "    end else if((tdd_cstate == OFF) || (counter_at_tdd_tx_off_1 == 1'b1) || (counter_at_tdd_tx_off_2 == 1'b1)) begin\n"], [613, "    end else if((tdd_cstate == ON) && ((counter_at_tdd_tx_on_1 == 1'b1) || (counter_at_tdd_tx_on_2 == 1'b1))) begin\n"], [616, "    end else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n"], [619, "    end else begin\n"]]}}