
module MUX_4to1(
  input [1:0] SEL,
  input [3:0] I, 
  output reg out);
  
  always@(*)
    begin
      case(SEL)
      2'b00: out = I[0];
      2'b01: out = I[1];
      2'b10: out = I[2];
      2'b11: out = I[3];
      default:out = I[0];
    endcase
    end
  endmodule
