Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Sparkles\Documents\Rowan\Senior\Spring\ComplexDig\Project\NeuralNetworks\hps.qsys --block-symbol-file --output-directory=C:\Users\Sparkles\Documents\Rowan\Senior\Spring\ComplexDig\Project\NeuralNetworks\hps --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading NeuralNetworks/hps.qsys
Progress: Reading input file
Progress: Adding Prop [altera_avalon_pio 18.1]
Progress: Parameterizing module Prop
Progress: Adding addr_Cons [altera_avalon_pio 18.1]
Progress: Parameterizing module addr_Cons
Progress: Adding addr_Storage [altera_avalon_pio 18.1]
Progress: Parameterizing module addr_Storage
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding in_Cons [altera_avalon_pio 18.1]
Progress: Parameterizing module in_Cons
Progress: Adding in_Storage [altera_avalon_pio 18.1]
Progress: Parameterizing module in_Storage
Progress: Adding n_Layers [altera_avalon_pio 18.1]
Progress: Parameterizing module n_Layers
Progress: Adding out_Cons [altera_avalon_pio 18.1]
Progress: Parameterizing module out_Cons
Progress: Adding out_Storage [altera_avalon_pio 18.1]
Progress: Parameterizing module out_Storage
Progress: Adding sel_Storage [altera_avalon_pio 18.1]
Progress: Parameterizing module sel_Storage
Progress: Adding wr_Cons [altera_avalon_pio 18.1]
Progress: Parameterizing module wr_Cons
Progress: Adding wr_Storage [altera_avalon_pio 18.1]
Progress: Parameterizing module wr_Storage
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.addr_Cons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps.out_Cons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.out_Storage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Sparkles\Documents\Rowan\Senior\Spring\ComplexDig\Project\NeuralNetworks\hps.qsys --synthesis=VHDL --output-directory=C:\Users\Sparkles\Documents\Rowan\Senior\Spring\ComplexDig\Project\NeuralNetworks\hps\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading NeuralNetworks/hps.qsys
Progress: Reading input file
Progress: Adding Prop [altera_avalon_pio 18.1]
Progress: Parameterizing module Prop
Progress: Adding addr_Cons [altera_avalon_pio 18.1]
Progress: Parameterizing module addr_Cons
Progress: Adding addr_Storage [altera_avalon_pio 18.1]
Progress: Parameterizing module addr_Storage
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding in_Cons [altera_avalon_pio 18.1]
Progress: Parameterizing module in_Cons
Progress: Adding in_Storage [altera_avalon_pio 18.1]
Progress: Parameterizing module in_Storage
Progress: Adding n_Layers [altera_avalon_pio 18.1]
Progress: Parameterizing module n_Layers
Progress: Adding out_Cons [altera_avalon_pio 18.1]
Progress: Parameterizing module out_Cons
Progress: Adding out_Storage [altera_avalon_pio 18.1]
Progress: Parameterizing module out_Storage
Progress: Adding sel_Storage [altera_avalon_pio 18.1]
Progress: Parameterizing module sel_Storage
Progress: Adding wr_Cons [altera_avalon_pio 18.1]
Progress: Parameterizing module wr_Cons
Progress: Adding wr_Storage [altera_avalon_pio 18.1]
Progress: Parameterizing module wr_Storage
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.addr_Cons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps.out_Cons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.out_Storage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps: Generating hps "hps" for QUARTUS_SYNTH
Info: Prop: Starting RTL generation for module 'hps_Prop'
Info: Prop:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_Prop --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0024_Prop_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0024_Prop_gen//hps_Prop_component_configuration.pl  --do_build_sim=0  ]
Info: Prop: Done RTL generation for module 'hps_Prop'
Info: Prop: "hps" instantiated altera_avalon_pio "Prop"
Info: addr_Cons: Starting RTL generation for module 'hps_addr_Cons'
Info: addr_Cons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_addr_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0025_addr_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0025_addr_Cons_gen//hps_addr_Cons_component_configuration.pl  --do_build_sim=0  ]
Info: addr_Cons: Done RTL generation for module 'hps_addr_Cons'
Info: addr_Cons: "hps" instantiated altera_avalon_pio "addr_Cons"
Info: addr_Storage: Starting RTL generation for module 'hps_addr_Storage'
Info: addr_Storage:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_addr_Storage --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0026_addr_Storage_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0026_addr_Storage_gen//hps_addr_Storage_component_configuration.pl  --do_build_sim=0  ]
Info: addr_Storage: Done RTL generation for module 'hps_addr_Storage'
Info: addr_Storage: "hps" instantiated altera_avalon_pio "addr_Storage"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "hps" instantiated altera_hps "hps_0"
Info: in_Cons: Starting RTL generation for module 'hps_in_Cons'
Info: in_Cons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_in_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0027_in_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0027_in_Cons_gen//hps_in_Cons_component_configuration.pl  --do_build_sim=0  ]
Info: in_Cons: Done RTL generation for module 'hps_in_Cons'
Info: in_Cons: "hps" instantiated altera_avalon_pio "in_Cons"
Info: out_Cons: Starting RTL generation for module 'hps_out_Cons'
Info: out_Cons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_out_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0028_out_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0028_out_Cons_gen//hps_out_Cons_component_configuration.pl  --do_build_sim=0  ]
Info: out_Cons: Done RTL generation for module 'hps_out_Cons'
Info: out_Cons: "hps" instantiated altera_avalon_pio "out_Cons"
Info: sel_Storage: Starting RTL generation for module 'hps_sel_Storage'
Info: sel_Storage:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_sel_Storage --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0029_sel_Storage_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9111_8652488279367976168.dir/0029_sel_Storage_gen//hps_sel_Storage_component_configuration.pl  --do_build_sim=0  ]
Info: sel_Storage: Done RTL generation for module 'hps_sel_Storage'
Info: sel_Storage: "hps" instantiated altera_avalon_pio "sel_Storage"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: n_Layers_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "n_Layers_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: n_Layers_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "n_Layers_s1_agent"
Info: n_Layers_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "n_Layers_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/hps/synthesis/submodules/altera_avalon_sc_fifo.v
Info: n_Layers_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "n_Layers_s1_burst_adapter"
Info: Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hps: Done "hps" with 27 modules, 84 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
