0.6
2019.1
May 24 2019
15:06:07
C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/defines_riscv.v,1667740166,verilog,,,,,,,,,,,,
C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/tb_decoder_riscv_obf.v,1667740185,verilog,,,C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/defines_riscv.v,tb_decoder_riscv_obf,,,,,,,,
C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/glbl.v,1667735637,verilog,,,,glbl,,,,,,,,
C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv,1670149487,systemVerilog,,,,process_bench,,,,,,,,
C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv,1670149143,systemVerilog,,C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv,,DataMemory,,,,,,,,
C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv,1667735637,systemVerilog,,C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv,,REG_FILE,,,,,,,,
C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv,1670149323,systemVerilog,,C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv,,ALUOpsDecode;decoder_riscv,,,,,,,,
C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv,1670149168,systemVerilog,,C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv,,instr_memory,,,,,,,,
C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv,1670166721,systemVerilog,,C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv,,processor,,,,,,,,
C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv,1670164930,systemVerilog,,C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv,,ALU;ALUOps,,,,,,,,
