# ELinux_IO_Test
# 2017-01-16 22:35:53Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "LIO_6(0)" iocell 3 5
set_io "LIO_5(0)" iocell 3 6
set_io "AIO_0(0)" iocell 4 7
set_io "AIO_1(0)" iocell 4 6
set_io "AIO_2(0)" iocell 4 5
set_io "AIO_3(0)" iocell 4 4
set_io "AIO_8(0)" iocell 0 5
set_io "AIO_9(0)" iocell 0 4
set_io "AIO_10(0)" iocell 0 3
set_io "AIO_11(0)" iocell 0 2
set_io "AIO_12(0)" iocell 0 1
set_io "AIO_13(0)" iocell 0 0
set_io "AIO_14(0)" iocell 4 0
set_io "AIO_15(0)" iocell 4 1
set_io "AIO_7(0)" iocell 0 6
set_io "AIO_6(0)" iocell 0 7
set_io "AIO_5(0)" iocell 4 2
set_io "AIO_4(0)" iocell 4 3
set_io "DIO_0(0)" iocell 6 7
set_io "DIO_1(0)" iocell 6 6
set_io "DIO_2(0)" iocell 6 5
set_io "DIO_3(0)" iocell 6 4
set_io "DIO_4(0)" iocell 2 7
set_io "DIO_5(0)" iocell 2 6
set_io "DIO_6(0)" iocell 2 5
set_io "DIO_7(0)" iocell 2 4
set_io "DIO_8(0)" iocell 2 3
set_io "DIO_9(0)" iocell 2 2
set_io "DIO_10(0)" iocell 2 1
set_io "DIO_11(0)" iocell 2 0
set_io "DIO_12(0)" iocell 15 5
set_io "DIO_13(0)" iocell 15 4
set_io "DIO_14(0)" iocell 6 3
set_io "DIO_15(0)" iocell 6 2
set_io "SAIO_0(0)" iocell 12 2
set_io "SAIO_1(0)" iocell 12 3
set_io "SDIO_0(0)" iocell 12 4
set_io "MODX_3_IO(0)" iocell 5 0
set_io "SDIO_1(0)" iocell 12 5
set_io "LED_G(0)" iocell 5 7
set_io "LED_B(0)" iocell 5 5
set_io "KEY_1(0)" iocell 6 0
set_io "KEY_2(0)" iocell 6 1
set_io "\USBUART_1:Dm(0)\" iocell 15 7
set_location "\USBUART_1:Dp\" logicalport -1 -1 15
set_io "\USBUART_1:Dp(0)\" iocell 15 6
set_io "BUZZER(0)" iocell 5 4
set_io "CAN_TX(0)" iocell 12 7
set_io "CAN_RX(0)" iocell 12 6
set_io "MODX_1_TXD(0)" iocell 1 5
set_io "MODX_1_RXD(0)" iocell 1 6
set_io "MODX_3_TXD(0)" iocell 5 2
set_io "MODX_3_RXD(0)" iocell 5 1
set_io "MODX_2_RXD(0)" iocell 1 2
set_io "MODX_2_TXD(0)" iocell 5 3
set_io "MODX_1_IO(0)" iocell 1 7
set_io "MODX_2_IO(0)" iocell 1 4
set_io "LIO_4(0)" iocell 3 7
set_io "LIO_3(0)" iocell 12 0
set_io "LIO_2(0)" iocell 12 1
set_io "LIO_0(0)" iocell 15 3
set_io "LIO_7(0)" iocell 3 4
set_io "LIO_8(0)" iocell 3 3
set_io "LIO_9(0)" iocell 3 2
set_io "LIO_10(0)" iocell 3 1
set_io "LIO_11(0)" iocell 3 0
set_io "LIO_12(0)" iocell 15 1
set_io "LIO_13_RST(0)" iocell 15 0
set_io "LIO_1(0)" iocell 15 2
set_io "LED_R(0)" iocell 5 6
set_location "Net_737" 3 2 0 2
set_location "\UART_MODX_1:BUART:counter_load_not\" 2 2 1 3
set_location "\UART_MODX_1:BUART:tx_status_0\" 2 1 0 2
set_location "\UART_MODX_1:BUART:tx_status_2\" 3 0 1 2
set_location "\UART_MODX_1:BUART:rx_counter_load\" 1 0 0 1
set_location "\UART_MODX_1:BUART:rx_postpoll\" 1 1 0 1
set_location "\UART_MODX_1:BUART:rx_status_4\" 1 1 1 3
set_location "\UART_MODX_1:BUART:rx_status_5\" 2 1 1 0
set_location "Net_719" 0 3 0 2
set_location "\UART_MODX_0:BUART:counter_load_not\" 1 3 0 3
set_location "\UART_MODX_0:BUART:tx_status_0\" 1 4 0 0
set_location "\UART_MODX_0:BUART:tx_status_2\" 0 4 1 2
set_location "\UART_MODX_0:BUART:rx_counter_load\" 0 0 1 1
set_location "\UART_MODX_0:BUART:rx_postpoll\" 0 1 0 1
set_location "\UART_MODX_0:BUART:rx_status_4\" 1 1 1 2
set_location "\UART_MODX_0:BUART:rx_status_5\" 1 2 1 1
set_location "Net_745" 2 4 0 1
set_location "\UART_MODX_2:BUART:counter_load_not\" 2 0 0 1
set_location "\UART_MODX_2:BUART:tx_status_0\" 2 1 1 3
set_location "\UART_MODX_2:BUART:tx_status_2\" 3 1 1 1
set_location "\UART_MODX_2:BUART:rx_counter_load\" 0 3 1 2
set_location "\UART_MODX_2:BUART:rx_postpoll\" 0 1 1 1
set_location "\UART_MODX_2:BUART:rx_status_4\" 0 3 0 1
set_location "\UART_MODX_2:BUART:rx_status_5\" 0 4 0 3
set_location "Net_6209" 2 4 1 1
set_location "\UART_STIM_0:BUART:counter_load_not\" 2 2 0 3
set_location "\UART_STIM_0:BUART:tx_status_0\" 2 3 0 2
set_location "\UART_STIM_0:BUART:tx_status_2\" 2 4 1 0
set_location "\UART_STIM_0:BUART:rx_counter_load\" 1 5 0 1
set_location "\UART_STIM_0:BUART:rx_postpoll\" 1 4 1 1
set_location "\UART_STIM_0:BUART:rx_status_4\" 0 5 1 2
set_location "\UART_STIM_0:BUART:rx_status_5\" 0 5 1 0
set_location "Net_6208" 3 3 1 1
set_location "\UART_STIM_1:BUART:counter_load_not\" 3 1 0 2
set_location "\UART_STIM_1:BUART:tx_status_0\" 3 2 1 1
set_location "\UART_STIM_1:BUART:tx_status_2\" 3 2 1 2
set_location "\UART_STIM_1:BUART:rx_counter_load\" 3 4 1 1
set_location "\UART_STIM_1:BUART:rx_postpoll\" 3 3 0 1
set_location "\UART_STIM_1:BUART:rx_status_4\" 3 3 1 3
set_location "\UART_STIM_1:BUART:rx_status_5\" 3 4 1 3
set_location "\PWM_1:PWMUDB:status_2\" 0 4 0 0
set_location "Net_5404" 0 2 1 0
set_location "Net_6313" 3 0 1 1
set_location "Net_6261" 2 0 0 3
set_location "\USBUART_1:dp_int\" interrupt -1 -1 12
set_location "\USBUART_1:USB\" usbcell -1 -1 0
set_location "\USBUART_1:ep_3\" interrupt -1 -1 2
set_location "\USBUART_1:ep_2\" interrupt -1 -1 1
set_location "\USBUART_1:ep_1\" interrupt -1 -1 0
set_location "\USBUART_1:ep_0\" interrupt -1 -1 24
set_location "\USBUART_1:bus_reset\" interrupt -1 -1 23
set_location "\USBUART_1:arb_int\" interrupt -1 -1 22
set_location "\USBUART_1:sof_int\" interrupt -1 -1 21
set_location "\CAN_1:CanIP\" cancell -1 -1 0
set_location "\CAN_1:isr\" interrupt -1 -1 16
set_location "\UART_MODX_1:BUART:sTX:TxShifter:u0\" 3 0 2
set_location "\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\" 1 3 2
set_location "\UART_MODX_1:BUART:sTX:TxSts\" 3 0 4
set_location "\UART_MODX_1:BUART:sRX:RxShifter:u0\" 1 1 2
set_location "\UART_MODX_1:BUART:sRX:RxBitCounter\" 1 2 7
set_location "\UART_MODX_1:BUART:sRX:RxSts\" 2 1 4
set_location "\UART_MODX_0:BUART:sTX:TxShifter:u0\" 0 4 2
set_location "\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\" 1 4 2
set_location "\UART_MODX_0:BUART:sTX:TxSts\" 0 4 4
set_location "\UART_MODX_0:BUART:sRX:RxShifter:u0\" 0 1 2
set_location "\UART_MODX_0:BUART:sRX:RxBitCounter\" 0 0 7
set_location "\UART_MODX_0:BUART:sRX:RxSts\" 2 0 4
set_location "\UART_MODX_2:BUART:sTX:TxShifter:u0\" 2 1 2
set_location "\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\" 2 0 2
set_location "\UART_MODX_2:BUART:sTX:TxSts\" 3 1 4
set_location "\UART_MODX_2:BUART:sRX:RxShifter:u0\" 0 2 2
set_location "\UART_MODX_2:BUART:sRX:RxBitCounter\" 0 3 7
set_location "\UART_MODX_2:BUART:sRX:RxSts\" 0 2 4
set_location "\UART_STIM_0:BUART:sTX:TxShifter:u0\" 2 3 2
set_location "\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\" 2 2 2
set_location "\UART_STIM_0:BUART:sTX:TxSts\" 2 3 4
set_location "\UART_STIM_0:BUART:sRX:RxShifter:u0\" 1 5 2
set_location "\UART_STIM_0:BUART:sRX:RxBitCounter\" 1 4 7
set_location "\UART_STIM_0:BUART:sRX:RxSts\" 1 5 4
set_location "\UART_STIM_1:BUART:sTX:TxShifter:u0\" 3 2 2
set_location "\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\" 3 1 2
set_location "\UART_STIM_1:BUART:sTX:TxSts\" 3 2 4
set_location "\UART_STIM_1:BUART:sRX:RxShifter:u0\" 3 4 2
set_location "\UART_STIM_1:BUART:sRX:RxBitCounter\" 3 4 7
set_location "\UART_STIM_1:BUART:sRX:RxSts\" 3 3 4
set_location "\PWM_1:PWMUDB:genblk1:ctrlreg\" 1 3 6
set_location "\PWM_1:PWMUDB:genblk8:stsreg\" 0 5 4
set_location "\PWM_1:PWMUDB:sP8:pwmdp:u0\" 0 5 2
set_location "\UART_MODX_1:BUART:txn\" 3 0 0 0
set_location "\UART_MODX_1:BUART:tx_state_1\" 3 0 0 1
set_location "\UART_MODX_1:BUART:tx_state_0\" 2 1 0 0
set_location "\UART_MODX_1:BUART:tx_state_2\" 2 2 1 1
set_location "\UART_MODX_1:BUART:tx_bitclk\" 2 2 0 0
set_location "\UART_MODX_1:BUART:tx_ctrl_mark_last\" 2 4 0 3
set_location "\UART_MODX_1:BUART:rx_state_0\" 1 2 0 0
set_location "\UART_MODX_1:BUART:rx_load_fifo\" 1 2 0 1
set_location "\UART_MODX_1:BUART:rx_state_3\" 1 2 0 2
set_location "\UART_MODX_1:BUART:rx_state_2\" 1 0 0 0
set_location "\UART_MODX_1:BUART:rx_bitclk_enable\" 1 1 0 3
set_location "\UART_MODX_1:BUART:rx_state_stop1_reg\" 1 0 0 2
set_location "MODIN1_1" 1 1 0 0
set_location "MODIN1_0" 1 1 0 2
set_location "\UART_MODX_1:BUART:rx_status_3\" 1 2 0 3
set_location "\UART_MODX_1:BUART:rx_last\" 1 0 0 3
set_location "\UART_MODX_0:BUART:txn\" 0 3 0 0
set_location "\UART_MODX_0:BUART:tx_state_1\" 1 3 0 1
set_location "\UART_MODX_0:BUART:tx_state_0\" 1 4 0 2
set_location "\UART_MODX_0:BUART:tx_state_2\" 1 3 0 2
set_location "\UART_MODX_0:BUART:tx_bitclk\" 1 4 0 1
set_location "\UART_MODX_0:BUART:rx_state_0\" 0 0 0 0
set_location "\UART_MODX_0:BUART:rx_load_fifo\" 0 0 0 1
set_location "\UART_MODX_0:BUART:rx_state_3\" 0 0 0 2
set_location "\UART_MODX_0:BUART:rx_state_2\" 0 0 1 0
set_location "\UART_MODX_0:BUART:rx_bitclk_enable\" 0 1 0 3
set_location "\UART_MODX_0:BUART:rx_state_stop1_reg\" 0 0 1 2
set_location "MODIN5_1" 0 1 0 0
set_location "MODIN5_0" 0 1 0 2
set_location "\UART_MODX_0:BUART:rx_status_3\" 0 0 0 3
set_location "\UART_MODX_0:BUART:rx_last\" 0 0 1 3
set_location "\UART_MODX_2:BUART:txn\" 2 0 1 0
set_location "\UART_MODX_2:BUART:tx_state_1\" 2 0 0 2
set_location "\UART_MODX_2:BUART:tx_state_0\" 2 1 1 1
set_location "\UART_MODX_2:BUART:tx_state_2\" 2 0 0 0
set_location "\UART_MODX_2:BUART:tx_bitclk\" 2 1 1 2
set_location "\UART_MODX_2:BUART:rx_state_0\" 0 2 0 0
set_location "\UART_MODX_2:BUART:rx_load_fifo\" 0 2 0 2
set_location "\UART_MODX_2:BUART:rx_state_3\" 0 3 1 1
set_location "\UART_MODX_2:BUART:rx_state_2\" 0 3 1 0
set_location "\UART_MODX_2:BUART:rx_bitclk_enable\" 0 3 0 3
set_location "\UART_MODX_2:BUART:rx_state_stop1_reg\" 0 3 1 3
set_location "MODIN9_1" 0 1 1 0
set_location "MODIN9_0" 0 1 1 2
set_location "\UART_MODX_2:BUART:rx_status_3\" 0 2 0 3
set_location "\UART_MODX_2:BUART:rx_last\" 0 1 1 3
set_location "\UART_STIM_0:BUART:txn\" 2 3 1 0
set_location "\UART_STIM_0:BUART:tx_state_1\" 2 3 1 2
set_location "\UART_STIM_0:BUART:tx_state_0\" 2 3 0 0
set_location "\UART_STIM_0:BUART:tx_state_2\" 2 2 0 2
set_location "\UART_STIM_0:BUART:tx_bitclk\" 2 3 0 1
set_location "\UART_STIM_0:BUART:rx_state_0\" 1 5 1 0
set_location "\UART_STIM_0:BUART:rx_load_fifo\" 1 5 0 2
set_location "\UART_STIM_0:BUART:rx_state_3\" 1 5 1 2
set_location "\UART_STIM_0:BUART:rx_state_2\" 1 5 0 0
set_location "\UART_STIM_0:BUART:rx_bitclk_enable\" 1 4 1 3
set_location "\UART_STIM_0:BUART:rx_state_stop1_reg\" 1 5 1 1
set_location "MODIN13_1" 1 4 1 0
set_location "MODIN13_0" 1 4 1 2
set_location "\UART_STIM_0:BUART:rx_status_3\" 1 5 1 3
set_location "\UART_STIM_0:BUART:rx_last\" 1 5 0 3
set_location "\UART_STIM_1:BUART:txn\" 3 2 0 0
set_location "\UART_STIM_1:BUART:tx_state_1\" 3 1 1 2
set_location "\UART_STIM_1:BUART:tx_state_0\" 3 2 1 0
set_location "\UART_STIM_1:BUART:tx_state_2\" 3 1 1 0
set_location "\UART_STIM_1:BUART:tx_bitclk\" 3 2 1 3
set_location "\UART_STIM_1:BUART:rx_state_0\" 3 4 0 0
set_location "\UART_STIM_1:BUART:rx_load_fifo\" 3 4 0 1
set_location "\UART_STIM_1:BUART:rx_state_3\" 3 4 0 2
set_location "\UART_STIM_1:BUART:rx_state_2\" 3 4 1 0
set_location "\UART_STIM_1:BUART:rx_bitclk_enable\" 3 3 0 3
set_location "\UART_STIM_1:BUART:rx_state_stop1_reg\" 3 4 1 2
set_location "\UART_STIM_1:BUART:pollcount_1\" 3 3 0 0
set_location "\UART_STIM_1:BUART:pollcount_0\" 3 3 0 2
set_location "\UART_STIM_1:BUART:rx_status_3\" 3 4 0 3
set_location "\UART_STIM_1:BUART:rx_last\" 3 3 1 0
set_location "\PWM_1:PWMUDB:runmode_enable\" 1 3 1 1
set_location "\PWM_1:PWMUDB:prevCompare1\" 0 4 1 0
set_location "\PWM_1:PWMUDB:status_0\" 0 4 1 3
