<!doctype html>
<html>
<head>
<title>DBG_TSTMP_CTRL (CRF_APB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___crf_apb.html")>CRF_APB Module</a> &gt; DBG_TSTMP_CTRL (CRF_APB) Register</p><h1>DBG_TSTMP_CTRL (CRF_APB) Register</h1>
<h2>DBG_TSTMP_CTRL (CRF_APB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DBG_TSTMP_CTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x00000000F8</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FD1A00F8</span> (CRF_APB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">rw<span class="tooltiptext2rr">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x00000A00</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Debug Time Stamp<br/>Clock Generator Control in FPD.</td></tr>
</table>
<p></p>
<h2>DBG_TSTMP_CTRL (CRF_APB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:25</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0x0</td><td class=grayback>reserved.<br/>(This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)<br/>This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">24</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0x0</td><td class=grayback>reserved - clock active is controlled by DBG_FPD_CTRL [CLKACT]</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">23:14</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0x0</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td>DIVISOR0</td><td class="center">13:8</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0xA</td><td>6-bit divider.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 7:3</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0x0</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td>SRCSEL</td><td class="center"> 2:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Clock generator input source.<br/>000: IOPLL_TO_FPD<br/>010: DPLL<br/>011: APLL</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>