{"hands_on_practices": [{"introduction": "A crucial skill in digital design is not just creating circuits, but also analyzing and debugging them. This first exercise [@problem_id:1908635] places you in the role of a design reviewer, tasked with examining a circuit that doesn't perform as intended. By tracing the logic through a network of NAND gates and applying De Morgan's laws, you will determine the true Boolean function of the circuit, highlighting the importance of rigorous verification in the design process.", "problem": "An undergraduate student is tasked with designing a 2-bit equality comparator. The circuit should take two 2-bit binary numbers, $A = A_1A_0$ and $B = B_1B_0$, as input and produce a high output ($F=1$) if and only if $A$ is equal to $B$. The student attempts to build this circuit using only 2-input NAND gates.\n\nThe student's proposed circuit design is described by the following set of logic equations, where the output of each gate is an input to a subsequent gate:\n\n1.  The inputs for the most significant bits, $A_1$ and $B_1$, are fed into a NAND gate whose output is denoted as $G_1$.\n2.  The inputs for the least significant bits, $A_0$ and $B_0$, are fed into a second NAND gate whose output is denoted as $G_2$.\n3.  The intermediate outputs, $G_1$ and $G_2$, are then used as inputs to a final NAND gate, which produces the circuit's overall output, $F$.\n\nThis circuit does not correctly implement the 2-bit equality comparison function. Determine the simplified Boolean expression for the actual function implemented by the student's circuit. Express your final answer as a function of the inputs $A_1, A_0, B_1, B_0$ in sum-of-products form.", "solution": "A 2-input NAND gate with inputs $X$ and $Y$ implements the function $\\overline{XY}$. Applying this to the given circuit, the first NAND gate with inputs $A_{1}$ and $B_{1}$ produces $G_{1}=\\overline{A_{1}B_{1}}$, and the second NAND gate with inputs $A_{0}$ and $B_{0}$ produces $G_{2}=\\overline{A_{0}B_{0}}$. The final NAND gate takes $G_{1}$ and $G_{2}$ as inputs, yielding the overall output\n$$\nF=\\overline{G_{1}G_{2}}=\\overline{\\left(\\overline{A_{1}B_{1}}\\right)\\left(\\overline{A_{0}B_{0}}\\right)}.\n$$\nUsing De Morganâ€™s law $\\overline{XY}=\\overline{X}+\\overline{Y}$ and double negation $\\overline{\\overline{Z}}=Z$, we obtain\n$$\nF=\\overline{\\overline{A_{1}B_{1}}}+\\overline{\\overline{A_{0}B_{0}}}=A_{1}B_{1}+A_{0}B_{0}.\n$$\nThis is already in sum-of-products form.", "answer": "$$\\boxed{A_{1}B_{1}+A_{0}B_{0}}$$", "id": "1908635"}, {"introduction": "As designs grow in complexity, building everything from individual gates becomes impractical. This practice [@problem_id:1908638] introduces the concept of using standard combinational blocks, like multiplexers (MUXs), as powerful tools for implementing custom logic. You will analyze a 4-to-1 MUX with specific connections to its data and select lines to derive the simplified Boolean expression for its output, demonstrating a more efficient and modular approach to circuit design.", "problem": "In digital logic design, a multiplexer (MUX) is a device that selects one of several input signals and forwards the selected input to a single output line. Consider a standard 4-to-1 multiplexer with four data inputs $D_0, D_1, D_2, D_3$, two select lines $S_1$ and $S_0$, and a single output $F$. The select lines choose which data input is routed to the output according to the binary value of the select word $S_1S_0$. Specifically, if $(S_1, S_0) = (0, 0)$, then $F=D_0$; if $(S_1, S_0) = (0, 1)$, then $F=D_1$; if $(S_1, S_0) = (1, 0)$, then $F=D_2$; and if $(S_1, S_0) = (1, 1)$, then $F=D_3$. The general Boolean expression for this device is $F = \\bar{S_1}\\bar{S_0}D_0 + \\bar{S_1}S_0D_1 + S_1\\bar{S_0}D_2 + S_1S_0D_3$.\n\nAn engineer is implementing a specific logic function by wiring this multiplexer in a particular way. The select lines are connected to external signals $B$ and $C$, where $B$ drives the most significant bit $S_1$ and $C$ drives the least significant bit $S_0$. The data inputs are tied to an external signal $A$ or to constant logic levels as follows:\n- $D_0$ is connected to $A$.\n- $D_1$ is connected to the inverse of $A$, denoted $\\bar{A}$.\n- $D_2$ is connected to logic '1' (high).\n- $D_3$ is connected to logic '0' (low).\n\nDerive the simplified Boolean expression for the output $F$ in terms of the inputs $A, B,$ and $C$. Present your answer in a minimal sum-of-products form. For your notation, use '+' for the OR operation, juxtaposition for the AND operation (e.g., $XY$ for $X$ AND $Y$), and an overbar for the NOT operation (e.g., $\\bar{X}$).", "solution": "Start from the general 4-to-1 MUX expression:\n$$F=\\bar{S_{1}}\\bar{S_{0}}D_{0}+\\bar{S_{1}}S_{0}D_{1}+S_{1}\\bar{S_{0}}D_{2}+S_{1}S_{0}D_{3}.$$\nWith $S_{1}=B$, $S_{0}=C$, $D_{0}=A$, $D_{1}=\\bar{A}$, $D_{2}=1$, and $D_{3}=0$, substitute to get\n$$F=\\bar{B}\\bar{C}A+\\bar{B}C\\bar{A}+B\\bar{C}\\cdot 1+BC\\cdot 0,$$\nwhich simplifies to\n$$F=A\\bar{B}\\bar{C}+\\bar{A}\\bar{B}C+B\\bar{C}.$$\nGroup the terms with $\\bar{C}$:\n$$F=\\bar{C}(A\\bar{B}+B)+\\bar{A}\\bar{B}C.$$\nUse the absorption identity $X+\\bar{X}Y=X+Y$ with $X=B$ and $Y=A$ to simplify the term in parentheses to $A+B$:\n$$F=\\bar{C}(A+B)+\\bar{A}\\bar{B}C.$$\nExpressing in minimal sum-of-products form by expanding the product with a sum gives\n$$F=\\bar{C}A+\\bar{C}B+\\bar{A}\\bar{B}C.$$\nThese three product terms are prime implicants that cover all required minterms and cannot be reduced to fewer product terms.", "answer": "$$\\boxed{\\bar{C}A+\\bar{C}B+\\bar{A}\\bar{B}C}$$", "id": "1908638"}, {"introduction": "Our final practice [@problem_id:1908636] presents a challenge that probes the very definition of a combinational circuit. We will analyze a design that includes a feedback loop, where an output is connected back to an earlier input. Your task is to rigorously determine if the circuit remains purely combinational or if the feedback introduces memory or even instability, causing it to oscillate. This exercise provides a critical bridge from the analysis of combinational logic to the foundational concepts of sequential circuits.", "problem": "An engineer is analyzing a digital logic circuit constructed from ideal logic gates. For the purposes of this analysis, the propagation delay through each gate is considered to be a small, non-zero, but equal value $\\tau$. The circuit has two inputs, `A` and `B`, and a single output, `Q`. The topology of the circuit is described as follows:\n\n- A 2-input XOR gate, designated G1, takes `A` and `B` as its inputs.\n- A 2-input NAND gate, designated G2, takes input `A` and the circuit's output `Q` as its inputs.\n- A 2-input AND gate, designated G3, takes the outputs of G1 and G2 as its inputs.\n- A 2-input OR gate, designated G4, takes input `B` and the output of G3 as its inputs.\n- The output of gate G4 serves as the circuit's overall output, `Q`.\n\nA feedback path exists where the output `Q` is routed back to one of the inputs of the NAND gate G2. Given this structure, analyze the behavior of the circuit for all possible combinations of the static inputs `A` and `B`. Which of the following statements most accurately describes the circuit's operation?\n\nA. The circuit is a purely combinational logic circuit, and its output `Q` can be expressed as a Boolean function dependent only on the current state of inputs `A` and `B`.\n\nB. The circuit functions as a standard D-type latch, where one input acts as the data line and the other as the enable/clock, allowing it to store one bit of information.\n\nC. The circuit functions as a synchronous finite-state machine whose next state depends on the current inputs and a rising or falling clock edge.\n\nD. The circuit exhibits multiple modes of operation: for some combinations of inputs it behaves as a stable memory element that can be set or reset, while for at least one combination of inputs it becomes astable and oscillates.\n\nE. The circuit is always astable, functioning as an oscillator for all possible input combinations of `A` and `B`.", "solution": "Let the outputs of the intermediate gates be denoted as follows: $X$ for G1 (XOR), $N$ for G2 (NAND), $M$ for G3 (AND), and the overall output $Q$ is the output of G4 (OR). Using Boolean algebra with standard symbols $\\oplus$ (XOR), $\\land$ (AND), $\\lor$ (OR), and $\\lnot$ (NOT), write the gate equations:\n$$\nX=A \\oplus B,\\quad N=\\lnot(A \\land Q)=\\lnot A \\lor \\lnot Q,\\quad M=X \\land N,\\quad Q=B \\lor M.\n$$\nSubstitute to obtain a single equation for $Q$ in terms of $A$, $B$, and $Q$:\n$$\nQ=B \\lor \\big[(A \\oplus B) \\land (\\lnot A \\lor \\lnot Q)\\big].\n$$\nAnalyze by cases on the static inputs.\n\n1) If $B=1$, then $X=A \\oplus 1=\\lnot A$, and $M=X \\land N=(\\lnot A) \\land (\\lnot A \\lor \\lnot Q)$. By absorption, $P \\land (P \\lor R)=P$, so $M=\\lnot A$. Therefore\n$$\nQ=B \\lor M=1 \\lor \\lnot A=1.\n$$\nThus for $B=1$ the unique stable output is $Q=1$, independent of $A$ and of the feedback.\n\n2) If $B=0$, then $Q=M$ and $X=A \\oplus 0=A$, so\n$$\nQ=X \\land N=A \\land \\big(\\lnot(A \\land Q)\\big)=A \\land (\\lnot A \\lor \\lnot Q)=(A \\land \\lnot A)\\lor(A \\land \\lnot Q)=A \\land \\lnot Q.\n$$\nHence, for $B=0$ the closed-loop equation reduces to\n$$\nQ=A \\land \\lnot Q.\n$$\nNow consider subcases:\n- If $A=0$, then $Q=0 \\land \\lnot Q=0$. The unique stable state is $Q=0$ (reset), independent of prior $Q$.\n- If $A=1$, then $Q=1 \\land \\lnot Q=\\lnot Q$. There is no Boolean fixed point satisfying $Q=\\lnot Q$, so no static solution exists. With nonzero gate delays $\\tau$, the feedback path acts as an odd inversion around the loop, producing an astable oscillation. Concretely, with $A=1$, $B=0$, one has $X=1$ after its own delay, $N=\\lnot Q$, $M=\\lnot Q$, and $Q=\\lnot Q$, yielding a loop relation of the form $Q(t+3\\tau)=\\lnot Q(t)$. This implies free-running oscillation with a fundamental period approximately $2\\cdot 3\\tau$.\n\nSummarizing the modes for static inputs:\n- $B=1$: $Q$ is forced to $1$ (set), stable.\n- $B=0$, $A=0$: $Q$ is forced to $0$ (reset), stable.\n- $B=0$, $A=1$: the circuit is astable and oscillates.\n\nTherefore, the circuit exhibits multiple modes of operation: for some input combinations it reaches and holds a stable state (set or reset), and for at least one input combination it is astable and oscillates. This corresponds to option D and excludes the purely combinational, standard latch, synchronous FSM, and always-astable descriptions.", "answer": "$$\\boxed{D}$$", "id": "1908636"}]}