#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fca53f05000 .scope module, "tb_regfile" "tb_regfile" 2 3;
 .timescale -9 -12;
v0x60000120aa30_0 .var/real "CYCLE_200MHz", 0 0;
v0x60000120aac0_0 .var "clk", 0 0;
v0x60000120ab50_0 .var "read_addr", 4 0;
v0x60000120abe0_0 .net "read_val", 31 0, L_0x6000011086e0;  1 drivers
v0x60000120ac70_0 .var "we_en", 0 0;
v0x60000120ad00_0 .var "write_addr", 4 0;
v0x60000120ad90_0 .var "write_val", 31 0;
E_0x600002e00510 .event negedge, v0x60000120a400_0;
S_0x7fca53f04610 .scope module, "t_regfile" "fb_regfile" 2 34, 3 11 0, S_0x7fca53f05000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raddr1";
    .port_info 3 /INPUT 5 "raddr2";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 5 "waddr";
    .port_info 6 /INPUT 32 "wdata";
    .port_info 7 /OUTPUT 32 "rdata1";
    .port_info 8 /OUTPUT 32 "rdata2";
L_0x600000b08b60 .functor AND 1, L_0x6000011083c0, L_0x600001108460, C4<1>, C4<1>;
L_0x600000b08a80 .functor AND 1, L_0x6000011088c0, L_0x600001108960, C4<1>, C4<1>;
v0x600001209170_0 .net *"_ivl_0", 31 0, L_0x600001108140;  1 drivers
v0x600001208ab0_0 .net *"_ivl_10", 31 0, L_0x600001108320;  1 drivers
L_0x7fca548630e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012090e0_0 .net *"_ivl_13", 30 0, L_0x7fca548630e0;  1 drivers
L_0x7fca54863128 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000012095f0_0 .net/2u *"_ivl_14", 31 0, L_0x7fca54863128;  1 drivers
v0x600001209680_0 .net *"_ivl_16", 0 0, L_0x6000011083c0;  1 drivers
v0x600001209710_0 .net *"_ivl_18", 0 0, L_0x600001108460;  1 drivers
v0x6000012097a0_0 .net *"_ivl_21", 0 0, L_0x600000b08b60;  1 drivers
v0x600001209830_0 .net *"_ivl_22", 31 0, L_0x600001108500;  1 drivers
v0x6000012098c0_0 .net *"_ivl_24", 6 0, L_0x6000011085a0;  1 drivers
L_0x7fca54863170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001209950_0 .net *"_ivl_27", 1 0, L_0x7fca54863170;  1 drivers
v0x6000012099e0_0 .net *"_ivl_28", 31 0, L_0x600001108640;  1 drivers
L_0x7fca54863008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001209a70_0 .net *"_ivl_3", 26 0, L_0x7fca54863008;  1 drivers
L_0x7fca54863368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001209b00_0 .net *"_ivl_32", 31 0, L_0x7fca54863368;  1 drivers
L_0x7fca548631b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001209b90_0 .net/2u *"_ivl_36", 31 0, L_0x7fca548631b8;  1 drivers
v0x600001209c20_0 .net *"_ivl_38", 0 0, L_0x600001108780;  1 drivers
L_0x7fca54863050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001209cb0_0 .net/2u *"_ivl_4", 31 0, L_0x7fca54863050;  1 drivers
L_0x7fca54863200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001209d40_0 .net/2u *"_ivl_40", 31 0, L_0x7fca54863200;  1 drivers
v0x600001209dd0_0 .net *"_ivl_42", 31 0, L_0x600001108820;  1 drivers
L_0x7fca54863248 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001209e60_0 .net *"_ivl_45", 30 0, L_0x7fca54863248;  1 drivers
L_0x7fca54863290 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001209ef0_0 .net/2u *"_ivl_46", 31 0, L_0x7fca54863290;  1 drivers
v0x600001209f80_0 .net *"_ivl_48", 0 0, L_0x6000011088c0;  1 drivers
v0x60000120a010_0 .net *"_ivl_50", 0 0, L_0x600001108960;  1 drivers
v0x60000120a0a0_0 .net *"_ivl_53", 0 0, L_0x600000b08a80;  1 drivers
v0x60000120a130_0 .net *"_ivl_54", 31 0, L_0x600001108a00;  1 drivers
L_0x7fca548633b0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x60000120a1c0_0 .net *"_ivl_56", 6 0, L_0x7fca548633b0;  1 drivers
v0x60000120a250_0 .net *"_ivl_6", 0 0, L_0x600001108280;  1 drivers
v0x60000120a2e0_0 .net *"_ivl_60", 31 0, L_0x600001108aa0;  1 drivers
L_0x7fca54863098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000120a370_0 .net/2u *"_ivl_8", 31 0, L_0x7fca54863098;  1 drivers
v0x60000120a400_0 .net "clk", 0 0, v0x60000120aac0_0;  1 drivers
v0x60000120a490_0 .var/i "i", 31 0;
v0x60000120a520_0 .net "raddr1", 4 0, v0x60000120ab50_0;  1 drivers
L_0x7fca54863320 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x60000120a5b0_0 .net "raddr2", 4 0, L_0x7fca54863320;  1 drivers
v0x60000120a640_0 .net "rdata1", 31 0, L_0x6000011086e0;  alias, 1 drivers
v0x60000120a6d0_0 .net "rdata2", 31 0, L_0x600001108b40;  1 drivers
v0x60000120a760 .array "reg_array", 0 31, 31 0;
L_0x7fca548632d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000120a7f0_0 .net "reset", 0 0, L_0x7fca548632d8;  1 drivers
v0x60000120a880_0 .net "waddr", 4 0, v0x60000120ad00_0;  1 drivers
v0x60000120a910_0 .net "wdata", 31 0, v0x60000120ad90_0;  1 drivers
v0x60000120a9a0_0 .net "we", 0 0, v0x60000120ac70_0;  1 drivers
E_0x600002e005d0 .event posedge, v0x60000120a400_0;
L_0x600001108140 .concat [ 5 27 0 0], v0x60000120ab50_0, L_0x7fca54863008;
L_0x600001108280 .cmp/eq 32, L_0x600001108140, L_0x7fca54863050;
L_0x600001108320 .concat [ 1 31 0 0], v0x60000120ac70_0, L_0x7fca548630e0;
L_0x6000011083c0 .cmp/eq 32, L_0x600001108320, L_0x7fca54863128;
L_0x600001108460 .cmp/eq 5, v0x60000120ab50_0, v0x60000120ad00_0;
L_0x600001108500 .array/port v0x60000120a760, L_0x6000011085a0;
L_0x6000011085a0 .concat [ 5 2 0 0], v0x60000120ab50_0, L_0x7fca54863170;
L_0x600001108640 .functor MUXZ 32, L_0x600001108500, v0x60000120ad90_0, L_0x600000b08b60, C4<>;
L_0x6000011086e0 .functor MUXZ 32, L_0x600001108640, L_0x7fca54863098, L_0x600001108280, C4<>;
L_0x600001108780 .cmp/eq 32, L_0x7fca54863368, L_0x7fca548631b8;
L_0x600001108820 .concat [ 1 31 0 0], v0x60000120ac70_0, L_0x7fca54863248;
L_0x6000011088c0 .cmp/eq 32, L_0x600001108820, L_0x7fca54863290;
L_0x600001108960 .cmp/eq 5, L_0x7fca54863320, v0x60000120ad00_0;
L_0x600001108a00 .array/port v0x60000120a760, L_0x7fca548633b0;
L_0x600001108aa0 .functor MUXZ 32, L_0x600001108a00, v0x60000120ad90_0, L_0x600000b08a80, C4<>;
L_0x600001108b40 .functor MUXZ 32, L_0x600001108aa0, L_0x7fca54863200, L_0x600001108780, C4<>;
    .scope S_0x7fca53f04610;
T_0 ;
    %wait E_0x600002e005d0;
    %load/vec4 v0x60000120a7f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000120a490_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x60000120a490_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000120a490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000120a760, 0, 4;
    %load/vec4 v0x60000120a490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000120a490_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000120a9a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000120a880_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x60000120a910_0;
    %load/vec4 v0x60000120a880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000120a760, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fca53f05000;
T_1 ;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v0x60000120aa30_0;
    %end;
    .thread T_1;
    .scope S_0x7fca53f05000;
T_2 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fca53f05000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fca53f05000;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000120aac0_0, 0, 1;
    %load/real v0x60000120aa30_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000120aac0_0, 0, 1;
    %load/real v0x60000120aa30_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fca53f05000;
T_4 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x60000120ab50_0, 0, 5;
    %load/real v0x60000120aa30_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %wait E_0x600002e005d0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x60000120ad00_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x60000120ad90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000120ac70_0, 0, 1;
    %wait E_0x600002e00510;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000120ac70_0, 0, 1;
    %load/real v0x60000120aa30_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fca53f05000;
T_5 ;
T_5.0 ;
    %wait E_0x600002e005d0;
    %vpi_call 2 49 "$display", "read value is %h", v0x60000120abe0_0 {0 0 0};
    %jmp T_5.0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_regfile.v";
    "./../../rtl/fb_regfile.v";
