#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun  3 11:00:36 2021
# Process ID: 1520
# Current directory: D:/Curriculum/Lab of Computer Organization/Projects/attempt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16112 D:\Curriculum\Lab of Computer Organization\Projects\attempt\attempt.xpr
# Log file: D:/Curriculum/Lab of Computer Organization/Projects/attempt/vivado.log
# Journal file: D:/Curriculum/Lab of Computer Organization/Projects/attempt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/send.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Curriculum/Lab of Computer Organization/Projects/Lab06/recv.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'attempt_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj attempt_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.srcs/sources_1/new/attempt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attempt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.srcs/sim_1/new/attempt_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attempt_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xelab -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tx
Compiling module xil_defaultlib.attempt
Compiling module xil_defaultlib.attempt_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot attempt_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "attempt_testbench_behav -key {Behavioral:sim_1:Functional:attempt_testbench} -tclbatch {attempt_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source attempt_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 102 ns : File "D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.srcs/sim_1/new/attempt_testbench.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'attempt_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 799.980 ; gain = 14.223
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'attempt_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj attempt_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_files -norecurse {{D:/Curriculum/Lab of Computer Organization/Projects/attempt/tx.v}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'attempt_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj attempt_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/attempt/tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xelab -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "attempt_testbench_behav -key {Behavioral:sim_1:Functional:attempt_testbench} -tclbatch {attempt_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source attempt_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 102 ns : File "D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.srcs/sim_1/new/attempt_testbench.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'attempt_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 799.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'attempt_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj attempt_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xelab -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 102 ns : File "D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.srcs/sim_1/new/attempt_testbench.v" Line 32
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 800.078 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'attempt_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj attempt_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xelab -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 102 ns : File "D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.srcs/sim_1/new/attempt_testbench.v" Line 32
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'attempt_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj attempt_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.srcs/sources_1/new/attempt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attempt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/attempt/tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.srcs/sim_1/new/attempt_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attempt_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
"xelab -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ee61dfd2674f4961860896388b6671eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot attempt_testbench_behav xil_defaultlib.attempt_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tx
Compiling module xil_defaultlib.attempt
Compiling module xil_defaultlib.attempt_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot attempt_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "attempt_testbench_behav -key {Behavioral:sim_1:Functional:attempt_testbench} -tclbatch {attempt_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source attempt_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 102 ns : File "D:/Curriculum/Lab of Computer Organization/Projects/attempt/attempt.srcs/sim_1/new/attempt_testbench.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'attempt_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
