// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memcachedPipeline_memRead (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        cc2memReadMd_V_dout,
        cc2memReadMd_V_empty_n,
        cc2memReadMd_V_read,
        cc2memRead_V_dout,
        cc2memRead_V_empty_n,
        cc2memRead_V_read,
        memRd2comp_V_din,
        memRd2comp_V_full_n,
        memRd2comp_V_write,
        memRd2compMd_V_din,
        memRd2compMd_V_full_n,
        memRd2compMd_V_write,
        memRdCtrl_V_TREADY,
        memRdCtrl_V_TDATA,
        memRdCtrl_V_TVALID
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_81 = 32'b10000001;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv8_8 = 8'b1000;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_11 = 8'b10001;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_80 = 8'b10000000;
parameter    ap_const_lv128_lc_2 = 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv32_80 = 32'b10000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv22_0 = 22'b0000000000000000000000;
parameter    ap_const_lv128_lc_1 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv130_lc_1 = 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] cc2memReadMd_V_dout;
input   cc2memReadMd_V_empty_n;
output   cc2memReadMd_V_read;
input  [129:0] cc2memRead_V_dout;
input   cc2memRead_V_empty_n;
output   cc2memRead_V_read;
output  [129:0] memRd2comp_V_din;
input   memRd2comp_V_full_n;
output   memRd2comp_V_write;
output  [63:0] memRd2compMd_V_din;
input   memRd2compMd_V_full_n;
output   memRd2compMd_V_write;
input   memRdCtrl_V_TREADY;
output  [39:0] memRdCtrl_V_TDATA;
output   memRdCtrl_V_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg cc2memReadMd_V_read;
reg cc2memRead_V_read;
reg[129:0] memRd2comp_V_din;
reg memRd2comp_V_write;
reg memRd2compMd_V_write;
reg memRdCtrl_V_TVALID;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [0:0] tmp_nbreadreq_fu_154_p3;
wire   [0:0] tmp_83_nbreadreq_fu_162_p3;
reg    ap_sig_bdd_69;
reg   [0:0] memRdState_load_reg_407 = 1'b0;
reg   [0:0] tmp_reg_411 = 1'b0;
reg   [0:0] tmp_83_reg_415 = 1'b0;
reg    ap_sig_bdd_99;
reg   [0:0] tmp_s_reg_435 = 1'b0;
wire   [0:0] ap_reg_ppstg_tmp_s_reg_435_pp0_it0;
reg    ap_sig_ioackin_memRdCtrl_V_TREADY;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_114;
reg   [0:0] memRdState = 1'b0;
reg   [63:0] tmp1_reg_419 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [127:0] p_Val2_s_fu_230_p1;
reg   [127:0] p_Val2_s_reg_425 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] grp_fu_204_p3;
wire   [0:0] tmp_s_fu_234_p2;
wire   [3:0] tmp_92_fu_240_p4;
reg   [3:0] tmp_92_reg_439 = 4'b0000;
wire   [0:0] tmp_313_fu_258_p2;
reg   [0:0] tmp_313_reg_444 = 1'b0;
wire   [0:0] tmp_314_fu_264_p2;
reg   [0:0] tmp_314_reg_449 = 1'b0;
wire   [127:0] tmp_494_fu_298_p2;
reg   [127:0] tmp_494_reg_454 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [7:0] tmp_496_fu_304_p2;
reg   [7:0] tmp_496_reg_459 = 8'b00000000;
reg   [1:0] tmp_107_reg_464 = 2'b00;
reg   [129:0] tmp_5_reg_469 = 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [129:0] tmp_3_fu_399_p3;
reg    ap_reg_ioackin_memRdCtrl_V_TREADY = 1'b0;
wire   [7:0] tmp_operation_V_fu_216_p1;
wire   [7:0] tmp_keyLength_V_fu_220_p4;
wire   [7:0] r_V_fu_250_p3;
wire   [4:0] tmp_94_fu_270_p4;
wire   [7:0] tmp_315_fu_280_p3;
wire   [7:0] tmp_492_fu_288_p2;
wire   [127:0] tmp_493_fu_294_p1;
wire   [4:0] p_0184_1_0_v_cast_cast_cast_fu_344_p3;
wire   [4:0] memData_count_V_cast_fu_341_p1;
wire   [4:0] memData_count_V_fu_351_p2;
wire   [6:0] p_Result_s_fu_332_p4;
wire   [36:0] tmp_90_fu_357_p5;
wire   [127:0] tmp_497_fu_378_p1;
wire   [127:0] p_Result_66_fu_374_p2;
wire   [127:0] tmp_498_fu_381_p2;
wire   [127:0] p_Result_67_fu_387_p2;
wire   [127:0] tmp_data_V_fu_393_p3;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_366;
reg    ap_sig_bdd_365;
reg    ap_sig_bdd_88;
reg    ap_sig_bdd_193;
reg    ap_sig_bdd_198;
reg    ap_sig_bdd_201;
reg    ap_sig_bdd_121;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_memRdCtrl_V_TREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_memRdCtrl_V_TREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_memRdCtrl_V_TREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_365) begin
            if (~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY)))) begin
                ap_reg_ioackin_memRdCtrl_V_TREADY <= ap_const_logic_0;
            end else if (ap_sig_bdd_366) begin
                ap_reg_ioackin_memRdCtrl_V_TREADY <= ap_const_logic_1;
            end
        end
    end
end

/// memRdState assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_memRdState
    if (ap_rst == 1'b1) begin
        memRdState <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_121) begin
            if (ap_sig_bdd_201) begin
                memRdState <= ap_const_lv1_0;
            end else if (ap_sig_bdd_198) begin
                memRdState <= ap_const_lv1_1;
            end
        end
    end
end

/// memRdState_load_reg_407 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_memRdState_load_reg_407
    if (ap_rst == 1'b1) begin
        memRdState_load_reg_407 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            memRdState_load_reg_407 <= memRdState;
        end
    end
end

/// p_Val2_s_reg_425 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_p_Val2_s_reg_425
    if (ap_rst == 1'b1) begin
        p_Val2_s_reg_425 <= ap_const_lv128_lc_1;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            p_Val2_s_reg_425 <= p_Val2_s_fu_230_p1;
        end
    end
end

/// tmp1_reg_419 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp1_reg_419
    if (ap_rst == 1'b1) begin
        tmp1_reg_419 <= ap_const_lv64_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp1_reg_419 <= cc2memReadMd_V_dout;
        end
    end
end

/// tmp_107_reg_464 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_107_reg_464
    if (ap_rst == 1'b1) begin
        tmp_107_reg_464 <= ap_const_lv2_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_107_reg_464 <= {{cc2memRead_V_dout[ap_const_lv32_81 : ap_const_lv32_80]}};
        end
    end
end

/// tmp_313_reg_444 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_313_reg_444
    if (ap_rst == 1'b1) begin
        tmp_313_reg_444 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == tmp_s_fu_234_p2))) begin
            tmp_313_reg_444 <= tmp_313_fu_258_p2;
        end
    end
end

/// tmp_314_reg_449 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_314_reg_449
    if (ap_rst == 1'b1) begin
        tmp_314_reg_449 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_314_reg_449 <= tmp_314_fu_264_p2;
        end
    end
end

/// tmp_494_reg_454 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_494_reg_454
    if (ap_rst == 1'b1) begin
        tmp_494_reg_454 <= ap_const_lv128_lc_1;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_494_reg_454 <= tmp_494_fu_298_p2;
        end
    end
end

/// tmp_496_reg_459 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_496_reg_459
    if (ap_rst == 1'b1) begin
        tmp_496_reg_459[3] <= 1'b0;
        tmp_496_reg_459[4] <= 1'b0;
        tmp_496_reg_459[5] <= 1'b0;
        tmp_496_reg_459[6] <= 1'b0;
        tmp_496_reg_459[7] <= 1'b0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                        tmp_496_reg_459[7 : 3] <= tmp_496_fu_304_p2[7 : 3];
        end
    end
end

/// tmp_5_reg_469 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_5_reg_469
    if (ap_rst == 1'b1) begin
        tmp_5_reg_469 <= ap_const_lv130_lc_1;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(memRdState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_5_reg_469 <= cc2memRead_V_dout;
        end
    end
end

/// tmp_83_reg_415 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_83_reg_415
    if (ap_rst == 1'b1) begin
        tmp_83_reg_415 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_83_reg_415 <= tmp_83_nbreadreq_fu_162_p3;
        end
    end
end

/// tmp_92_reg_439 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_92_reg_439
    if (ap_rst == 1'b1) begin
        tmp_92_reg_439 <= ap_const_lv4_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == tmp_s_fu_234_p2))) begin
            tmp_92_reg_439 <= {{cc2memReadMd_V_dout[ap_const_lv32_2F : ap_const_lv32_2C]}};
        end
    end
end

/// tmp_reg_411 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_reg_411
    if (ap_rst == 1'b1) begin
        tmp_reg_411 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_reg_411 <= tmp_nbreadreq_fu_154_p3;
        end
    end
end

/// tmp_s_reg_435 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_s_reg_435
    if (ap_rst == 1'b1) begin
        tmp_s_reg_435 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_s_reg_435 <= tmp_s_fu_234_p2;
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_sig_bdd_99 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_ioackin_memRdCtrl_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_69 or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_sig_bdd_99 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_ioackin_memRdCtrl_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_114)
begin
    if (ap_sig_bdd_114) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_memRdCtrl_V_TREADY assign process. ///
always @ (memRdCtrl_V_TREADY or ap_reg_ioackin_memRdCtrl_V_TREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_memRdCtrl_V_TREADY)) begin
        ap_sig_ioackin_memRdCtrl_V_TREADY = memRdCtrl_V_TREADY;
    end else begin
        ap_sig_ioackin_memRdCtrl_V_TREADY = ap_const_logic_1;
    end
end

/// cc2memReadMd_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_154_p3 or tmp_83_nbreadreq_fu_162_p3 or ap_sig_bdd_69 or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_sig_bdd_99 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_ioackin_memRdCtrl_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1 or memRdState)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        cc2memReadMd_V_read = ap_const_logic_1;
    end else begin
        cc2memReadMd_V_read = ap_const_logic_0;
    end
end

/// cc2memRead_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_154_p3 or tmp_83_nbreadreq_fu_162_p3 or ap_sig_bdd_69 or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_sig_bdd_99 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_ioackin_memRdCtrl_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1 or memRdState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(memRdState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        cc2memRead_V_read = ap_const_logic_1;
    end else begin
        cc2memRead_V_read = ap_const_logic_0;
    end
end

/// memRd2compMd_V_write assign process. ///
always @ (ap_done_reg or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_sig_bdd_99 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_ioackin_memRdCtrl_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))))) begin
        memRd2compMd_V_write = ap_const_logic_1;
    end else begin
        memRd2compMd_V_write = ap_const_logic_0;
    end
end

/// memRd2comp_V_din assign process. ///
always @ (memRdState_load_reg_407 or tmp_5_reg_469 or tmp_3_fu_399_p3 or ap_sig_bdd_88 or ap_sig_bdd_193)
begin
    if (ap_sig_bdd_193) begin
        if (~(ap_const_lv1_0 == memRdState_load_reg_407)) begin
            memRd2comp_V_din = tmp_5_reg_469;
        end else if (ap_sig_bdd_88) begin
            memRd2comp_V_din = tmp_3_fu_399_p3;
        end else begin
            memRd2comp_V_din = 'bx;
        end
    end else begin
        memRd2comp_V_din = 'bx;
    end
end

/// memRd2comp_V_write assign process. ///
always @ (ap_done_reg or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_sig_bdd_99 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_ioackin_memRdCtrl_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if ((((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY)))) | (~(ap_const_lv1_0 == memRdState_load_reg_407) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY)))))) begin
        memRd2comp_V_write = ap_const_logic_1;
    end else begin
        memRd2comp_V_write = ap_const_logic_0;
    end
end

/// memRdCtrl_V_TVALID assign process. ///
always @ (ap_done_reg or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_sig_bdd_99 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ioackin_memRdCtrl_V_TREADY)
begin
    if (((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99) & (ap_const_logic_0 == ap_reg_ioackin_memRdCtrl_V_TREADY))) begin
        memRdCtrl_V_TVALID = ap_const_logic_1;
    end else begin
        memRdCtrl_V_TVALID = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_69 or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_sig_bdd_99 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_ioackin_memRdCtrl_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_69 or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_sig_bdd_99 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_ioackin_memRdCtrl_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & ~ap_sig_bdd_69)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_69)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

assign ap_reg_ppstg_tmp_s_reg_435_pp0_it0 = tmp_s_reg_435;

/// ap_sig_bdd_114 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_114 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_121 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_69 or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_sig_bdd_99 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_ioackin_memRdCtrl_V_TREADY or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_121 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_69 | ((ap_sig_bdd_99 | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memRdCtrl_V_TREADY))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_193 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_99 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_193 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99));
end

/// ap_sig_bdd_198 assign process. ///
always @ (tmp_nbreadreq_fu_154_p3 or tmp_83_nbreadreq_fu_162_p3 or memRdState or grp_fu_204_p3)
begin
    ap_sig_bdd_198 = ((memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & (ap_const_lv1_0 == grp_fu_204_p3));
end

/// ap_sig_bdd_201 assign process. ///
always @ (memRdState or grp_fu_204_p3)
begin
    ap_sig_bdd_201 = (~(memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_204_p3));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_365 assign process. ///
always @ (memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or ap_reg_ppstg_tmp_s_reg_435_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_365 = ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_435_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1));
end

/// ap_sig_bdd_366 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_99 or memRdCtrl_V_TREADY)
begin
    ap_sig_bdd_366 = (~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_99) & (ap_const_logic_1 == memRdCtrl_V_TREADY));
end

/// ap_sig_bdd_69 assign process. ///
always @ (ap_start or ap_done_reg or cc2memReadMd_V_empty_n or tmp_nbreadreq_fu_154_p3 or tmp_83_nbreadreq_fu_162_p3 or cc2memRead_V_empty_n or memRdState)
begin
    ap_sig_bdd_69 = (((cc2memReadMd_V_empty_n == ap_const_logic_0) & (memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3)) | ((memRdState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_154_p3) & ~(ap_const_lv1_0 == tmp_83_nbreadreq_fu_162_p3) & (cc2memRead_V_empty_n == ap_const_logic_0)) | ((cc2memRead_V_empty_n == ap_const_logic_0) & ~(memRdState == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_88 assign process. ///
always @ (memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415)
begin
    ap_sig_bdd_88 = ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415));
end

/// ap_sig_bdd_99 assign process. ///
always @ (memRd2comp_V_full_n or memRdState_load_reg_407 or tmp_reg_411 or tmp_83_reg_415 or memRd2compMd_V_full_n)
begin
    ap_sig_bdd_99 = (((memRd2comp_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415)) | ((ap_const_lv1_0 == memRdState_load_reg_407) & ~(ap_const_lv1_0 == tmp_reg_411) & ~(ap_const_lv1_0 == tmp_83_reg_415) & (memRd2compMd_V_full_n == ap_const_logic_0)) | ((memRd2comp_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == memRdState_load_reg_407)));
end
assign grp_fu_204_p3 = cc2memRead_V_dout[ap_const_lv32_81];
assign memData_count_V_cast_fu_341_p1 = tmp_92_reg_439;
assign memData_count_V_fu_351_p2 = (p_0184_1_0_v_cast_cast_cast_fu_344_p3 + memData_count_V_cast_fu_341_p1);
assign memRd2compMd_V_din = tmp1_reg_419;
assign memRdCtrl_V_TDATA = tmp_90_fu_357_p5;
assign p_0184_1_0_v_cast_cast_cast_fu_344_p3 = ((tmp_313_reg_444[0:0]===1'b1)? ap_const_lv5_2: ap_const_lv5_1);
assign p_Result_66_fu_374_p2 = (p_Val2_s_reg_425 & tmp_494_reg_454);
assign p_Result_67_fu_387_p2 = (p_Result_66_fu_374_p2 & tmp_498_fu_381_p2);
assign p_Result_s_fu_332_p4 = {{tmp1_reg_419[ap_const_lv32_E : ap_const_lv32_8]}};
assign p_Val2_s_fu_230_p1 = cc2memRead_V_dout[127:0];
assign r_V_fu_250_p3 = {{tmp_92_fu_240_p4}, {ap_const_lv4_0}};
assign tmp_313_fu_258_p2 = (tmp_keyLength_V_fu_220_p4 > r_V_fu_250_p3? 1'b1: 1'b0);
assign tmp_314_fu_264_p2 = (tmp_keyLength_V_fu_220_p4 < ap_const_lv8_11? 1'b1: 1'b0);
assign tmp_315_fu_280_p3 = {{tmp_94_fu_270_p4}, {ap_const_lv3_0}};
assign tmp_3_fu_399_p3 = {{tmp_107_reg_464}, {tmp_data_V_fu_393_p3}};
assign tmp_492_fu_288_p2 = ($signed(ap_const_lv8_80) - $signed(tmp_315_fu_280_p3));
assign tmp_493_fu_294_p1 = tmp_492_fu_288_p2;
assign tmp_494_fu_298_p2 = ap_const_lv128_lc_2 >> tmp_493_fu_294_p1;
assign tmp_496_fu_304_p2 = ($signed(ap_const_lv8_80) - $signed(tmp_315_fu_280_p3));
assign tmp_497_fu_378_p1 = tmp_496_reg_459;
assign tmp_498_fu_381_p2 = ap_const_lv128_lc_2 >> tmp_497_fu_378_p1;
assign tmp_83_nbreadreq_fu_162_p3 = cc2memRead_V_empty_n;
assign tmp_90_fu_357_p5 = {{{{memData_count_V_fu_351_p2}, {ap_const_lv22_0}}, {p_Result_s_fu_332_p4}}, {ap_const_lv3_0}};
assign tmp_92_fu_240_p4 = {{cc2memReadMd_V_dout[ap_const_lv32_2F : ap_const_lv32_2C]}};
assign tmp_94_fu_270_p4 = {{cc2memReadMd_V_dout[ap_const_lv32_2C : ap_const_lv32_28]}};
assign tmp_data_V_fu_393_p3 = ((tmp_314_reg_449[0:0]===1'b1)? p_Result_67_fu_387_p2: p_Val2_s_reg_425);
assign tmp_keyLength_V_fu_220_p4 = {{cc2memReadMd_V_dout[ap_const_lv32_2F : ap_const_lv32_28]}};
assign tmp_nbreadreq_fu_154_p3 = cc2memReadMd_V_empty_n;
assign tmp_operation_V_fu_216_p1 = cc2memReadMd_V_dout[7:0];
assign tmp_s_fu_234_p2 = (tmp_operation_V_fu_216_p1 == ap_const_lv8_8? 1'b1: 1'b0);
always @ (posedge ap_clk)
begin
    tmp_496_reg_459[2:0] <= 3'b000;
end



endmodule //memcachedPipeline_memRead

