// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=92,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5403,HLS_SYN_LUT=9047,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 42'd1;
parameter    ap_ST_fsm_state2 = 42'd2;
parameter    ap_ST_fsm_state3 = 42'd4;
parameter    ap_ST_fsm_state4 = 42'd8;
parameter    ap_ST_fsm_state5 = 42'd16;
parameter    ap_ST_fsm_state6 = 42'd32;
parameter    ap_ST_fsm_state7 = 42'd64;
parameter    ap_ST_fsm_state8 = 42'd128;
parameter    ap_ST_fsm_state9 = 42'd256;
parameter    ap_ST_fsm_state10 = 42'd512;
parameter    ap_ST_fsm_state11 = 42'd1024;
parameter    ap_ST_fsm_state12 = 42'd2048;
parameter    ap_ST_fsm_state13 = 42'd4096;
parameter    ap_ST_fsm_state14 = 42'd8192;
parameter    ap_ST_fsm_state15 = 42'd16384;
parameter    ap_ST_fsm_state16 = 42'd32768;
parameter    ap_ST_fsm_state17 = 42'd65536;
parameter    ap_ST_fsm_state18 = 42'd131072;
parameter    ap_ST_fsm_state19 = 42'd262144;
parameter    ap_ST_fsm_state20 = 42'd524288;
parameter    ap_ST_fsm_state21 = 42'd1048576;
parameter    ap_ST_fsm_state22 = 42'd2097152;
parameter    ap_ST_fsm_state23 = 42'd4194304;
parameter    ap_ST_fsm_state24 = 42'd8388608;
parameter    ap_ST_fsm_state25 = 42'd16777216;
parameter    ap_ST_fsm_state26 = 42'd33554432;
parameter    ap_ST_fsm_state27 = 42'd67108864;
parameter    ap_ST_fsm_state28 = 42'd134217728;
parameter    ap_ST_fsm_state29 = 42'd268435456;
parameter    ap_ST_fsm_state30 = 42'd536870912;
parameter    ap_ST_fsm_state31 = 42'd1073741824;
parameter    ap_ST_fsm_state32 = 42'd2147483648;
parameter    ap_ST_fsm_state33 = 42'd4294967296;
parameter    ap_ST_fsm_state34 = 42'd8589934592;
parameter    ap_ST_fsm_state35 = 42'd17179869184;
parameter    ap_ST_fsm_state36 = 42'd34359738368;
parameter    ap_ST_fsm_state37 = 42'd68719476736;
parameter    ap_ST_fsm_state38 = 42'd137438953472;
parameter    ap_ST_fsm_state39 = 42'd274877906944;
parameter    ap_ST_fsm_state40 = 42'd549755813888;
parameter    ap_ST_fsm_state41 = 42'd1099511627776;
parameter    ap_ST_fsm_state42 = 42'd2199023255552;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state35;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state42;
wire   [63:0] arr_1_q0;
reg   [63:0] reg_738;
wire    ap_CS_fsm_state21;
wire   [63:0] arr_1_q1;
wire    ap_CS_fsm_state27;
wire   [63:0] arr_q1;
reg   [63:0] reg_745;
wire    ap_CS_fsm_state26;
reg   [61:0] trunc_ln_reg_1762;
reg   [61:0] trunc_ln6_reg_1768;
wire    ap_CS_fsm_state12;
wire   [31:0] arg1_r_q0;
reg  signed [31:0] arg1_r_load_reg_1784;
wire    ap_CS_fsm_state13;
wire   [31:0] grp_fu_716_p2;
reg   [31:0] mul16_reg_1789;
wire    ap_CS_fsm_state16;
reg  signed [31:0] arg1_r_load_2_reg_1801;
wire    ap_CS_fsm_state17;
reg   [31:0] mul45_reg_1807;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state23;
wire   [31:0] arg1_r_q1;
reg   [31:0] arg1_r_load_3_reg_1829;
wire    ap_CS_fsm_state24;
reg  signed [31:0] arg1_r_load_4_reg_1834;
wire    ap_CS_fsm_state25;
reg  signed [31:0] arg1_r_load_5_reg_1858;
reg  signed [31:0] arg1_r_load_6_reg_1865;
reg   [31:0] arg1_r_load_7_reg_1890;
reg   [31:0] arg1_r_load_8_reg_1897;
reg   [31:0] mul219_reg_1914;
wire   [31:0] mul244_fu_723_p2;
reg   [31:0] mul244_reg_1926;
wire   [31:0] mul316_fu_728_p2;
reg   [31:0] mul316_reg_1950;
wire   [63:0] arr_q0;
reg   [63:0] arr_load_2_reg_1955;
wire   [2:0] arr_1_addr_reg_1960;
wire   [2:0] arr_1_addr_2_reg_1971;
wire   [63:0] mul202_fu_636_p2;
reg   [63:0] mul202_reg_1976;
wire   [63:0] mul211_fu_641_p2;
reg   [63:0] mul211_reg_1981;
wire   [63:0] mul221_fu_646_p2;
reg   [63:0] mul221_reg_1986;
wire   [63:0] mul229_fu_651_p2;
reg   [63:0] mul229_reg_1991;
wire   [63:0] mul237_fu_656_p2;
reg   [63:0] mul237_reg_1996;
wire   [63:0] mul246_fu_661_p2;
reg   [63:0] mul246_reg_2001;
wire   [63:0] mul254_fu_666_p2;
reg   [63:0] mul254_reg_2006;
wire   [63:0] mul262_fu_671_p2;
reg   [63:0] mul262_reg_2011;
wire   [63:0] mul2_fu_999_p3;
reg   [63:0] mul2_reg_2016;
wire   [63:0] mul3_fu_1013_p3;
reg   [63:0] mul3_reg_2021;
wire   [63:0] mul290_fu_676_p2;
reg   [63:0] mul290_reg_2026;
wire   [63:0] mul299_fu_681_p2;
reg   [63:0] mul299_reg_2031;
wire   [63:0] mul4_fu_1026_p3;
reg   [63:0] mul4_reg_2036;
wire   [63:0] mul318_fu_686_p2;
reg   [63:0] mul318_reg_2041;
wire   [63:0] mul325_fu_691_p2;
reg   [63:0] mul325_reg_2046;
wire   [63:0] mul5_fu_1044_p3;
reg   [63:0] mul5_reg_2051;
wire   [63:0] mul344_fu_696_p2;
reg   [63:0] mul344_reg_2056;
wire   [63:0] mul353_fu_701_p2;
reg   [63:0] mul353_reg_2061;
wire   [63:0] mul360_fu_706_p2;
reg   [63:0] mul360_reg_2066;
wire   [63:0] mul369_fu_711_p2;
reg   [63:0] mul369_reg_2071;
wire   [63:0] add_ln60_3_fu_1086_p2;
reg   [63:0] add_ln60_3_reg_2076;
wire   [63:0] add_ln61_fu_1093_p2;
reg   [63:0] add_ln61_reg_2081;
wire   [63:0] add_ln61_1_fu_1099_p2;
reg   [63:0] add_ln61_1_reg_2086;
wire   [24:0] trunc_ln61_fu_1105_p1;
reg   [24:0] trunc_ln61_reg_2091;
wire   [24:0] trunc_ln61_1_fu_1109_p1;
reg   [24:0] trunc_ln61_1_reg_2096;
wire   [63:0] add_ln62_fu_1113_p2;
reg   [63:0] add_ln62_reg_2101;
wire   [63:0] add_ln62_4_fu_1125_p2;
reg   [63:0] add_ln62_4_reg_2106;
wire   [25:0] trunc_ln62_fu_1131_p1;
reg   [25:0] trunc_ln62_reg_2111;
wire   [25:0] trunc_ln62_1_fu_1135_p1;
reg   [25:0] trunc_ln62_1_reg_2116;
wire   [63:0] add_ln64_1_fu_1145_p2;
reg   [63:0] add_ln64_1_reg_2121;
wire   [24:0] trunc_ln64_1_fu_1151_p1;
reg   [24:0] trunc_ln64_1_reg_2126;
reg   [63:0] arr_load_4_reg_2131;
reg   [63:0] arr_1_load_4_reg_2136;
wire   [24:0] trunc_ln61_2_fu_1159_p1;
reg   [24:0] trunc_ln61_2_reg_2141;
wire    ap_CS_fsm_state28;
wire   [63:0] add_ln61_3_fu_1163_p2;
reg   [63:0] add_ln61_3_reg_2146;
wire   [25:0] trunc_ln62_2_fu_1173_p1;
reg   [25:0] trunc_ln62_2_reg_2152;
wire   [63:0] add_ln62_3_fu_1177_p2;
reg   [63:0] add_ln62_3_reg_2157;
wire   [24:0] trunc_ln64_fu_1184_p1;
reg   [24:0] trunc_ln64_reg_2162;
wire   [63:0] add_ln64_2_fu_1188_p2;
reg   [63:0] add_ln64_2_reg_2167;
wire   [25:0] trunc_ln113_fu_1220_p1;
reg   [25:0] trunc_ln113_reg_2181;
wire    ap_CS_fsm_state29;
reg   [37:0] lshr_ln113_6_reg_2187;
reg   [24:0] trunc_ln113_10_reg_2192;
wire   [24:0] trunc_ln113_13_fu_1438_p1;
reg   [24:0] trunc_ln113_13_reg_2197;
wire   [24:0] add_ln114_2_fu_1442_p2;
reg   [24:0] add_ln114_2_reg_2202;
wire   [25:0] add_ln115_2_fu_1448_p2;
reg   [25:0] add_ln115_2_reg_2208;
wire   [24:0] add_ln116_fu_1454_p2;
reg   [24:0] add_ln116_reg_2213;
wire   [25:0] add_ln117_fu_1460_p2;
reg   [25:0] add_ln117_reg_2218;
wire   [24:0] add_ln118_fu_1471_p2;
reg   [24:0] add_ln118_reg_2223;
wire   [25:0] add_ln119_fu_1481_p2;
reg   [25:0] add_ln119_reg_2228;
reg   [38:0] trunc_ln113_15_reg_2233;
wire    ap_CS_fsm_state30;
wire   [24:0] add_ln120_fu_1580_p2;
reg   [24:0] add_ln120_reg_2238;
wire   [25:0] add_ln121_fu_1586_p2;
reg   [25:0] add_ln121_reg_2243;
wire   [24:0] add_ln122_fu_1592_p2;
reg   [24:0] add_ln122_reg_2248;
reg   [0:0] tmp_reg_2253;
wire    ap_CS_fsm_state31;
reg   [3:0] arg1_r_address0;
reg    arg1_r_ce0;
reg    arg1_r_we0;
reg   [3:0] arg1_r_address1;
reg    arg1_r_ce1;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [2:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
reg   [2:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
reg   [2:0] arr_1_address0;
reg    arr_1_ce0;
reg    arr_1_we0;
reg   [63:0] arr_1_d0;
reg   [2:0] arr_1_address1;
reg    arr_1_ce1;
reg    arr_1_we1;
reg   [63:0] arr_1_d1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_we0;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_d0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_ce1;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_ce1;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_ce0;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_ce1;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_ce1;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arg1_r_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_ready;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_ce0;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_ce1;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_add8117_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_add8117_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add23937_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add23937_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add27433_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add27433_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add30129_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add30129_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add33725_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add33725_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add37121_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add37121_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add204_214_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add204_214_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_start_reg;
wire    ap_CS_fsm_state22;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_start_reg;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire  signed [63:0] sext_ln17_fu_770_p1;
wire  signed [63:0] sext_ln126_fu_1710_p1;
wire   [26:0] zext_ln113_1_fu_1610_p1;
wire   [26:0] zext_ln114_1_fu_1647_p1;
wire   [26:0] add_ln115_1_fu_1675_p2;
wire   [26:0] zext_ln116_fu_1682_p1;
wire   [26:0] zext_ln117_fu_1686_p1;
wire   [26:0] zext_ln118_fu_1690_p1;
wire   [26:0] zext_ln119_fu_1694_p1;
wire   [26:0] zext_ln120_fu_1698_p1;
wire   [26:0] zext_ln121_fu_1702_p1;
wire   [26:0] zext_ln122_fu_1706_p1;
wire   [31:0] mul_ln62_1_fu_556_p0;
wire   [31:0] mul_ln62_1_fu_556_p1;
wire   [31:0] mul2721018_fu_560_p0;
wire   [62:0] mul219_cast_fu_989_p1;
wire   [31:0] mul2721018_fu_560_p1;
wire   [62:0] arg1_r_load_8_cast_fu_994_p1;
wire   [31:0] mul282916_fu_564_p0;
wire   [62:0] mul244_cast_fu_1008_p1;
wire   [31:0] mul282916_fu_564_p1;
wire   [31:0] mul309814_fu_568_p0;
wire   [31:0] mul309814_fu_568_p1;
wire   [31:0] mul335712_fu_572_p0;
wire   [31:0] mul335712_fu_572_p1;
wire   [31:0] mul157_fu_576_p0;
wire   [31:0] mul157_fu_576_p1;
wire   [31:0] mul_ln60_fu_580_p0;
wire   [63:0] zext_ln60_fu_792_p1;
wire   [31:0] mul_ln60_fu_580_p1;
wire   [31:0] mul_ln61_fu_584_p0;
wire   [31:0] mul_ln61_fu_584_p1;
wire   [31:0] mul_ln62_fu_588_p0;
wire   [63:0] zext_ln62_fu_830_p1;
wire   [31:0] mul_ln62_fu_588_p1;
wire   [31:0] mul_ln64_fu_592_p0;
wire   [63:0] zext_ln64_fu_842_p1;
wire   [31:0] mul_ln64_fu_592_p1;
wire   [31:0] mul_ln60_1_fu_596_p0;
wire   [63:0] zext_ln60_2_fu_848_p1;
wire   [31:0] mul_ln60_1_fu_596_p1;
wire   [31:0] mul_ln61_1_fu_600_p0;
wire   [31:0] mul_ln61_1_fu_600_p1;
wire   [31:0] mul_ln64_1_fu_604_p0;
wire   [63:0] zext_ln64_1_fu_889_p1;
wire   [31:0] mul_ln64_1_fu_604_p1;
wire   [31:0] mul_ln60_2_fu_608_p0;
wire   [63:0] zext_ln60_4_fu_897_p1;
wire   [31:0] mul_ln60_2_fu_608_p1;
wire   [31:0] mul_ln61_2_fu_612_p0;
wire   [31:0] mul_ln61_2_fu_612_p1;
wire   [31:0] mul_ln62_2_fu_616_p0;
wire   [31:0] mul_ln62_2_fu_616_p1;
wire   [31:0] mul_ln64_2_fu_620_p0;
wire   [63:0] zext_ln64_2_fu_913_p1;
wire   [31:0] mul_ln64_2_fu_620_p1;
wire   [31:0] mul_ln60_3_fu_624_p0;
wire   [63:0] zext_ln60_5_fu_920_p1;
wire   [31:0] mul_ln60_3_fu_624_p1;
wire   [31:0] mul_ln61_3_fu_628_p0;
wire   [31:0] mul_ln61_3_fu_628_p1;
wire   [31:0] mul_ln62_3_fu_632_p0;
wire   [31:0] mul_ln62_3_fu_632_p1;
wire   [31:0] mul202_fu_636_p0;
wire   [63:0] conv199_fu_937_p1;
wire   [31:0] mul202_fu_636_p1;
wire   [31:0] mul211_fu_641_p0;
wire   [31:0] mul211_fu_641_p1;
wire   [31:0] mul221_fu_646_p0;
wire   [63:0] conv216_fu_947_p1;
wire   [31:0] mul221_fu_646_p1;
wire   [63:0] conv220_fu_952_p1;
wire   [31:0] mul229_fu_651_p0;
wire   [31:0] mul229_fu_651_p1;
wire   [31:0] mul237_fu_656_p0;
wire   [63:0] conv236_fu_964_p1;
wire   [31:0] mul237_fu_656_p1;
wire   [31:0] mul246_fu_661_p0;
wire   [31:0] mul246_fu_661_p1;
wire   [31:0] mul254_fu_666_p0;
wire   [31:0] mul254_fu_666_p1;
wire   [31:0] mul262_fu_671_p0;
wire   [63:0] conv261_fu_979_p1;
wire   [31:0] mul262_fu_671_p1;
wire   [31:0] mul290_fu_676_p0;
wire   [31:0] mul290_fu_676_p1;
wire   [31:0] mul299_fu_681_p0;
wire   [31:0] mul299_fu_681_p1;
wire   [31:0] mul318_fu_686_p0;
wire   [31:0] mul318_fu_686_p1;
wire   [31:0] mul325_fu_691_p0;
wire   [31:0] mul325_fu_691_p1;
wire   [31:0] mul344_fu_696_p0;
wire   [31:0] mul344_fu_696_p1;
wire   [31:0] mul353_fu_701_p0;
wire   [31:0] mul353_fu_701_p1;
wire   [31:0] mul360_fu_706_p0;
wire   [31:0] mul360_fu_706_p1;
wire   [31:0] mul369_fu_711_p0;
wire   [31:0] mul369_fu_711_p1;
reg  signed [31:0] grp_fu_716_p0;
reg   [6:0] grp_fu_716_p1;
wire   [5:0] mul244_fu_723_p1;
wire   [6:0] mul316_fu_728_p1;
wire   [38:0] mul_ln113_fu_733_p0;
wire   [5:0] mul_ln113_fu_733_p1;
wire   [31:0] shl_ln60_fu_805_p2;
wire   [31:0] shl_ln61_fu_815_p2;
wire   [31:0] shl_ln62_fu_825_p2;
wire   [31:0] shl_ln64_fu_837_p2;
wire   [31:0] shl_ln60_1_fu_857_p2;
wire   [62:0] mul_ln62_1_fu_556_p2;
wire   [31:0] shl_ln64_1_fu_884_p2;
wire   [31:0] shl_ln64_2_fu_907_p2;
wire   [31:0] shl_ln60_2_fu_927_p2;
wire   [31:0] empty_27_fu_958_p2;
wire   [31:0] empty_28_fu_974_p2;
wire   [62:0] mul2721018_fu_560_p2;
wire   [62:0] mul282916_fu_564_p2;
wire   [62:0] mul309814_fu_568_p2;
wire   [62:0] mul335712_fu_572_p2;
wire   [31:0] empty_29_fu_1053_p2;
wire   [63:0] mul_ln60_1_fu_596_p2;
wire   [63:0] mul_ln60_2_fu_608_p2;
wire   [63:0] mul_ln60_3_fu_624_p2;
wire   [63:0] add_ln60_1_fu_1074_p2;
wire   [63:0] mul_ln60_fu_580_p2;
wire   [63:0] add_ln60_2_fu_1080_p2;
wire   [63:0] add_ln60_fu_1068_p2;
wire   [63:0] mul_ln61_fu_584_p2;
wire   [63:0] mul_ln61_2_fu_612_p2;
wire   [63:0] mul_ln61_1_fu_600_p2;
wire   [63:0] mul_ln61_3_fu_628_p2;
wire   [63:0] shl_ln62_1_fu_876_p3;
wire   [63:0] mul_ln62_2_fu_616_p2;
wire   [63:0] mul_ln62_fu_588_p2;
wire   [63:0] mul_ln62_3_fu_632_p2;
wire   [63:0] add_ln62_1_fu_1119_p2;
wire   [63:0] mul157_fu_576_p2;
wire   [63:0] mul_ln64_fu_592_p2;
wire   [63:0] mul_ln64_2_fu_620_p2;
wire   [63:0] add_ln64_fu_1139_p2;
wire   [63:0] mul_ln64_1_fu_604_p2;
wire   [63:0] add_ln61_2_fu_1155_p2;
wire   [63:0] add_ln62_2_fu_1169_p2;
wire   [37:0] lshr_ln1_fu_1224_p4;
wire   [63:0] zext_ln113_2_fu_1234_p1;
wire   [63:0] add_ln113_fu_1252_p2;
wire   [38:0] lshr_ln113_1_fu_1258_p4;
wire   [63:0] zext_ln113_3_fu_1268_p1;
wire   [63:0] add_ln113_1_fu_1286_p2;
wire   [37:0] lshr_ln113_2_fu_1292_p4;
wire   [63:0] zext_ln113_4_fu_1302_p1;
wire   [63:0] add_ln113_2_fu_1320_p2;
wire   [38:0] lshr_ln113_3_fu_1326_p4;
wire   [63:0] zext_ln113_5_fu_1336_p1;
wire   [63:0] add_ln113_3_fu_1354_p2;
wire   [37:0] lshr_ln113_4_fu_1360_p4;
wire   [63:0] zext_ln113_6_fu_1370_p1;
wire   [63:0] add_ln113_4_fu_1384_p2;
wire   [38:0] lshr_ln113_5_fu_1389_p4;
wire   [63:0] zext_ln113_7_fu_1399_p1;
wire   [63:0] add_ln113_5_fu_1413_p2;
wire   [24:0] trunc_ln113_3_fu_1242_p4;
wire   [24:0] trunc_ln113_1_fu_1238_p1;
wire   [25:0] trunc_ln113_5_fu_1276_p4;
wire   [25:0] trunc_ln113_2_fu_1272_p1;
wire   [24:0] trunc_ln113_7_fu_1310_p4;
wire   [24:0] trunc_ln113_4_fu_1306_p1;
wire   [25:0] trunc_ln113_9_fu_1344_p4;
wire   [25:0] trunc_ln113_6_fu_1340_p1;
wire   [24:0] trunc_ln113_s_fu_1374_p4;
wire   [24:0] add_ln118_1_fu_1466_p2;
wire   [25:0] trunc_ln113_8_fu_1403_p4;
wire   [25:0] add_ln119_1_fu_1476_p2;
wire   [25:0] add_ln62_5_fu_1198_p2;
wire   [63:0] zext_ln113_8_fu_1495_p1;
wire   [63:0] add_ln113_6_fu_1498_p2;
wire   [38:0] lshr_ln113_7_fu_1503_p4;
wire   [63:0] zext_ln113_9_fu_1513_p1;
wire   [63:0] add_ln113_7_fu_1531_p2;
wire   [37:0] lshr_ln113_8_fu_1537_p4;
wire   [63:0] zext_ln113_10_fu_1547_p1;
wire   [63:0] add_ln113_8_fu_1561_p2;
wire   [24:0] add_ln120_1_fu_1576_p2;
wire   [24:0] add_ln61_4_fu_1487_p2;
wire   [25:0] trunc_ln113_12_fu_1521_p4;
wire   [25:0] trunc_ln113_11_fu_1517_p1;
wire   [24:0] trunc_ln113_14_fu_1551_p4;
wire   [43:0] mul_ln113_fu_733_p2;
wire   [25:0] trunc_ln113_16_fu_1601_p1;
wire   [25:0] add_ln113_9_fu_1605_p2;
wire   [43:0] zext_ln114_fu_1615_p1;
wire   [43:0] add_ln114_fu_1618_p2;
wire   [17:0] tmp_s_fu_1624_p4;
wire   [24:0] zext_ln114_3_fu_1638_p1;
wire   [24:0] add_ln114_1_fu_1642_p2;
wire   [25:0] zext_ln114_2_fu_1634_p1;
wire   [25:0] zext_ln115_fu_1652_p1;
wire   [25:0] add_ln115_fu_1655_p2;
wire   [26:0] zext_ln115_2_fu_1672_p1;
wire   [26:0] zext_ln115_1_fu_1669_p1;
reg   [41:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire   [63:0] mul157_fu_576_p00;
wire   [63:0] mul157_fu_576_p10;
wire   [63:0] mul211_fu_641_p00;
wire   [63:0] mul211_fu_641_p10;
wire   [63:0] mul246_fu_661_p00;
wire   [62:0] mul309814_fu_568_p10;
wire   [63:0] mul318_fu_686_p00;
wire   [63:0] mul318_fu_686_p10;
wire   [62:0] mul335712_fu_572_p10;
wire   [63:0] mul353_fu_701_p00;
wire   [63:0] mul369_fu_711_p10;
wire   [43:0] mul_ln113_fu_733_p00;
wire   [63:0] mul_ln60_1_fu_596_p10;
wire   [63:0] mul_ln60_3_fu_624_p10;
wire   [63:0] mul_ln60_fu_580_p10;
wire   [63:0] mul_ln61_fu_584_p00;
wire   [62:0] mul_ln62_1_fu_556_p00;
wire   [62:0] mul_ln62_1_fu_556_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_arg1_r_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
arg1_r_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arg1_r_address0),
    .ce0(arg1_r_ce0),
    .we0(arg1_r_we0),
    .d0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_d0),
    .q0(arg1_r_q0),
    .address1(arg1_r_address1),
    .ce1(arg1_r_ce1),
    .q1(arg1_r_q1)
);

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_1_address0),
    .ce0(arr_1_ce0),
    .we0(arr_1_we0),
    .d0(arr_1_d0),
    .q0(arr_1_q0),
    .address1(arr_1_address1),
    .ce1(arr_1_ce1),
    .we1(arr_1_we1),
    .d1(arr_1_d1),
    .q1(arr_1_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_d0),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln_reg_1762),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_ce0),
    .arg1_r_we0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_we0),
    .arg1_r_d0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_ready),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_ce0),
    .arg1_r_q0(arg1_r_q0),
    .arg1_r_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_address1),
    .arg1_r_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_ce1),
    .arg1_r_q1(arg1_r_q1),
    .conv17(mul16_reg_1789),
    .zext_ln30_1(mul16_reg_1789)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_ready),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arg1_r_ce0),
    .arg1_r_q0(arg1_r_q0),
    .zext_ln40(mul45_reg_1807)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_ready),
    .arr_1_load_1(reg_738),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_ce0),
    .arg1_r_q0(arg1_r_q0),
    .arg1_r_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_address1),
    .arg1_r_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_ce1),
    .arg1_r_q1(arg1_r_q1),
    .add8117_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_add8117_out),
    .add8117_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_add8117_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_ready),
    .arr_1_load_6(arr_1_load_4_reg_2136),
    .arr_load_6(arr_load_4_reg_2131),
    .arr_1_load_5(reg_738),
    .arr_load_5(reg_745),
    .arr_load_4(arr_load_2_reg_1955),
    .add_ln60_3(add_ln60_3_reg_2076),
    .mul211(mul211_reg_1981),
    .mul202(mul202_reg_1976),
    .mul237(mul237_reg_1996),
    .mul221(mul221_reg_1986),
    .mul229(mul229_reg_1991),
    .mul2(mul2_reg_2016),
    .mul246(mul246_reg_2001),
    .mul254(mul254_reg_2006),
    .mul262(mul262_reg_2011),
    .mul290(mul290_reg_2026),
    .mul3(mul3_reg_2021),
    .mul299(mul299_reg_2031),
    .mul318(mul318_reg_2041),
    .mul325(mul325_reg_2046),
    .mul5(mul5_reg_2051),
    .mul4(mul4_reg_2036),
    .mul344(mul344_reg_2056),
    .mul369(mul369_reg_2071),
    .mul353(mul353_reg_2061),
    .mul360(mul360_reg_2066),
    .add23937_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add23937_out),
    .add23937_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add23937_out_ap_vld),
    .add27433_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add27433_out),
    .add27433_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add27433_out_ap_vld),
    .add30129_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add30129_out),
    .add30129_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add30129_out_ap_vld),
    .add33725_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add33725_out),
    .add33725_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add33725_out_ap_vld),
    .add37121_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add37121_out),
    .add37121_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add37121_out_ap_vld),
    .add204_214_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add204_214_out),
    .add204_214_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add204_214_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln6_reg_1768),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U63(
    .din0(mul_ln62_1_fu_556_p0),
    .din1(mul_ln62_1_fu_556_p1),
    .dout(mul_ln62_1_fu_556_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U64(
    .din0(mul2721018_fu_560_p0),
    .din1(mul2721018_fu_560_p1),
    .dout(mul2721018_fu_560_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U65(
    .din0(mul282916_fu_564_p0),
    .din1(mul282916_fu_564_p1),
    .dout(mul282916_fu_564_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U66(
    .din0(mul309814_fu_568_p0),
    .din1(mul309814_fu_568_p1),
    .dout(mul309814_fu_568_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U67(
    .din0(mul335712_fu_572_p0),
    .din1(mul335712_fu_572_p1),
    .dout(mul335712_fu_572_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U68(
    .din0(mul157_fu_576_p0),
    .din1(mul157_fu_576_p1),
    .dout(mul157_fu_576_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U69(
    .din0(mul_ln60_fu_580_p0),
    .din1(mul_ln60_fu_580_p1),
    .dout(mul_ln60_fu_580_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U70(
    .din0(mul_ln61_fu_584_p0),
    .din1(mul_ln61_fu_584_p1),
    .dout(mul_ln61_fu_584_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U71(
    .din0(mul_ln62_fu_588_p0),
    .din1(mul_ln62_fu_588_p1),
    .dout(mul_ln62_fu_588_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U72(
    .din0(mul_ln64_fu_592_p0),
    .din1(mul_ln64_fu_592_p1),
    .dout(mul_ln64_fu_592_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U73(
    .din0(mul_ln60_1_fu_596_p0),
    .din1(mul_ln60_1_fu_596_p1),
    .dout(mul_ln60_1_fu_596_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U74(
    .din0(mul_ln61_1_fu_600_p0),
    .din1(mul_ln61_1_fu_600_p1),
    .dout(mul_ln61_1_fu_600_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U75(
    .din0(mul_ln64_1_fu_604_p0),
    .din1(mul_ln64_1_fu_604_p1),
    .dout(mul_ln64_1_fu_604_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U76(
    .din0(mul_ln60_2_fu_608_p0),
    .din1(mul_ln60_2_fu_608_p1),
    .dout(mul_ln60_2_fu_608_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U77(
    .din0(mul_ln61_2_fu_612_p0),
    .din1(mul_ln61_2_fu_612_p1),
    .dout(mul_ln61_2_fu_612_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U78(
    .din0(mul_ln62_2_fu_616_p0),
    .din1(mul_ln62_2_fu_616_p1),
    .dout(mul_ln62_2_fu_616_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln64_2_fu_620_p0),
    .din1(mul_ln64_2_fu_620_p1),
    .dout(mul_ln64_2_fu_620_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(mul_ln60_3_fu_624_p0),
    .din1(mul_ln60_3_fu_624_p1),
    .dout(mul_ln60_3_fu_624_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(mul_ln61_3_fu_628_p0),
    .din1(mul_ln61_3_fu_628_p1),
    .dout(mul_ln61_3_fu_628_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(mul_ln62_3_fu_632_p0),
    .din1(mul_ln62_3_fu_632_p1),
    .dout(mul_ln62_3_fu_632_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(mul202_fu_636_p0),
    .din1(mul202_fu_636_p1),
    .dout(mul202_fu_636_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(mul211_fu_641_p0),
    .din1(mul211_fu_641_p1),
    .dout(mul211_fu_641_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(mul221_fu_646_p0),
    .din1(mul221_fu_646_p1),
    .dout(mul221_fu_646_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul229_fu_651_p0),
    .din1(mul229_fu_651_p1),
    .dout(mul229_fu_651_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(mul237_fu_656_p0),
    .din1(mul237_fu_656_p1),
    .dout(mul237_fu_656_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(mul246_fu_661_p0),
    .din1(mul246_fu_661_p1),
    .dout(mul246_fu_661_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(mul254_fu_666_p0),
    .din1(mul254_fu_666_p1),
    .dout(mul254_fu_666_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(mul262_fu_671_p0),
    .din1(mul262_fu_671_p1),
    .dout(mul262_fu_671_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(mul290_fu_676_p0),
    .din1(mul290_fu_676_p1),
    .dout(mul290_fu_676_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(mul299_fu_681_p0),
    .din1(mul299_fu_681_p1),
    .dout(mul299_fu_681_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(mul318_fu_686_p0),
    .din1(mul318_fu_686_p1),
    .dout(mul318_fu_686_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U94(
    .din0(mul325_fu_691_p0),
    .din1(mul325_fu_691_p1),
    .dout(mul325_fu_691_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U95(
    .din0(mul344_fu_696_p0),
    .din1(mul344_fu_696_p1),
    .dout(mul344_fu_696_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U96(
    .din0(mul353_fu_701_p0),
    .din1(mul353_fu_701_p1),
    .dout(mul353_fu_701_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U97(
    .din0(mul360_fu_706_p0),
    .din1(mul360_fu_706_p1),
    .dout(mul360_fu_706_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U98(
    .din0(mul369_fu_711_p0),
    .din1(mul369_fu_711_p1),
    .dout(mul369_fu_711_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U99(
    .din0(grp_fu_716_p0),
    .din1(grp_fu_716_p1),
    .dout(grp_fu_716_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U100(
    .din0(arg1_r_load_5_reg_1858),
    .din1(mul244_fu_723_p1),
    .dout(mul244_fu_723_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U101(
    .din0(arg1_r_load_6_reg_1865),
    .din1(mul316_fu_728_p1),
    .dout(mul316_fu_728_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U102(
    .din0(mul_ln113_fu_733_p0),
    .din1(mul_ln113_fu_733_p1),
    .dout(mul_ln113_fu_733_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state36)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        reg_738 <= arr_1_q1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        reg_738 <= arr_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        add_ln114_2_reg_2202 <= add_ln114_2_fu_1442_p2;
        add_ln115_2_reg_2208 <= add_ln115_2_fu_1448_p2;
        add_ln116_reg_2213 <= add_ln116_fu_1454_p2;
        add_ln117_reg_2218 <= add_ln117_fu_1460_p2;
        add_ln118_reg_2223 <= add_ln118_fu_1471_p2;
        add_ln119_reg_2228 <= add_ln119_fu_1481_p2;
        lshr_ln113_6_reg_2187 <= {{add_ln113_5_fu_1413_p2[63:26]}};
        trunc_ln113_10_reg_2192 <= {{add_ln113_5_fu_1413_p2[50:26]}};
        trunc_ln113_13_reg_2197 <= trunc_ln113_13_fu_1438_p1;
        trunc_ln113_reg_2181 <= trunc_ln113_fu_1220_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln120_reg_2238 <= add_ln120_fu_1580_p2;
        add_ln121_reg_2243 <= add_ln121_fu_1586_p2;
        add_ln122_reg_2248 <= add_ln122_fu_1592_p2;
        trunc_ln113_15_reg_2233 <= {{add_ln113_8_fu_1561_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln60_3_reg_2076 <= add_ln60_3_fu_1086_p2;
        add_ln61_1_reg_2086 <= add_ln61_1_fu_1099_p2;
        add_ln61_reg_2081 <= add_ln61_fu_1093_p2;
        add_ln62_4_reg_2106 <= add_ln62_4_fu_1125_p2;
        add_ln62_reg_2101 <= add_ln62_fu_1113_p2;
        add_ln64_1_reg_2121 <= add_ln64_1_fu_1145_p2;
        arr_1_load_4_reg_2136 <= arr_1_q0;
        arr_load_4_reg_2131 <= arr_q0;
        mul202_reg_1976 <= mul202_fu_636_p2;
        mul211_reg_1981 <= mul211_fu_641_p2;
        mul221_reg_1986 <= mul221_fu_646_p2;
        mul229_reg_1991 <= mul229_fu_651_p2;
        mul237_reg_1996 <= mul237_fu_656_p2;
        mul246_reg_2001 <= mul246_fu_661_p2;
        mul254_reg_2006 <= mul254_fu_666_p2;
        mul262_reg_2011 <= mul262_fu_671_p2;
        mul290_reg_2026 <= mul290_fu_676_p2;
        mul299_reg_2031 <= mul299_fu_681_p2;
        mul2_reg_2016[63 : 1] <= mul2_fu_999_p3[63 : 1];
        mul318_reg_2041 <= mul318_fu_686_p2;
        mul325_reg_2046 <= mul325_fu_691_p2;
        mul344_reg_2056 <= mul344_fu_696_p2;
        mul353_reg_2061 <= mul353_fu_701_p2;
        mul360_reg_2066 <= mul360_fu_706_p2;
        mul369_reg_2071 <= mul369_fu_711_p2;
        mul3_reg_2021[63 : 1] <= mul3_fu_1013_p3[63 : 1];
        mul4_reg_2036[63 : 1] <= mul4_fu_1026_p3[63 : 1];
        mul5_reg_2051[63 : 1] <= mul5_fu_1044_p3[63 : 1];
        trunc_ln61_1_reg_2096 <= trunc_ln61_1_fu_1109_p1;
        trunc_ln61_reg_2091 <= trunc_ln61_fu_1105_p1;
        trunc_ln62_1_reg_2116 <= trunc_ln62_1_fu_1135_p1;
        trunc_ln62_reg_2111 <= trunc_ln62_fu_1131_p1;
        trunc_ln64_1_reg_2126 <= trunc_ln64_1_fu_1151_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln61_3_reg_2146 <= add_ln61_3_fu_1163_p2;
        add_ln62_3_reg_2157 <= add_ln62_3_fu_1177_p2;
        add_ln64_2_reg_2167 <= add_ln64_2_fu_1188_p2;
        trunc_ln61_2_reg_2141 <= trunc_ln61_2_fu_1159_p1;
        trunc_ln62_2_reg_2152 <= trunc_ln62_2_fu_1173_p1;
        trunc_ln64_reg_2162 <= trunc_ln64_fu_1184_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        arg1_r_load_2_reg_1801 <= arg1_r_q0;
        mul45_reg_1807 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        arg1_r_load_3_reg_1829 <= arg1_r_q1;
        arg1_r_load_4_reg_1834 <= arg1_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        arg1_r_load_5_reg_1858 <= arg1_r_q0;
        arg1_r_load_6_reg_1865 <= arg1_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arg1_r_load_7_reg_1890 <= arg1_r_q0;
        arg1_r_load_8_reg_1897 <= arg1_r_q1;
        arr_load_2_reg_1955 <= arr_q0;
        mul219_reg_1914 <= grp_fu_716_p2;
        mul244_reg_1926 <= mul244_fu_723_p2;
        mul316_reg_1950 <= mul316_fu_728_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        arg1_r_load_reg_1784 <= arg1_r_q0;
        mul16_reg_1789 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27))) begin
        reg_745 <= arr_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        tmp_reg_2253 <= add_ln115_fu_1655_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln6_reg_1768 <= {{out1[63:2]}};
        trunc_ln_reg_1762 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arg1_r_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arg1_r_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arg1_r_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arg1_r_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arg1_r_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arg1_r_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arg1_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_address0;
    end else begin
        arg1_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arg1_r_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arg1_r_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arg1_r_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arg1_r_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arg1_r_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_address1;
    end else begin
        arg1_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state26))) begin
        arg1_r_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arg1_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_ce0;
    end else begin
        arg1_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state26))) begin
        arg1_r_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arg1_r_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_arg1_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arg1_r_ce1;
    end else begin
        arg1_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_we0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_arg1_r_we0;
    end else begin
        arg1_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        arr_1_address0 = arr_1_addr_reg_1960;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        arr_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_1_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_address0;
    end else begin
        arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        arr_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        arr_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_1_address1 = arr_1_addr_2_reg_1971;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_address1;
    end else begin
        arr_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27))) begin
        arr_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_ce0;
    end else begin
        arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28)))) begin
        arr_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_ce1;
    end else begin
        arr_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        arr_1_d0 = add_ln61_3_reg_2146;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add30129_out;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_d0;
    end else begin
        arr_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        arr_1_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add23937_out;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        arr_1_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_add8117_out;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_1_d1 = add_ln64_2_fu_1188_p2;
    end else begin
        arr_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        arr_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_1_we0;
    end else begin
        arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28)))) begin
        arr_1_we1 = 1'b1;
    end else begin
        arr_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        arr_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        arr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        arr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        arr_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28)))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add204_214_out;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add33725_out;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add27433_out;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add37121_out;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_d1 = add_ln62_3_fu_1177_p2;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_469_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28)))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_716_p0 = arg1_r_load_4_reg_1834;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_716_p0 = arg1_r_q0;
    end else begin
        grp_fu_716_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_716_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_716_p1 = 32'd38;
    end else begin
        grp_fu_716_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_770_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        mem_AWADDR = sext_ln126_fu_1710_p1;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        out1_w_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_address1 = 64'd0;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        out1_w_d0 = zext_ln122_fu_1706_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out1_w_d0 = zext_ln120_fu_1698_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        out1_w_d0 = zext_ln118_fu_1690_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_d0 = zext_ln116_fu_1682_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_d0 = zext_ln114_1_fu_1647_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        out1_w_d1 = zext_ln121_fu_1702_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out1_w_d1 = zext_ln119_fu_1694_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        out1_w_d1 = zext_ln117_fu_1686_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_d1 = add_ln115_1_fu_1675_p2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_d1 = zext_ln113_1_fu_1610_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_1_fu_1286_p2 = (zext_ln113_3_fu_1268_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add27433_out);

assign add_ln113_2_fu_1320_p2 = (zext_ln113_4_fu_1302_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add23937_out);

assign add_ln113_3_fu_1354_p2 = (zext_ln113_5_fu_1336_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add37121_out);

assign add_ln113_4_fu_1384_p2 = (zext_ln113_6_fu_1370_p1 + add_ln64_2_reg_2167);

assign add_ln113_5_fu_1413_p2 = (zext_ln113_7_fu_1399_p1 + add_ln62_3_reg_2157);

assign add_ln113_6_fu_1498_p2 = (zext_ln113_8_fu_1495_p1 + add_ln61_3_reg_2146);

assign add_ln113_7_fu_1531_p2 = (zext_ln113_9_fu_1513_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add204_214_out);

assign add_ln113_8_fu_1561_p2 = (zext_ln113_10_fu_1547_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_add8117_out);

assign add_ln113_9_fu_1605_p2 = (trunc_ln113_16_fu_1601_p1 + trunc_ln113_reg_2181);

assign add_ln113_fu_1252_p2 = (zext_ln113_2_fu_1234_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add30129_out);

assign add_ln114_1_fu_1642_p2 = (zext_ln114_3_fu_1638_p1 + add_ln114_2_reg_2202);

assign add_ln114_2_fu_1442_p2 = (trunc_ln113_3_fu_1242_p4 + trunc_ln113_1_fu_1238_p1);

assign add_ln114_fu_1618_p2 = (mul_ln113_fu_733_p2 + zext_ln114_fu_1615_p1);

assign add_ln115_1_fu_1675_p2 = (zext_ln115_2_fu_1672_p1 + zext_ln115_1_fu_1669_p1);

assign add_ln115_2_fu_1448_p2 = (trunc_ln113_5_fu_1276_p4 + trunc_ln113_2_fu_1272_p1);

assign add_ln115_fu_1655_p2 = (zext_ln114_2_fu_1634_p1 + zext_ln115_fu_1652_p1);

assign add_ln116_fu_1454_p2 = (trunc_ln113_7_fu_1310_p4 + trunc_ln113_4_fu_1306_p1);

assign add_ln117_fu_1460_p2 = (trunc_ln113_9_fu_1344_p4 + trunc_ln113_6_fu_1340_p1);

assign add_ln118_1_fu_1466_p2 = (trunc_ln64_reg_2162 + trunc_ln113_s_fu_1374_p4);

assign add_ln118_fu_1471_p2 = (add_ln118_1_fu_1466_p2 + trunc_ln64_1_reg_2126);

assign add_ln119_1_fu_1476_p2 = (trunc_ln62_2_reg_2152 + trunc_ln113_8_fu_1403_p4);

assign add_ln119_fu_1481_p2 = (add_ln119_1_fu_1476_p2 + add_ln62_5_fu_1198_p2);

assign add_ln120_1_fu_1576_p2 = (trunc_ln61_2_reg_2141 + trunc_ln113_10_reg_2192);

assign add_ln120_fu_1580_p2 = (add_ln120_1_fu_1576_p2 + add_ln61_4_fu_1487_p2);

assign add_ln121_fu_1586_p2 = (trunc_ln113_12_fu_1521_p4 + trunc_ln113_11_fu_1517_p1);

assign add_ln122_fu_1592_p2 = (trunc_ln113_14_fu_1551_p4 + trunc_ln113_13_reg_2197);

assign add_ln60_1_fu_1074_p2 = (mul_ln60_2_fu_608_p2 + mul_ln60_3_fu_624_p2);

assign add_ln60_2_fu_1080_p2 = (add_ln60_1_fu_1074_p2 + mul_ln60_fu_580_p2);

assign add_ln60_3_fu_1086_p2 = (add_ln60_2_fu_1080_p2 + add_ln60_fu_1068_p2);

assign add_ln60_fu_1068_p2 = (reg_745 + mul_ln60_1_fu_596_p2);

assign add_ln61_1_fu_1099_p2 = (mul_ln61_1_fu_600_p2 + mul_ln61_3_fu_628_p2);

assign add_ln61_2_fu_1155_p2 = (add_ln61_1_reg_2086 + add_ln61_reg_2081);

assign add_ln61_3_fu_1163_p2 = (arr_1_q0 + add_ln61_2_fu_1155_p2);

assign add_ln61_4_fu_1487_p2 = (trunc_ln61_1_reg_2096 + trunc_ln61_reg_2091);

assign add_ln61_fu_1093_p2 = (mul_ln61_fu_584_p2 + mul_ln61_2_fu_612_p2);

assign add_ln62_1_fu_1119_p2 = (mul_ln62_fu_588_p2 + mul_ln62_3_fu_632_p2);

assign add_ln62_2_fu_1169_p2 = (add_ln62_4_reg_2106 + add_ln62_reg_2101);

assign add_ln62_3_fu_1177_p2 = (arr_q0 + add_ln62_2_fu_1169_p2);

assign add_ln62_4_fu_1125_p2 = (add_ln62_1_fu_1119_p2 + mul157_fu_576_p2);

assign add_ln62_5_fu_1198_p2 = (trunc_ln62_1_reg_2116 + trunc_ln62_reg_2111);

assign add_ln62_fu_1113_p2 = (shl_ln62_1_fu_876_p3 + mul_ln62_2_fu_616_p2);

assign add_ln64_1_fu_1145_p2 = (add_ln64_fu_1139_p2 + mul_ln64_1_fu_604_p2);

assign add_ln64_2_fu_1188_p2 = (arr_1_q1 + add_ln64_1_reg_2121);

assign add_ln64_fu_1139_p2 = (mul_ln64_fu_592_p2 + mul_ln64_2_fu_620_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arg1_r_load_8_cast_fu_994_p1 = $unsigned(arg1_r_load_6_reg_1865);

assign arr_1_addr_2_reg_1971 = 64'd1;

assign arr_1_addr_reg_1960 = 64'd0;

assign conv199_fu_937_p1 = arg1_r_load_8_reg_1897;

assign conv216_fu_947_p1 = $unsigned(arg1_r_load_5_reg_1858);

assign conv220_fu_952_p1 = mul219_reg_1914;

assign conv236_fu_964_p1 = empty_27_fu_958_p2;

assign conv261_fu_979_p1 = empty_28_fu_974_p2;

assign empty_27_fu_958_p2 = arg1_r_q0 << 32'd1;

assign empty_28_fu_974_p2 = arg1_r_load_7_reg_1890 << 32'd1;

assign empty_29_fu_1053_p2 = arg1_r_q1 << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_469_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_475_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_548_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_483_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_492_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_ap_start_reg;

assign lshr_ln113_1_fu_1258_p4 = {{add_ln113_fu_1252_p2[63:25]}};

assign lshr_ln113_2_fu_1292_p4 = {{add_ln113_1_fu_1286_p2[63:26]}};

assign lshr_ln113_3_fu_1326_p4 = {{add_ln113_2_fu_1320_p2[63:25]}};

assign lshr_ln113_4_fu_1360_p4 = {{add_ln113_3_fu_1354_p2[63:26]}};

assign lshr_ln113_5_fu_1389_p4 = {{add_ln113_4_fu_1384_p2[63:25]}};

assign lshr_ln113_7_fu_1503_p4 = {{add_ln113_6_fu_1498_p2[63:25]}};

assign lshr_ln113_8_fu_1537_p4 = {{add_ln113_7_fu_1531_p2[63:26]}};

assign lshr_ln1_fu_1224_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add33725_out[63:26]}};

assign mul157_fu_576_p0 = mul157_fu_576_p00;

assign mul157_fu_576_p00 = mul45_reg_1807;

assign mul157_fu_576_p1 = mul157_fu_576_p10;

assign mul157_fu_576_p10 = $unsigned(arg1_r_load_2_reg_1801);

assign mul202_fu_636_p0 = conv199_fu_937_p1;

assign mul202_fu_636_p1 = conv199_fu_937_p1;

assign mul211_fu_641_p0 = mul211_fu_641_p00;

assign mul211_fu_641_p00 = mul16_reg_1789;

assign mul211_fu_641_p1 = mul211_fu_641_p10;

assign mul211_fu_641_p10 = $unsigned(arg1_r_load_reg_1784);

assign mul219_cast_fu_989_p1 = mul219_reg_1914;

assign mul221_fu_646_p0 = conv216_fu_947_p1;

assign mul221_fu_646_p1 = conv220_fu_952_p1;

assign mul229_fu_651_p0 = zext_ln64_2_fu_913_p1;

assign mul229_fu_651_p1 = zext_ln60_fu_792_p1;

assign mul237_fu_656_p0 = conv236_fu_964_p1;

assign mul237_fu_656_p1 = zext_ln60_2_fu_848_p1;

assign mul244_cast_fu_1008_p1 = mul244_reg_1926;

assign mul244_fu_723_p1 = 32'd19;

assign mul246_fu_661_p0 = mul246_fu_661_p00;

assign mul246_fu_661_p00 = mul244_reg_1926;

assign mul246_fu_661_p1 = conv216_fu_947_p1;

assign mul254_fu_666_p0 = conv236_fu_964_p1;

assign mul254_fu_666_p1 = zext_ln60_fu_792_p1;

assign mul262_fu_671_p0 = conv261_fu_979_p1;

assign mul262_fu_671_p1 = zext_ln60_2_fu_848_p1;

assign mul2721018_fu_560_p0 = mul219_cast_fu_989_p1;

assign mul2721018_fu_560_p1 = arg1_r_load_8_cast_fu_994_p1;

assign mul282916_fu_564_p0 = mul244_cast_fu_1008_p1;

assign mul282916_fu_564_p1 = arg1_r_load_8_cast_fu_994_p1;

assign mul290_fu_676_p0 = conv261_fu_979_p1;

assign mul290_fu_676_p1 = zext_ln60_fu_792_p1;

assign mul299_fu_681_p0 = conv199_fu_937_p1;

assign mul299_fu_681_p1 = conv220_fu_952_p1;

assign mul2_fu_999_p3 = {{mul2721018_fu_560_p2}, {1'd0}};

assign mul309814_fu_568_p0 = mul244_cast_fu_1008_p1;

assign mul309814_fu_568_p1 = mul309814_fu_568_p10;

assign mul309814_fu_568_p10 = arg1_r_load_8_reg_1897;

assign mul316_fu_728_p1 = 32'd38;

assign mul318_fu_686_p0 = mul318_fu_686_p00;

assign mul318_fu_686_p00 = mul316_reg_1950;

assign mul318_fu_686_p1 = mul318_fu_686_p10;

assign mul318_fu_686_p10 = $unsigned(arg1_r_load_6_reg_1865);

assign mul325_fu_691_p0 = zext_ln60_fu_792_p1;

assign mul325_fu_691_p1 = zext_ln60_fu_792_p1;

assign mul335712_fu_572_p0 = mul219_cast_fu_989_p1;

assign mul335712_fu_572_p1 = mul335712_fu_572_p10;

assign mul335712_fu_572_p10 = arg1_r_q1;

assign mul344_fu_696_p0 = zext_ln64_1_fu_889_p1;

assign mul344_fu_696_p1 = zext_ln60_fu_792_p1;

assign mul353_fu_701_p0 = mul353_fu_701_p00;

assign mul353_fu_701_p00 = empty_29_fu_1053_p2;

assign mul353_fu_701_p1 = zext_ln60_2_fu_848_p1;

assign mul360_fu_706_p0 = zext_ln60_4_fu_897_p1;

assign mul360_fu_706_p1 = zext_ln60_4_fu_897_p1;

assign mul369_fu_711_p0 = conv220_fu_952_p1;

assign mul369_fu_711_p1 = mul369_fu_711_p10;

assign mul369_fu_711_p10 = $unsigned(arg1_r_load_4_reg_1834);

assign mul3_fu_1013_p3 = {{mul282916_fu_564_p2}, {1'd0}};

assign mul4_fu_1026_p3 = {{mul309814_fu_568_p2}, {1'd0}};

assign mul5_fu_1044_p3 = {{mul335712_fu_572_p2}, {1'd0}};

assign mul_ln113_fu_733_p0 = mul_ln113_fu_733_p00;

assign mul_ln113_fu_733_p00 = trunc_ln113_15_reg_2233;

assign mul_ln113_fu_733_p1 = 44'd19;

assign mul_ln60_1_fu_596_p0 = zext_ln60_2_fu_848_p1;

assign mul_ln60_1_fu_596_p1 = mul_ln60_1_fu_596_p10;

assign mul_ln60_1_fu_596_p10 = shl_ln60_1_fu_857_p2;

assign mul_ln60_2_fu_608_p0 = zext_ln60_4_fu_897_p1;

assign mul_ln60_2_fu_608_p1 = zext_ln62_fu_830_p1;

assign mul_ln60_3_fu_624_p0 = zext_ln60_5_fu_920_p1;

assign mul_ln60_3_fu_624_p1 = mul_ln60_3_fu_624_p10;

assign mul_ln60_3_fu_624_p10 = shl_ln60_2_fu_927_p2;

assign mul_ln60_fu_580_p0 = zext_ln60_fu_792_p1;

assign mul_ln60_fu_580_p1 = mul_ln60_fu_580_p10;

assign mul_ln60_fu_580_p10 = shl_ln60_fu_805_p2;

assign mul_ln61_1_fu_600_p0 = zext_ln60_2_fu_848_p1;

assign mul_ln61_1_fu_600_p1 = zext_ln62_fu_830_p1;

assign mul_ln61_2_fu_612_p0 = zext_ln60_4_fu_897_p1;

assign mul_ln61_2_fu_612_p1 = zext_ln64_fu_842_p1;

assign mul_ln61_3_fu_628_p0 = zext_ln60_5_fu_920_p1;

assign mul_ln61_3_fu_628_p1 = zext_ln64_1_fu_889_p1;

assign mul_ln61_fu_584_p0 = mul_ln61_fu_584_p00;

assign mul_ln61_fu_584_p00 = shl_ln61_fu_815_p2;

assign mul_ln61_fu_584_p1 = zext_ln60_fu_792_p1;

assign mul_ln62_1_fu_556_p0 = mul_ln62_1_fu_556_p00;

assign mul_ln62_1_fu_556_p00 = shl_ln64_fu_837_p2;

assign mul_ln62_1_fu_556_p1 = mul_ln62_1_fu_556_p10;

assign mul_ln62_1_fu_556_p10 = arg1_r_load_7_reg_1890;

assign mul_ln62_2_fu_616_p0 = zext_ln60_4_fu_897_p1;

assign mul_ln62_2_fu_616_p1 = zext_ln64_1_fu_889_p1;

assign mul_ln62_3_fu_632_p0 = zext_ln64_2_fu_913_p1;

assign mul_ln62_3_fu_632_p1 = zext_ln60_5_fu_920_p1;

assign mul_ln62_fu_588_p0 = zext_ln62_fu_830_p1;

assign mul_ln62_fu_588_p1 = zext_ln60_fu_792_p1;

assign mul_ln64_1_fu_604_p0 = zext_ln64_1_fu_889_p1;

assign mul_ln64_1_fu_604_p1 = zext_ln60_2_fu_848_p1;

assign mul_ln64_2_fu_620_p0 = zext_ln64_2_fu_913_p1;

assign mul_ln64_2_fu_620_p1 = zext_ln60_4_fu_897_p1;

assign mul_ln64_fu_592_p0 = zext_ln64_fu_842_p1;

assign mul_ln64_fu_592_p1 = zext_ln60_fu_792_p1;

assign sext_ln126_fu_1710_p1 = $signed(trunc_ln6_reg_1768);

assign sext_ln17_fu_770_p1 = $signed(trunc_ln_reg_1762);

assign shl_ln60_1_fu_857_p2 = arg1_r_load_4_reg_1834 << 32'd2;

assign shl_ln60_2_fu_927_p2 = arg1_r_load_6_reg_1865 << 32'd2;

assign shl_ln60_fu_805_p2 = arg1_r_load_2_reg_1801 << 32'd1;

assign shl_ln61_fu_815_p2 = arg1_r_load_4_reg_1834 << 32'd1;

assign shl_ln62_1_fu_876_p3 = {{mul_ln62_1_fu_556_p2}, {1'd0}};

assign shl_ln62_fu_825_p2 = arg1_r_load_5_reg_1858 << 32'd1;

assign shl_ln64_1_fu_884_p2 = arg1_r_load_8_reg_1897 << 32'd1;

assign shl_ln64_2_fu_907_p2 = arg1_r_q1 << 32'd1;

assign shl_ln64_fu_837_p2 = arg1_r_load_6_reg_1865 << 32'd1;

assign tmp_s_fu_1624_p4 = {{add_ln114_fu_1618_p2[43:26]}};

assign trunc_ln113_11_fu_1517_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add204_214_out[25:0];

assign trunc_ln113_12_fu_1521_p4 = {{add_ln113_6_fu_1498_p2[50:25]}};

assign trunc_ln113_13_fu_1438_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_500_add8117_out[24:0];

assign trunc_ln113_14_fu_1551_p4 = {{add_ln113_7_fu_1531_p2[50:26]}};

assign trunc_ln113_16_fu_1601_p1 = mul_ln113_fu_733_p2[25:0];

assign trunc_ln113_1_fu_1238_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add30129_out[24:0];

assign trunc_ln113_2_fu_1272_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add27433_out[25:0];

assign trunc_ln113_3_fu_1242_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add33725_out[50:26]}};

assign trunc_ln113_4_fu_1306_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add23937_out[24:0];

assign trunc_ln113_5_fu_1276_p4 = {{add_ln113_fu_1252_p2[50:25]}};

assign trunc_ln113_6_fu_1340_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add37121_out[25:0];

assign trunc_ln113_7_fu_1310_p4 = {{add_ln113_1_fu_1286_p2[50:26]}};

assign trunc_ln113_8_fu_1403_p4 = {{add_ln113_4_fu_1384_p2[50:25]}};

assign trunc_ln113_9_fu_1344_p4 = {{add_ln113_2_fu_1320_p2[50:25]}};

assign trunc_ln113_fu_1220_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_508_add33725_out[25:0];

assign trunc_ln113_s_fu_1374_p4 = {{add_ln113_3_fu_1354_p2[50:26]}};

assign trunc_ln61_1_fu_1109_p1 = add_ln61_1_fu_1099_p2[24:0];

assign trunc_ln61_2_fu_1159_p1 = arr_1_q0[24:0];

assign trunc_ln61_fu_1105_p1 = add_ln61_fu_1093_p2[24:0];

assign trunc_ln62_1_fu_1135_p1 = add_ln62_4_fu_1125_p2[25:0];

assign trunc_ln62_2_fu_1173_p1 = arr_q0[25:0];

assign trunc_ln62_fu_1131_p1 = add_ln62_fu_1113_p2[25:0];

assign trunc_ln64_1_fu_1151_p1 = add_ln64_1_fu_1145_p2[24:0];

assign trunc_ln64_fu_1184_p1 = arr_1_q1[24:0];

assign zext_ln113_10_fu_1547_p1 = lshr_ln113_8_fu_1537_p4;

assign zext_ln113_1_fu_1610_p1 = add_ln113_9_fu_1605_p2;

assign zext_ln113_2_fu_1234_p1 = lshr_ln1_fu_1224_p4;

assign zext_ln113_3_fu_1268_p1 = lshr_ln113_1_fu_1258_p4;

assign zext_ln113_4_fu_1302_p1 = lshr_ln113_2_fu_1292_p4;

assign zext_ln113_5_fu_1336_p1 = lshr_ln113_3_fu_1326_p4;

assign zext_ln113_6_fu_1370_p1 = lshr_ln113_4_fu_1360_p4;

assign zext_ln113_7_fu_1399_p1 = lshr_ln113_5_fu_1389_p4;

assign zext_ln113_8_fu_1495_p1 = lshr_ln113_6_reg_2187;

assign zext_ln113_9_fu_1513_p1 = lshr_ln113_7_fu_1503_p4;

assign zext_ln114_1_fu_1647_p1 = add_ln114_1_fu_1642_p2;

assign zext_ln114_2_fu_1634_p1 = tmp_s_fu_1624_p4;

assign zext_ln114_3_fu_1638_p1 = tmp_s_fu_1624_p4;

assign zext_ln114_fu_1615_p1 = trunc_ln113_reg_2181;

assign zext_ln115_1_fu_1669_p1 = tmp_reg_2253;

assign zext_ln115_2_fu_1672_p1 = add_ln115_2_reg_2208;

assign zext_ln115_fu_1652_p1 = add_ln114_2_reg_2202;

assign zext_ln116_fu_1682_p1 = add_ln116_reg_2213;

assign zext_ln117_fu_1686_p1 = add_ln117_reg_2218;

assign zext_ln118_fu_1690_p1 = add_ln118_reg_2223;

assign zext_ln119_fu_1694_p1 = add_ln119_reg_2228;

assign zext_ln120_fu_1698_p1 = add_ln120_reg_2238;

assign zext_ln121_fu_1702_p1 = add_ln121_reg_2243;

assign zext_ln122_fu_1706_p1 = add_ln122_reg_2248;

assign zext_ln60_2_fu_848_p1 = arg1_r_load_7_reg_1890;

assign zext_ln60_4_fu_897_p1 = arg1_r_q0;

assign zext_ln60_5_fu_920_p1 = arg1_r_q1;

assign zext_ln60_fu_792_p1 = arg1_r_load_3_reg_1829;

assign zext_ln62_fu_830_p1 = shl_ln62_fu_825_p2;

assign zext_ln64_1_fu_889_p1 = shl_ln64_1_fu_884_p2;

assign zext_ln64_2_fu_913_p1 = shl_ln64_2_fu_907_p2;

assign zext_ln64_fu_842_p1 = shl_ln64_fu_837_p2;

always @ (posedge ap_clk) begin
    mul2_reg_2016[0] <= 1'b0;
    mul3_reg_2021[0] <= 1'b0;
    mul4_reg_2036[0] <= 1'b0;
    mul5_reg_2051[0] <= 1'b0;
end

endmodule //fiat_25519_carry_square
