{"Source Block": ["oh/common/hdl/oh_iddr.v@30:42@HdlStmProcess", "   reg [DW-1:0]     q1_sl;\n   reg [DW-1:0]     q2_sh;\n   reg [DW-1:0]     q2_sl;\n   \n   // sample on rising edge\n   always @ (posedge clk)\n     if(ce)\n       q1_sl[DW-1:0] <= #0.2  din[DW-1:0];\n   \n   // sampling on falling edge\n   always @ (negedge clk)\n     if(ce)\n       q2_sh[DW-1:0] <= #0.2  din[DW-1:0];\n"], "Clone Blocks": [["oh/common/hdl/oh_iddr.v@27:37", "   output [DW-1:0]  q2;     // iddr falling edge sampled data\n   \n   //regs(\"sl\"=stable low, \"sh\"=stable high)\n   reg [DW-1:0]     q1_sl;\n   reg [DW-1:0]     q2_sh;\n   reg [DW-1:0]     q2_sl;\n   \n   // sample on rising edge\n   always @ (posedge clk)\n     if(ce)\n       q1_sl[DW-1:0] <= #0.2  din[DW-1:0];\n"], ["oh/common/hdl/oh_oddr.v@25:35", "   output [DW-1:0] out;   // ddr output\n\n   //regs(\"sl\"=stable low, \"sh\"=stable high)\n   reg [DW-1:0]    q1_sl;   \n   reg [DW-1:0]    q2_sl;\n   reg [DW-1:0]    q2_sh;\n      \n   //Generate different logic based on parameters\n   always @ (posedge clk)\n     begin\n\tq1_sl[DW-1:0] <= #(0.1) din1[DW-1:0];\n"], ["oh/common/hdl/oh_iddr.v@40:52", "   always @ (negedge clk)\n     if(ce)\n       q2_sh[DW-1:0] <= #0.2  din[DW-1:0];\n              \n   // same phase sampling the negedge\n   always @ (posedge clk)\n     if(ce)\n       q2_sl[DW-1:0] <= #0.2 q2_sh[DW-1:0];\n\n   // driving vectors\n   assign q1[DW-1:0] = q1_sl[DW-1:0];   \n   assign q2[DW-1:0] = q2_sl[DW-1:0];\n            \n"], ["oh/common/hdl/oh_iddr.v@35:47", "   always @ (posedge clk)\n     if(ce)\n       q1_sl[DW-1:0] <= #0.2  din[DW-1:0];\n   \n   // sampling on falling edge\n   always @ (negedge clk)\n     if(ce)\n       q2_sh[DW-1:0] <= #0.2  din[DW-1:0];\n              \n   // same phase sampling the negedge\n   always @ (posedge clk)\n     if(ce)\n       q2_sl[DW-1:0] <= #0.2 q2_sh[DW-1:0];\n"]], "Diff Content": {"Delete": [[37, "       q1_sl[DW-1:0] <= #0.2  din[DW-1:0];\n"]], "Add": [[37, "       q1_sl[DW-1:0] <= din[DW-1:0];\n"]]}}