======================================================================
                    Starting Verilog Testbench                        
======================================================================
PASS: Zero shift
PASS: Shift by 1
PASS: Shift by 3 with alternating fill
PASS: Maximum valid shift (4)
PASS: Minimum invalid shift (5)
PASS: Invalid shift (6)
PASS: Maximum invalid shift (7)
PASS: All 1s input, shift by 2
FAIL: All 0s input, shift by 4 - 'out' data mismatch.
  => Inputs: in=0x0000000000000, shift=4, fill=0x11
  => Expected: out=0x2318c40000000
  =>   Actual: out=0x2318c40000800

--- Starting Randomized Tests ---
PASS: Random test (shift=4)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x0566306b97b0d, shift=2, fill=0x0d
  => Expected: out=0x1ad1598c1ae5e
  =>   Actual: out=0x1ad1598e1ae5e
PASS: Random test (shift=0)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x3cd0d3b23f176, shift=1, fill=0x1d
  => Expected: out=0x3be6869d91f8b
  =>   Actual: out=0x3be68e9d91f8b
FAIL: Random test (shift=4) - 'out' data mismatch.
  => Inputs: in=0x057ed462df78c, shift=4, fill=0x19
  => Expected: out=0x339ce457ed462
  =>   Actual: out=0x339ce457edc62
PASS: Random test (shift=6)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x3f7e5bbd27277, shift=1, fill=0x12
  => Expected: out=0x25fbf2dde9393
  =>   Actual: out=0x25fbfadde9393
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x0db8f793069f2, shift=0, fill=0x0e
  => Expected: out=0x0db8f793069f2
  =>   Actual: out=0x0db8ff93069f2
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=5)
FAIL: Random test (shift=4) - 'out' data mismatch.
  => Inputs: in=0x02120557845aa, shift=4, fill=0x1d
  => Expected: out=0x3bdef42120557
  =>   Actual: out=0x3bdef42120d57
PASS: Random test (shift=7)
PASS: Random test (shift=6)
PASS: Random test (shift=7)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x172cf11844923, shift=3, fill=0x0a
  => Expected: out=0x14a52e59e2308
  =>   Actual: out=0x14a52e5be2308
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x30aca9e314c3c, shift=3, fill=0x12
  => Expected: out=0x2529615953c62
  =>   Actual: out=0x2529615b53c62
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x2618a20c4b341, shift=2, fill=0x18
  => Expected: out=0x318986288312c
  =>   Actual: out=0x3189862a8312c
PASS: Random test (shift=7)
PASS: Random test (shift=1)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x102bc150fdd2a, shift=0, fill=0x0b
  => Expected: out=0x102bc150fdd2a
  =>   Actual: out=0x102bc950fdd2a
PASS: Random test (shift=6)
PASS: Random test (shift=7)
PASS: Random test (shift=3)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x307622635fb4c, shift=3, fill=0x1f
  => Expected: out=0x3fffe0ec44c6b
  =>   Actual: out=0x3fffe0ee44c6b
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x1a18f7c6da9f8, shift=3, fill=0x17
  => Expected: out=0x2f7bb431ef8db
  =>   Actual: out=0x2f7bb433ef8db
PASS: Random test (shift=5)
PASS: Random test (shift=2)
PASS: Random test (shift=0)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x17f0ce12ccec2, shift=1, fill=0x08
  => Expected: out=0x10bf867096676
  =>   Actual: out=0x10bf8e7096676
PASS: Random test (shift=1)
FAIL: Random test (shift=4) - 'out' data mismatch.
  => Inputs: in=0x1007e36e5816d, shift=4, fill=0x19
  => Expected: out=0x339ce5007e36e
  =>   Actual: out=0x339ce5007eb6e
PASS: Random test (shift=2)
FAIL: Random test (shift=4) - 'out' data mismatch.
  => Inputs: in=0x088782dda595b, shift=4, fill=0x09
  => Expected: out=0x1294a488782dd
  =>   Actual: out=0x1294a48878add
PASS: Random test (shift=6)
PASS: Random test (shift=2)
PASS: Random test (shift=2)
PASS: Random test (shift=0)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x0565f22290d44, shift=0, fill=0x17
  => Expected: out=0x0565f22290d44
  =>   Actual: out=0x0565fa2290d44
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x336cbf3091ae6, shift=1, fill=0x1a
  => Expected: out=0x359b65f9848d7
  =>   Actual: out=0x359b6df9848d7
PASS: Random test (shift=5)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x3b665da8ae2b5, shift=3, fill=0x1f
  => Expected: out=0x3ffff6ccbb515
  =>   Actual: out=0x3ffff6cebb515
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x119792231ff44, shift=0, fill=0x10
  => Expected: out=0x119792231ff44
  =>   Actual: out=0x11979a231ff44
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x10b2a55f6adab, shift=2, fill=0x0e
  => Expected: out=0x1ce42ca957dab
  =>   Actual: out=0x1ce42cab57dab
PASS: Random test (shift=4)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x102c32b0eed56, shift=3, fill=0x0e
  => Expected: out=0x1ce720586561d
  =>   Actual: out=0x1ce7205a6561d
PASS: Random test (shift=4)
FAIL: Random test (shift=4) - 'out' data mismatch.
  => Inputs: in=0x28a383cd18779, shift=4, fill=0x18
  => Expected: out=0x318c628a383cd
  =>   Actual: out=0x318c628a38bcd
PASS: Random test (shift=3)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x3ca596dcb69db, shift=0, fill=0x0d
  => Expected: out=0x3ca596dcb69db
  =>   Actual: out=0x3ca59edcb69db

======================================================================
FAILURE:          24 error(s) found.
======================================================================
