// Seed: 1719967942
module module_0 (
    input uwire id_0,
    input tri   id_1
);
  logic id_3;
  ;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd39,
    parameter id_4 = 32'd34
) (
    output wor   id_0,
    output uwire id_1,
    output wire  id_2,
    input  uwire _id_3,
    input  uwire _id_4,
    input  tri0  id_5
);
  assign id_0 = id_5;
  wire id_7;
  wire [1 : id_3  ==  id_4] id_8;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output uwire id_0
    , id_19,
    output wand id_1,
    output wor id_2,
    input wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output wor id_9,
    output tri id_10,
    input tri1 id_11,
    output tri1 id_12,
    output wire id_13,
    input supply0 id_14,
    input supply0 id_15,
    input wor id_16,
    input tri0 id_17
);
  tri1 id_20 = -1'b0;
  module_0 modCall_1 (
      id_15,
      id_11
  );
  wand id_21 = id_20 < -1'h0;
  generate
    if (1) begin : LABEL_0
      assign id_20 = id_3;
      wire id_22;
    end else begin : LABEL_1
      wand id_23 = id_19++ !== -1;
    end
  endgenerate
endmodule
