!SESSION 2021-11-14 12:12:22.276 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk

This is a continuation of log file /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/.metadata/.bak_1.log
Created Time: 2021-11-14 16:20:23.433

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:20:23.433
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:20:23.726
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:20:29.604
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:20:30.093
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:22:21.136
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:22:21.478
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:23:04.741
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:23:05.039
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:23:07.143
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:23:07.468
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:23:17.767
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:23:18.220
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:23:31.452
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:23:31.878
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:56.322
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:57.347
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:57.347
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:57.348
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:57.348
!MESSAGE XSCT Command: [::hsi::utils::closesw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:57.349
!MESSAGE XSCT command with result: [::hsi::utils::closesw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.412
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-46

!ENTRY org.eclipse.core.jobs 4 2 2021-11-14 16:23:59.457
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.530
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#45]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.530
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.679
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279574072A]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.680
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.718
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279574072A]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.718
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.751
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.751
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==0} -index 1], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.767
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==0} -index 1], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.768
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.779
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.779
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.780
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#45]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.780
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.785
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279574072A]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.785
!MESSAGE XSCT Command: [version -server], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.786
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.786
!MESSAGE XSCT Command: [version], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.786
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.786
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.791
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279574072A]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.791
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.803
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.803
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.807
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279574072A]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.808
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.821
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.821
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.826
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279574072A]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.826
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.840
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.840
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.845
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279574072A]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.845
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.858
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.859
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.863
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279574072A]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.864
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.876
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.876
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.881
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279574072A]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.882
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.894
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.894
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279574072A" && level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.907
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279574072A" && level == 0}], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.907
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.908
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.909
!MESSAGE XSCT Command: [source /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.910
!MESSAGE XSCT command with result: [source /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.910
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.927
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.927
!MESSAGE XSCT Command: [loadhw -hw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.958
!MESSAGE XSCT command with result: [loadhw -hw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, design_1_wrapper_43]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.958
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.959
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.959
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.977
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:23:59.977
!MESSAGE XSCT Command: [stop], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:00.001
!MESSAGE XSCT command with result: [stop], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:00.001
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:00.983
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:00.983
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.007
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.008
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.075
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.076
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.111
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.112
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.156
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.156
!MESSAGE XSCT Command: [dow /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch/Debug/Casio_watch.elf], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.362
!MESSAGE XSCT command with result: [dow /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch/Debug/Casio_watch.elf], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.363
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.364
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.366
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.383
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.383
!MESSAGE XSCT Command: [con], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.400
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.401
!MESSAGE XSCT Command: [disconnect tcfchan#45], Thread: Thread-3380

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-14 16:24:01.403
!MESSAGE XSCT command with result: [disconnect tcfchan#45], Result: [null, ]. Thread: Thread-3380
!SESSION 2021-11-15 10:49:09.765 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk

!ENTRY org.eclipse.ui 2 0 2021-11-15 10:49:11.406
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2021-11-15 10:49:11.406
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2021-11-15 10:49:12.059
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2021-11-15 10:49:12.059
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:17.429
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:17.430
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY org.eclipse.core.jobs 4 2 2021-11-15 10:49:17.664
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:17.751
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:17.751
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:17.752
!MESSAGE XSCT Command: [setws /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:17.753
!MESSAGE XSCT command with result: [setws /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:17.775
!MESSAGE XSCT Command: [::hsi::utils::openhw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:19.709
!MESSAGE XSCT command with result: [::hsi::utils::openhw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:22.968
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:22.969
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ], Result: [null, {"ps7_cortexa9_0": "",
"ps7_cortexa9_1": "",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:22.971
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:22.980
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:22.983
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:22.984
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Sat Nov 13 20:50:44 2021",
"vivado_version": "2018.2",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.392
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.394
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.398
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.548
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.550
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.660
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.662
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.666
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.667
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.679
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.680
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.696
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:25.697
!MESSAGE XSCT Command: [fpga -file /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:26.926
!MESSAGE XSCT command with result: [fpga -file /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:27.727
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:49:27.733
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:11.953
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:11.965
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:11.965
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:11.966
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:11.967
!MESSAGE XSCT Command: [::hsi::utils::closesw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:11.968
!MESSAGE XSCT command with result: [::hsi::utils::closesw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.169
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.173
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.174
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.205
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.209
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.221
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x42800000",
"high": "0x4280FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x42810000",
"high": "0x4281FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.223
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.224
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.224
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.226
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.226
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.227
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.227
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.228
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.228
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_FREQ], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.229
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.229
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.230
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.231
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.232
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.233
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1], Thread: Worker-1

!ENTRY org.eclipse.core.jobs 4 2 2021-11-15 10:53:15.236
!MESSAGE An internal error occurred during: "Computing Git status for repository DTU".
!STACK 0
java.util.regex.PatternSyntaxException: Illegal/unsupported escape sequence near index 2
:\Users\Rasmus\IdeaProjects\Corona\.idea
  ^
	at java.util.regex.Pattern.error(Pattern.java:1955)
	at java.util.regex.Pattern.escape(Pattern.java:2471)
	at java.util.regex.Pattern.atom(Pattern.java:2198)
	at java.util.regex.Pattern.sequence(Pattern.java:2130)
	at java.util.regex.Pattern.expr(Pattern.java:1996)
	at java.util.regex.Pattern.compile(Pattern.java:1696)
	at java.util.regex.Pattern.<init>(Pattern.java:1351)
	at java.util.regex.Pattern.compile(Pattern.java:1028)
	at org.eclipse.jgit.ignore.internal.Strings.convertGlob(Strings.java:352)
	at org.eclipse.jgit.ignore.internal.WildCardMatcher.<init>(WildCardMatcher.java:66)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createNameMatcher0(PathMatcher.java:145)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createMatchers(PathMatcher.java:97)
	at org.eclipse.jgit.ignore.internal.PathMatcher.<init>(PathMatcher.java:83)
	at org.eclipse.jgit.ignore.internal.PathMatcher.createPathMatcher(PathMatcher.java:126)
	at org.eclipse.jgit.ignore.FastIgnoreRule.<init>(FastIgnoreRule.java:112)
	at org.eclipse.jgit.ignore.IgnoreNode.parse(IgnoreNode.java:114)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator$PerDirectoryIgnoreNode.load(WorkingTreeIterator.java:1215)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.getIgnoreNode(WorkingTreeIterator.java:648)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:616)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:599)
	at org.eclipse.jgit.treewalk.WorkingTreeIterator.isEntryIgnored(WorkingTreeIterator.java:586)
	at org.eclipse.jgit.treewalk.filter.IndexDiffFilter.include(IndexDiffFilter.java:190)
	at org.eclipse.jgit.treewalk.filter.AndTreeFilter$List.include(AndTreeFilter.java:163)
	at org.eclipse.jgit.treewalk.TreeWalk.next(TreeWalk.java:572)
	at org.eclipse.jgit.lib.IndexDiff.diff(IndexDiff.java:434)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.calcIndexDiffDataFull(IndexDiffCacheEntry.java:534)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry.access$6(IndexDiffCacheEntry.java:523)
	at org.eclipse.egit.core.internal.indexdiff.IndexDiffCacheEntry$4.run(IndexDiffCacheEntry.java:290)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.263
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.266
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.280
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x42800000",
"high": "0x4280FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x42810000",
"high": "0x4281FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.281
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.282
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.282
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.283
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.284
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.285
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.285
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.286
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.287
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_FREQ], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.289
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.289
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.292
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.295
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.297
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_timer_0 axi_timer_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.298
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf bit], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.300
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.300
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.301
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.301
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.306
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.307
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.313
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.313
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.327
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.327
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==0} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.343
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==0} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.343
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.345
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.345
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.346
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.347
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.351
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.352
!MESSAGE XSCT Command: [version -server], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.354
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.354
!MESSAGE XSCT Command: [version], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.355
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.356
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.362
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.362
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.375
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.375
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.380
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.380
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.393
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.394
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.398
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.399
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.412
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.412
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.416
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.417
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.430
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.430
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.435
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.435
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.448
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.448
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.453
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279574072A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.453
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.466
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279574072A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.467
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279574072A" && level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.480
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279574072A" && level == 0}], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.480
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.482
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.482
!MESSAGE XSCT Command: [source /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.499
!MESSAGE XSCT command with result: [source /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.499
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.516
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.517
!MESSAGE XSCT Command: [loadhw -hw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.543
!MESSAGE XSCT command with result: [loadhw -hw /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, design_1_wrapper]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.543
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.545
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.545
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.562
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.562
!MESSAGE XSCT Command: [stop], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.580
!MESSAGE XSCT command with result: [stop], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.580
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.833
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.833
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.850
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.851
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.896
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.896
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.914
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.914
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.931
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:15.931
!MESSAGE XSCT Command: [dow /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch/Debug/Casio_watch.elf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:16.082
!MESSAGE XSCT command with result: [dow /mnt/DTU/3.sem/Hardware_Software_Programming/Project1/project_1/project_1.sdk/Casio_watch/Debug/Casio_watch.elf], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:16.082
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:16.084
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:16.099
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:16.117
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279574072A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:16.117
!MESSAGE XSCT Command: [con], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:16.134
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:16.135
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-95

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-15 10:53:16.136
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-95
