// Seed: 4088341647
module module_0 #(
    parameter id_3 = 32'd26
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire _id_3;
  inout wire id_2;
  input wire id_1;
  logic [id_3 : -1] id_17;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input wire id_5,
    input wire id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    input tri0 id_10
    , id_14,
    input tri1 id_11,
    input tri id_12
);
  assign #id_15 id_7 = -1'b0;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_15,
      id_14,
      id_14,
      id_16,
      id_14,
      id_16,
      id_14,
      id_16,
      id_16,
      id_16,
      id_14,
      id_14,
      id_16,
      id_14
  );
endmodule
