C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\scratchproject.prs  -implementation  rev_debug1_2  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2   -part M2S060T  -package FCSBGA325  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -retiming -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synlog\report\m2s010_som_premap.xml  -top_level_module  work.m2s010_som  -oedif  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\m2s010_som.edn  -conchk_prepass  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\m2s010_som_cck.rpt   -freq 100.000   -idc  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1\identify.idc  -tcl  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\instr_sources\syn_dics.sdc  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synwork\m2s010_som_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synwork\m2s010_som_prem.srd  -srs_instrumentation  -identify_install_path  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro  -implementation  rev_debug1_2  -prjfile  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\m2s010_som_syn.prj  -qsap  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\m2s010_som.sap  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\syntmp\m2s010_som.plg  -osyn  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synwork\m2s010_som_prem.srd  -prjdir  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\  -prjname  m2s010_som_syn  -log  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synlog\m2s010_som_premap.srr 
rc:1 success:1 runtime:5
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\scratchproject.prs|io:o|time:1504381056|size:10862|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\m2s010_som.edn|io:o|time:1504376115|size:8109164|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\m2s010_som_cck.rpt|io:o|time:1504381068|size:18382|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1\identify.idc|io:i|time:1504376077|size:8147|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\instr_sources\syn_dics.sdc|io:i|time:1504381058|size:0|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synwork\m2s010_som_mult.srs|io:i|time:1504381063|size:14207|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synwork\m2s010_som_prem.srd|io:o|time:1504381067|size:978212|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\m2s010_som_syn.prj|io:i|time:1504381056|size:14580|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\m2s010_som.sap|io:o|time:1504381068|size:22584|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1487959628|size:16359|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\syntmp\m2s010_som.plg|io:o|time:1504381063|size:0|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synwork\m2s010_som_prem.srd|io:o|time:1504381067|size:978212|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synlog\m2s010_som_premap.srr|io:o|time:1504381068|size:62112|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_generic.exe|io:i|time:1485322562|size:17958400|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe|io:i|time:1485324114|size:32495616|exec:1
