
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000260    0.350265 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.015850    0.135628    0.478879    0.829145 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.135628    0.000137    0.829282 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005494    0.186570    0.142502    0.971784 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.186570    0.000108    0.971892 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004450    0.116616    0.094906    1.066798 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.116616    0.000087    1.066885 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.066885   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000260    0.350265 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450265   clock uncertainty
                                  0.000000    0.450265   clock reconvergence pessimism
                                  0.084139    0.534404   library hold time
                                              0.534404   data required time
---------------------------------------------------------------------------------------------
                                              0.534404   data required time
                                             -1.066885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532481   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072513    0.000604    0.201289 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028179    0.061449    0.149160    0.350449 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061449    0.000377    0.350826 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.014891    0.130283    0.474690    0.825516 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.130283    0.000189    0.825705 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005061    0.160956    0.129910    0.955615 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.160956    0.000053    0.955668 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004404    0.140461    0.116915    1.072583 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.140461    0.000050    1.072633 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.072633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072513    0.000604    0.201289 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028179    0.061449    0.149160    0.350449 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061449    0.000377    0.350826 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450826   clock uncertainty
                                  0.000000    0.450826   clock reconvergence pessimism
                                  0.079909    0.530735   library hold time
                                              0.530735   data required time
---------------------------------------------------------------------------------------------
                                              0.530735   data required time
                                             -1.072633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541898   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000238    0.350243 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.029645    0.354968    0.693331    1.043575 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.354968    0.000332    1.043907 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004244    0.131806    0.081257    1.125164 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.131806    0.000082    1.125246 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.125246   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000238    0.350243 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450243   clock uncertainty
                                  0.000000    0.450243   clock reconvergence pessimism
                                  0.081408    0.531651   library hold time
                                              0.531651   data required time
---------------------------------------------------------------------------------------------
                                              0.531651   data required time
                                             -1.125246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593595   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000163    0.350168 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025707    0.193510    0.520113    0.870281 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.193511    0.000341    0.870622 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005249    0.179983    0.178679    1.049301 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.179983    0.000100    1.049401 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004001    0.111441    0.090846    1.140247 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.111441    0.000075    1.140323 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.140323   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000163    0.350168 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450168   clock uncertainty
                                  0.000000    0.450168   clock reconvergence pessimism
                                  0.085069    0.535237   library hold time
                                              0.535237   data required time
---------------------------------------------------------------------------------------------
                                              0.535237   data required time
                                             -1.140323   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605085   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072513    0.000604    0.201289 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028179    0.061449    0.149160    0.350449 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061449    0.000364    0.350813 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.020609    0.163114    0.499373    0.850187 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.163116    0.000374    0.850561 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003920    0.096321    0.248312    1.098872 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.096321    0.000042    1.098915 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005705    0.087877    0.231343    1.330257 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.087877    0.000077    1.330334 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.330334   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072513    0.000604    0.201289 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028179    0.061449    0.149160    0.350449 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061449    0.000364    0.350813 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450813   clock uncertainty
                                  0.000000    0.450813   clock reconvergence pessimism
                                  0.089760    0.540573   library hold time
                                              0.540573   data required time
---------------------------------------------------------------------------------------------
                                              0.540573   data required time
                                             -1.330334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.789761   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000315    0.350320 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005638    0.116496    0.539282    0.889602 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.116496    0.000067    0.889669 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005808    0.104197    0.094495    0.984164 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.104197    0.000061    0.984226 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015786    0.280477    0.198163    1.182389 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.280477    0.000165    1.182554 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004782    0.119943    0.079768    1.262321 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.119943    0.000095    1.262417 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005497    0.079021    0.185150    1.447567 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.079021    0.000112    1.447679 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.447679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072513    0.000604    0.201289 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028179    0.061449    0.149160    0.350449 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061449    0.000348    0.350798 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450798   clock uncertainty
                                  0.000000    0.450798   clock reconvergence pessimism
                                  0.091622    0.542420   library hold time
                                              0.542420   data required time
---------------------------------------------------------------------------------------------
                                              0.542420   data required time
                                             -1.447679   data arrival time
---------------------------------------------------------------------------------------------
                                              0.905259   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004532    0.079173    0.030484    4.030484 ^ rst_n (in)
                                                         rst_n (net)
                      0.079173    0.000000    4.030484 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033199    0.381858    0.312183    4.342666 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.381860    0.000491    4.343157 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054085    0.311006    0.296823    4.639980 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.311026    0.001376    4.641356 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091749    0.267502    0.338659    4.980015 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.267518    0.001115    4.981130 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.981130   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072513    0.000604    0.201289 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028179    0.061449    0.149160    0.350449 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061449    0.000348    0.350798 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450798   clock uncertainty
                                  0.000000    0.450798   clock reconvergence pessimism
                                  0.225892    0.676690   library removal time
                                              0.676690   data required time
---------------------------------------------------------------------------------------------
                                              0.676690   data required time
                                             -4.981130   data arrival time
---------------------------------------------------------------------------------------------
                                              4.304440   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004532    0.079173    0.030484    4.030484 ^ rst_n (in)
                                                         rst_n (net)
                      0.079173    0.000000    4.030484 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033199    0.381858    0.312183    4.342666 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.381860    0.000491    4.343157 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054085    0.311006    0.296823    4.639980 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.311026    0.001376    4.641356 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091749    0.267502    0.338659    4.980015 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.267520    0.001211    4.981225 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.981225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072513    0.000604    0.201289 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028179    0.061449    0.149160    0.350449 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061449    0.000364    0.350813 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450813   clock uncertainty
                                  0.000000    0.450813   clock reconvergence pessimism
                                  0.225892    0.676705   library removal time
                                              0.676705   data required time
---------------------------------------------------------------------------------------------
                                              0.676705   data required time
                                             -4.981225   data arrival time
---------------------------------------------------------------------------------------------
                                              4.304521   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004532    0.079173    0.030484    4.030484 ^ rst_n (in)
                                                         rst_n (net)
                      0.079173    0.000000    4.030484 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033199    0.381858    0.312183    4.342666 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.381860    0.000491    4.343157 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054085    0.311006    0.296823    4.639980 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.311026    0.001376    4.641356 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091749    0.267502    0.338659    4.980015 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.267520    0.001183    4.981198 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.981198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000260    0.350265 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450265   clock uncertainty
                                  0.000000    0.450265   clock reconvergence pessimism
                                  0.225855    0.676121   library removal time
                                              0.676121   data required time
---------------------------------------------------------------------------------------------
                                              0.676121   data required time
                                             -4.981198   data arrival time
---------------------------------------------------------------------------------------------
                                              4.305077   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004532    0.079173    0.030484    4.030484 ^ rst_n (in)
                                                         rst_n (net)
                      0.079173    0.000000    4.030484 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033199    0.381858    0.312183    4.342666 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.381860    0.000491    4.343157 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054085    0.311006    0.296823    4.639980 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.311026    0.001376    4.641356 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091749    0.267502    0.338659    4.980015 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.267548    0.001947    4.981962 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.981962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072513    0.000604    0.201289 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028179    0.061449    0.149160    0.350449 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061449    0.000377    0.350826 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450826   clock uncertainty
                                  0.000000    0.450826   clock reconvergence pessimism
                                  0.225893    0.676719   library removal time
                                              0.676719   data required time
---------------------------------------------------------------------------------------------
                                              0.676719   data required time
                                             -4.981962   data arrival time
---------------------------------------------------------------------------------------------
                                              4.305243   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004532    0.079173    0.030484    4.030484 ^ rst_n (in)
                                                         rst_n (net)
                      0.079173    0.000000    4.030484 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033199    0.381858    0.312183    4.342666 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.381860    0.000491    4.343157 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054085    0.311006    0.296823    4.639980 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.311026    0.001376    4.641356 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091749    0.267502    0.338659    4.980015 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.267554    0.002067    4.982081 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982081   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000296    0.350301 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450301   clock uncertainty
                                  0.000000    0.450301   clock reconvergence pessimism
                                  0.225857    0.676158   library removal time
                                              0.676158   data required time
---------------------------------------------------------------------------------------------
                                              0.676158   data required time
                                             -4.982081   data arrival time
---------------------------------------------------------------------------------------------
                                              4.305923   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004532    0.079173    0.030484    4.030484 ^ rst_n (in)
                                                         rst_n (net)
                      0.079173    0.000000    4.030484 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033199    0.381858    0.312183    4.342666 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.381860    0.000491    4.343157 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054085    0.311006    0.296823    4.639980 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.311026    0.001376    4.641356 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091749    0.267502    0.338659    4.980015 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.267555    0.002091    4.982106 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000315    0.350320 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450320   clock uncertainty
                                  0.000000    0.450320   clock reconvergence pessimism
                                  0.225857    0.676177   library removal time
                                              0.676177   data required time
---------------------------------------------------------------------------------------------
                                              0.676177   data required time
                                             -4.982106   data arrival time
---------------------------------------------------------------------------------------------
                                              4.305928   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004532    0.079173    0.030484    4.030484 ^ rst_n (in)
                                                         rst_n (net)
                      0.079173    0.000000    4.030484 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033199    0.381858    0.312183    4.342666 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.381860    0.000491    4.343157 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054085    0.311006    0.296823    4.639980 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.311026    0.001376    4.641356 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091749    0.267502    0.338659    4.980015 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.267553    0.002052    4.982067 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982067   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000191    0.350196 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450196   clock uncertainty
                                  0.000000    0.450196   clock reconvergence pessimism
                                  0.225857    0.676054   library removal time
                                              0.676054   data required time
---------------------------------------------------------------------------------------------
                                              0.676054   data required time
                                             -4.982067   data arrival time
---------------------------------------------------------------------------------------------
                                              4.306014   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004532    0.079173    0.030484    4.030484 ^ rst_n (in)
                                                         rst_n (net)
                      0.079173    0.000000    4.030484 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033199    0.381858    0.312183    4.342666 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.381860    0.000491    4.343157 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054085    0.311006    0.296823    4.639980 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.311026    0.001376    4.641356 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091749    0.267502    0.338659    4.980015 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.267557    0.002134    4.982149 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000163    0.350168 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450168   clock uncertainty
                                  0.000000    0.450168   clock reconvergence pessimism
                                  0.225857    0.676025   library removal time
                                              0.676025   data required time
---------------------------------------------------------------------------------------------
                                              0.676025   data required time
                                             -4.982149   data arrival time
---------------------------------------------------------------------------------------------
                                              4.306123   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004532    0.079173    0.030484    4.030484 ^ rst_n (in)
                                                         rst_n (net)
                      0.079173    0.000000    4.030484 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033199    0.381858    0.312183    4.342666 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.381860    0.000491    4.343157 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054085    0.311006    0.296823    4.639980 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.311026    0.001376    4.641356 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091749    0.267502    0.338659    4.980015 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.267563    0.002258    4.982273 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982273   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023722    0.085306    0.040563    0.040563 ^ clk (in)
                                                         clk (net)
                      0.085307    0.000000    0.040563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047899    0.072512    0.160123    0.200686 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072512    0.000384    0.201069 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027594    0.061125    0.148936    0.350005 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061125    0.000238    0.350243 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450243   clock uncertainty
                                  0.000000    0.450243   clock reconvergence pessimism
                                  0.225858    0.676101   library removal time
                                              0.676101   data required time
---------------------------------------------------------------------------------------------
                                              0.676101   data required time
                                             -4.982273   data arrival time
---------------------------------------------------------------------------------------------
                                              4.306171   slack (MET)



