<stg><name>idct_col</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1  %col_addr = getelementptr [100 x i32]* %col, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="col_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9  %col_addr_7 = getelementptr [100 x i32]* %col, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="col_addr_7"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge:10  store i32 0, i32* %col_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge:11  store i32 0, i32* %col_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:5  %col_addr_3 = getelementptr [100 x i32]* %col, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="col_addr_3"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:6  %col_addr_4 = getelementptr [100 x i32]* %col, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="col_addr_4"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge:12  store i32 0, i32* %col_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge:13  store i32 0, i32* %col_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %col_addr_1 = getelementptr [100 x i32]* %col, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="col_addr_1"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8  %col_addr_6 = getelementptr [100 x i32]* %col, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="col_addr_6"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge:14  store i32 0, i32* %col_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge:15  store i32 0, i32* %col_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %col) nounwind, !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @idct_col_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %col_addr_2 = getelementptr [100 x i32]* %col, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="col_addr_2"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:7  %col_addr_5 = getelementptr [100 x i32]* %col, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="col_addr_5"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge:16  store i32 0, i32* %col_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge:17  store i32 0, i32* %col_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
._crit_edge:18  ret void

]]></Node>
<StgValue><ssdm name="ret_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="col" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="col" to="col_addr" fromId="27" toId="5">
</dataflow>
<dataflow id="30" from="StgValue_29" to="col_addr" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="StgValue_29" to="col_addr" fromId="29" toId="5">
</dataflow>
<dataflow id="32" from="col" to="col_addr_7" fromId="27" toId="6">
</dataflow>
<dataflow id="33" from="StgValue_29" to="col_addr_7" fromId="29" toId="6">
</dataflow>
<dataflow id="35" from="StgValue_34" to="col_addr_7" fromId="34" toId="6">
</dataflow>
<dataflow id="37" from="StgValue_36" to="store_ln89" fromId="36" toId="7">
</dataflow>
<dataflow id="38" from="col_addr" to="store_ln89" fromId="5" toId="7">
</dataflow>
<dataflow id="39" from="StgValue_36" to="store_ln90" fromId="36" toId="8">
</dataflow>
<dataflow id="40" from="col_addr_7" to="store_ln90" fromId="6" toId="8">
</dataflow>
<dataflow id="41" from="col" to="col_addr_3" fromId="27" toId="9">
</dataflow>
<dataflow id="42" from="StgValue_29" to="col_addr_3" fromId="29" toId="9">
</dataflow>
<dataflow id="44" from="StgValue_43" to="col_addr_3" fromId="43" toId="9">
</dataflow>
<dataflow id="45" from="col" to="col_addr_4" fromId="27" toId="10">
</dataflow>
<dataflow id="46" from="StgValue_29" to="col_addr_4" fromId="29" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="col_addr_4" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_36" to="store_ln91" fromId="36" toId="11">
</dataflow>
<dataflow id="50" from="col_addr_4" to="store_ln91" fromId="10" toId="11">
</dataflow>
<dataflow id="51" from="StgValue_36" to="store_ln92" fromId="36" toId="12">
</dataflow>
<dataflow id="52" from="col_addr_3" to="store_ln92" fromId="9" toId="12">
</dataflow>
<dataflow id="53" from="col" to="col_addr_1" fromId="27" toId="13">
</dataflow>
<dataflow id="54" from="StgValue_29" to="col_addr_1" fromId="29" toId="13">
</dataflow>
<dataflow id="56" from="StgValue_55" to="col_addr_1" fromId="55" toId="13">
</dataflow>
<dataflow id="57" from="col" to="col_addr_6" fromId="27" toId="14">
</dataflow>
<dataflow id="58" from="StgValue_29" to="col_addr_6" fromId="29" toId="14">
</dataflow>
<dataflow id="60" from="StgValue_59" to="col_addr_6" fromId="59" toId="14">
</dataflow>
<dataflow id="61" from="StgValue_36" to="store_ln93" fromId="36" toId="15">
</dataflow>
<dataflow id="62" from="col_addr_1" to="store_ln93" fromId="13" toId="15">
</dataflow>
<dataflow id="63" from="StgValue_36" to="store_ln94" fromId="36" toId="16">
</dataflow>
<dataflow id="64" from="col_addr_6" to="store_ln94" fromId="14" toId="16">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="65" toId="17">
</dataflow>
<dataflow id="67" from="col" to="specbitsmap_ln0" fromId="27" toId="17">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="68" toId="18">
</dataflow>
<dataflow id="71" from="idct_col_str" to="spectopmodule_ln0" fromId="70" toId="18">
</dataflow>
<dataflow id="72" from="col" to="col_addr_2" fromId="27" toId="19">
</dataflow>
<dataflow id="73" from="StgValue_29" to="col_addr_2" fromId="29" toId="19">
</dataflow>
<dataflow id="75" from="StgValue_74" to="col_addr_2" fromId="74" toId="19">
</dataflow>
<dataflow id="76" from="col" to="col_addr_5" fromId="27" toId="20">
</dataflow>
<dataflow id="77" from="StgValue_29" to="col_addr_5" fromId="29" toId="20">
</dataflow>
<dataflow id="79" from="StgValue_78" to="col_addr_5" fromId="78" toId="20">
</dataflow>
<dataflow id="80" from="StgValue_36" to="store_ln95" fromId="36" toId="21">
</dataflow>
<dataflow id="81" from="col_addr_5" to="store_ln95" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="StgValue_36" to="store_ln96" fromId="36" toId="22">
</dataflow>
<dataflow id="83" from="col_addr_2" to="store_ln96" fromId="19" toId="22">
</dataflow>
</dataflows>


</stg>
