`timescale 1ns/1ps

module tb_mnist_mlp_accelerator();
    reg clk, reset, start;
    reg [3:0] image_index;
    wire [3:0] predicted_digit;
    wire done;

    // Instantiate DUT
    mnist_mlp_accelerator uut (
        .clk(clk),
        .reset(reset),
        .start(start),
        .image_index(image_index),
        .predicted_digit(predicted_digit),
        .done(done)
    );

    // Clock generation
    always #5 clk = ~clk; // 100MHz clock

    initial begin
        // Initialize
        clk = 0;
        reset = 1;
        start = 0;
        image_index = 0;

        // Apply reset
        #20;
        reset = 0;

        // Start operation
        #10;
        start = 1;
        #10;
        start = 0;

        // Wait for completion
        wait(done);
        #20;

        $display("Predicted digit for image %0d = %0d", image_index, predicted_digit);
        $stop;
    end
endmodule
