{"vcs1":{"timestamp_begin":1680381932.745933858, "rt":0.90, "ut":0.22, "st":0.15}}
{"vcselab":{"timestamp_begin":1680381933.677457699, "rt":0.86, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1680381934.563637307, "rt":0.62, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680381932.441747576}
{"VCS_COMP_START_TIME": 1680381932.441747576}
{"VCS_COMP_END_TIME": 1680381935.849243751}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339576}}
{"stitch_vcselab": {"peak_mem": 239012}}
