{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742301740900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742301740900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 18:12:20 2025 " "Processing started: Tue Mar 18 18:12:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742301740900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1742301740900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitalsafeclock -c digitalsafeclock --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitalsafeclock -c digitalsafeclock --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1742301740900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1742301741176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1742301741177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file p2s_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p2s_tb " "Found entity 1: p2s_tb" {  } { { "p2s_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/p2s_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742301747093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742301747093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file p2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p2s " "Found entity 1: p2s" {  } { { "p2s.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/p2s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742301747094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742301747094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmml.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmml.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsmml " "Found entity 1: fsmml" {  } { { "fsmml.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/fsmml.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742301747095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742301747095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmml_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmml_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsmml_tb " "Found entity 1: fsmml_tb" {  } { { "fsmml_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/fsmml_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742301747095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742301747095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742301747097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742301747097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742301747098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742301747098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_moore.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_moore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_moore " "Found entity 1: fsm_moore" {  } { { "fsm_moore.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/fsm_moore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742301747100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742301747100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_moore_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_moore_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_moore_tb " "Found entity 1: fsm_moore_tb" {  } { { "fsm_moore_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/fsm_moore_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742301747101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742301747101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_tb " "Elaborating entity \"top_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1742301747118 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk top_tb.sv(6) " "Verilog HDL warning at top_tb.sv(6): assignments to clk create a combinational loop" {  } { { "top_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv" 6 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1742301747119 "|top_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "top_tb.sv(28) " "Verilog HDL warning at top_tb.sv(28): ignoring unsupported system task" {  } { { "top_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1742301747119 "|top_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "top_tb.sv(29) " "Verilog HDL warning at top_tb.sv(29): ignoring unsupported system task" {  } { { "top_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv" 29 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1742301747119 "|top_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "top_tb.sv(44) " "Verilog HDL warning at top_tb.sv(44): ignoring unsupported system task" {  } { { "top_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1742301747119 "|top_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:dut " "Elaborating entity \"top\" for hierarchy \"top:dut\"" {  } { { "top_tb.sv" "dut" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742301747119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2s top:dut\|p2s:myp2s " "Elaborating entity \"p2s\" for hierarchy \"top:dut\|p2s:myp2s\"" {  } { { "top.sv" "myp2s" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742301747120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmml top:dut\|fsmml:myfsmml " "Elaborating entity \"fsmml\" for hierarchy \"top:dut\|fsmml:myfsmml\"" {  } { { "top.sv" "myfsmml" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742301747121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fsmml.sv(57) " "Verilog HDL assignment warning at fsmml.sv(57): truncated value with size 32 to match size of target (2)" {  } { { "fsmml.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/fsmml.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742301747121 "|fsmml"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742301747173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 18:12:27 2025 " "Processing ended: Tue Mar 18 18:12:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742301747173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742301747173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742301747173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1742301747173 ""}
