0.6
2019.1
May 24 2019
14:51:52
/home/it/project_subdirectory/Lab1_Task1_project_1/Lab1_Task1_project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/project_subdirectory/Lab1_Task1_project_1/Lab1_Task1_project_1.srcs/sim_1/new/tb_and4gate.sv,1731328738,systemVerilog,,,,tb_and4gate,,,,,,,,
/home/it/project_subdirectory/Lab1_Task1_project_1/Lab1_Task1_project_1.srcs/sources_1/new/and4gate.sv,1731328948,systemVerilog,,/home/it/project_subdirectory/Lab1_Task1_project_1/Lab1_Task1_project_1.srcs/sim_1/new/tb_and4gate.sv,,and4gate;andgate,,,,,,,,
