

================================================================
== Vivado HLS Report for 'ProxGS4'
================================================================
* Date:           Tue Jan 19 21:42:26 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   594729|   594729| 5.947 ms | 5.947 ms |  594729|  594729|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+--------+--------+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_fft_top_2D_fu_419  |fft_top_2D  |   256258|   256258| 2.563 ms | 2.563 ms |  256258|  256258|   none  |
        +-----------------------+------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 1.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- Loop 2       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 2.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- for_y_for_x  |    16384|    16384|         2|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16408|    16408|        26|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16389|    16389|         7|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    497|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       18|     31|   13204|  12680|    0|
|Memory           |      128|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    674|    -|
|Register         |        0|      -|    2764|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      146|     31|   15968|  14139|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       52|     14|      15|     26|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |DEBLUR_fadd_32ns_dEe_U93  |DEBLUR_fadd_32ns_dEe  |        0|      2|    205|   390|    0|
    |DEBLUR_fadd_32ns_dEe_U94  |DEBLUR_fadd_32ns_dEe  |        0|      2|    205|   390|    0|
    |DEBLUR_fcmp_32ns_ibs_U98  |DEBLUR_fcmp_32ns_ibs  |        0|      0|     66|   239|    0|
    |DEBLUR_fdiv_32ns_fYi_U96  |DEBLUR_fdiv_32ns_fYi  |        0|      0|    761|   994|    0|
    |DEBLUR_fdiv_32ns_fYi_U97  |DEBLUR_fdiv_32ns_fYi  |        0|      0|    761|   994|    0|
    |DEBLUR_fmul_32ns_eOg_U95  |DEBLUR_fmul_32ns_eOg  |        0|      3|    143|   321|    0|
    |grp_fft_top_2D_fu_419     |fft_top_2D            |       18|     24|  11063|  9352|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                     |                      |       18|     31|  13204| 12680|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |fft_result_M_real_U  |ProxGS4_fft_resulqcK  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |fft_result_M_imag_U  |ProxGS4_fft_resulqcK  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |tmp_M_real_U         |ProxGS4_tmp_M_real    |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |tmp_M_imag_U         |ProxGS4_tmp_M_real    |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                |                      |      128|  0|   0|    0|  65536|  128|     4|      2097152|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln1044_fu_663_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln14_1_fu_463_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln14_2_fu_495_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln14_3_fu_501_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln14_fu_457_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln27_fu_613_p2       |     +    |      0|  0|  21|          15|           1|
    |add_ln56_fu_539_p2       |     +    |      0|  0|  21|          15|           1|
    |add_ln61_fu_589_p2       |     +    |      0|  0|  23|          16|          16|
    |add_ln70_fu_731_p2       |     +    |      0|  0|  21|          15|           1|
    |add_ln77_fu_781_p2       |     +    |      0|  0|  23|          16|          16|
    |x_3_fu_601_p2            |     +    |      0|  0|  15|           8|           1|
    |x_4_fu_792_p2            |     +    |      0|  0|  15|           8|           1|
    |x_fu_678_p2              |     +    |      0|  0|  15|           8|           1|
    |y_1_fu_545_p2            |     +    |      0|  0|  15|           8|           1|
    |y_2_fu_737_p2            |     +    |      0|  0|  15|           8|           1|
    |y_fu_619_p2              |     +    |      0|  0|  15|           1|           8|
    |and_ln33_fu_719_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_1_fu_489_p2    |   icmp   |      0|  0|  11|           7|           2|
    |icmp_ln14_2_fu_521_p2    |   icmp   |      0|  0|  11|           7|           2|
    |icmp_ln14_3_fu_527_p2    |   icmp   |      0|  0|  11|           7|           2|
    |icmp_ln14_fu_483_p2      |   icmp   |      0|  0|  11|           7|           2|
    |icmp_ln27_fu_607_p2      |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln29_fu_625_p2      |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln33_1_fu_707_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_701_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln56_fu_533_p2      |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln58_fu_551_p2      |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln70_fu_725_p2      |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln72_fu_743_p2      |   icmp   |      0|  0|  13|           8|           9|
    |or_ln33_fu_713_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln33_1_fu_639_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln33_fu_631_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln61_1_fu_565_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln61_fu_557_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln77_1_fu_757_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln77_fu_749_p3    |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 497|         307|         192|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter25                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter6                   |   9|          2|    1|          2|
    |ap_phi_mux_y_0_i9_phi_fu_401_p4           |   9|          2|    8|         16|
    |ap_phi_mux_y_0_i_phi_fu_311_p4            |   9|          2|    8|         16|
    |ap_phi_mux_y_0_phi_fu_344_p4              |   9|          2|    8|         16|
    |ap_phi_reg_pp1_iter25_p_i_assign_reg_374  |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter25_p_r_assign_reg_362  |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_p_i_assign_reg_374   |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_p_r_assign_reg_362   |   9|          2|   32|         64|
    |fft_result_M_imag_address0                |  27|          5|   14|         70|
    |fft_result_M_imag_ce0                     |  21|          4|    1|          4|
    |fft_result_M_imag_d0                      |  15|          3|   32|         96|
    |fft_result_M_imag_we0                     |  15|          3|    1|          3|
    |fft_result_M_real_address0                |  27|          5|   14|         70|
    |fft_result_M_real_ce0                     |  21|          4|    1|          4|
    |fft_result_M_real_d0                      |  15|          3|   32|         96|
    |fft_result_M_real_we0                     |  15|          3|    1|          3|
    |grp_fft_top_2D_fu_419_direction           |  15|          3|    1|          3|
    |grp_fft_top_2D_fu_419_in_M_imag_q0        |  15|          3|   32|         96|
    |grp_fft_top_2D_fu_419_in_M_real_q0        |  15|          3|   32|         96|
    |indvar_flatten11_reg_329                  |   9|          2|   15|         30|
    |indvar_flatten23_reg_386                  |   9|          2|   15|         30|
    |indvar_flatten_reg_296                    |   9|          2|   15|         30|
    |phi_ln14_1_reg_262                        |   9|          2|    7|         14|
    |phi_ln14_2_reg_273                        |   9|          2|    7|         14|
    |phi_ln14_3_reg_285                        |   9|          2|    7|         14|
    |phi_ln14_reg_250                          |   9|          2|    7|         14|
    |tmp_M_imag_address0                       |  27|          5|   14|         70|
    |tmp_M_imag_ce0                            |  21|          4|    1|          4|
    |tmp_M_imag_d0                             |  15|          3|   32|         96|
    |tmp_M_imag_we0                            |  15|          3|    1|          3|
    |tmp_M_real_address0                       |  33|          6|   14|         84|
    |tmp_M_real_ce0                            |  21|          4|    1|          4|
    |tmp_M_real_d0                             |  21|          4|   32|        128|
    |tmp_M_real_we0                            |  15|          3|    1|          3|
    |x_0_i10_reg_408                           |   9|          2|    8|         16|
    |x_0_i_reg_318                             |   9|          2|    8|         16|
    |x_0_reg_351                               |   9|          2|    8|         16|
    |x_io_address0                             |  15|          3|   14|         42|
    |y_0_i9_reg_397                            |   9|          2|    8|         16|
    |y_0_i_reg_307                             |   9|          2|    8|         16|
    |y_0_reg_340                               |   9|          2|    8|         16|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 674|        139|  550|       1546|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln14_2_reg_814                        |   7|   0|    7|          0|
    |add_ln14_reg_798                          |   7|   0|    7|          0|
    |and_ln33_reg_915                          |   1|   0|    1|          0|
    |ap_CS_fsm                                 |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                   |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter10_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter10_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_p_i_assign_reg_374   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_p_r_assign_reg_362   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter22_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter22_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter23_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter23_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter24_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter24_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter25_p_i_assign_reg_374  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter25_p_r_assign_reg_362  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_p_i_assign_reg_374   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_p_r_assign_reg_362   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_p_i_assign_reg_374   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_p_r_assign_reg_362   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_p_i_assign_reg_374   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_p_r_assign_reg_362   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_p_i_assign_reg_374   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_p_r_assign_reg_362   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_p_i_assign_reg_374   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_p_r_assign_reg_362   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_p_i_assign_reg_374   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_p_r_assign_reg_362   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_p_i_assign_reg_374   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_p_r_assign_reg_362   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_p_i_assign_reg_374   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_p_r_assign_reg_362   |  32|   0|   32|          0|
    |coe_a_M_imag_addr_reg_880                 |  14|   0|   14|          0|
    |coe_a_M_imag_load_reg_934                 |  32|   0|   32|          0|
    |coe_a_M_real_addr_reg_875                 |  14|   0|   14|          0|
    |coe_a_M_real_load_reg_924                 |  32|   0|   32|          0|
    |coe_b_load_reg_907                        |  32|   0|   32|          0|
    |fft_result_M_imag_a_1_reg_896             |  14|   0|   14|          0|
    |fft_result_M_imag_l_reg_929               |  32|   0|   32|          0|
    |fft_result_M_real_a_1_reg_890             |  14|   0|   14|          0|
    |fft_result_M_real_l_reg_919               |  32|   0|   32|          0|
    |grp_fft_top_2D_fu_419_ap_start_reg        |   1|   0|    1|          0|
    |icmp_ln27_reg_861                         |   1|   0|    1|          0|
    |icmp_ln56_reg_832                         |   1|   0|    1|          0|
    |icmp_ln70_reg_959                         |   1|   0|    1|          0|
    |indvar_flatten11_reg_329                  |  15|   0|   15|          0|
    |indvar_flatten23_reg_386                  |  15|   0|   15|          0|
    |indvar_flatten_reg_296                    |  15|   0|   15|          0|
    |phi_ln14_1_reg_262                        |   7|   0|    7|          0|
    |phi_ln14_2_reg_273                        |   7|   0|    7|          0|
    |phi_ln14_3_reg_285                        |   7|   0|    7|          0|
    |phi_ln14_reg_250                          |   7|   0|    7|          0|
    |select_ln33_1_reg_870                     |   8|   0|    8|          0|
    |select_ln61_1_reg_841                     |   8|   0|    8|          0|
    |select_ln77_1_reg_968                     |   8|   0|    8|          0|
    |tmp_136_reg_944                           |  32|   0|   32|          0|
    |tmp_M_real_load_reg_988                   |  32|   0|   32|          0|
    |tmp_i1_reg_993                            |  32|   0|   32|          0|
    |tmp_s_reg_939                             |  32|   0|   32|          0|
    |x_0_i10_reg_408                           |   8|   0|    8|          0|
    |x_0_i_reg_318                             |   8|   0|    8|          0|
    |x_0_reg_351                               |   8|   0|    8|          0|
    |y_0_i9_reg_397                            |   8|   0|    8|          0|
    |y_0_i_reg_307                             |   8|   0|    8|          0|
    |y_0_reg_340                               |   8|   0|    8|          0|
    |zext_ln61_1_reg_846                       |  16|   0|   64|         48|
    |zext_ln77_1_reg_973                       |  16|   0|   64|         48|
    |and_ln33_reg_915                          |  64|  32|    1|          0|
    |coe_a_M_imag_addr_reg_880                 |  64|  32|   14|          0|
    |coe_a_M_real_addr_reg_875                 |  64|  32|   14|          0|
    |coe_b_load_reg_907                        |  64|  32|   32|          0|
    |fft_result_M_imag_a_1_reg_896             |  64|  32|   14|          0|
    |fft_result_M_real_a_1_reg_890             |  64|  32|   14|          0|
    |icmp_ln27_reg_861                         |  64|  32|    1|          0|
    |icmp_ln70_reg_959                         |  64|  32|    1|          0|
    |zext_ln77_1_reg_973                       |  64|  32|   64|         48|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |2764| 288| 2439|        144|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    ProxGS4   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    ProxGS4   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    ProxGS4   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    ProxGS4   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    ProxGS4   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    ProxGS4   | return value |
|x_io_address0          | out |   14|  ap_memory |     x_io     |     array    |
|x_io_ce0               | out |    1|  ap_memory |     x_io     |     array    |
|x_io_we0               | out |    1|  ap_memory |     x_io     |     array    |
|x_io_d0                | out |   32|  ap_memory |     x_io     |     array    |
|x_io_q0                |  in |   32|  ap_memory |     x_io     |     array    |
|coe_a_M_real_address0  | out |   14|  ap_memory | coe_a_M_real |     array    |
|coe_a_M_real_ce0       | out |    1|  ap_memory | coe_a_M_real |     array    |
|coe_a_M_real_q0        |  in |   32|  ap_memory | coe_a_M_real |     array    |
|coe_a_M_imag_address0  | out |   14|  ap_memory | coe_a_M_imag |     array    |
|coe_a_M_imag_ce0       | out |    1|  ap_memory | coe_a_M_imag |     array    |
|coe_a_M_imag_q0        |  in |   32|  ap_memory | coe_a_M_imag |     array    |
|coe_b_address0         | out |   14|  ap_memory |     coe_b    |     array    |
|coe_b_ce0              | out |    1|  ap_memory |     coe_b    |     array    |
|coe_b_q0               |  in |   32|  ap_memory |     coe_b    |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

