# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_parteB.srcs/sources_1/new/FF_D.vhd" \
"../../../../lab1_parteB.srcs/sources_1/new/contador_24bits.vhd" \
"../../../../lab1_parteB.srcs/sources_1/new/debouncer.vhd" \

# Do not sort compile order
nosort
