# do Projeto1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:06 on Aug 19,2025
# vcom -work work Projeto1.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Projeto1
# -- Compiling architecture structure of Projeto1
# End time: 17:08:06 on Aug 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:06 on Aug 19,2025
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Projeto1_vhd_vec_tst
# -- Compiling architecture Projeto1_arch of Projeto1_vhd_vec_tst
# End time: 17:08:07 on Aug 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Error (suppressible): (vsim-SDF-3196) Failed to find SDF file "Projeto1_vhd.sdo".
# vsim -novopt -c -t 1ps -sdfmax Projeto1_vhd_vec_tst/i1=Projeto1_vhd.sdo -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Projeto1_vhd_vec_tst 
# Error loading design
# Errors: 1, Warnings: 0
