<module name="MCU_NAVSS0_UDMASS_INTA0_CFG_INTR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="UDMA_INTA_ENABLE_SET_j" acronym="UDMA_INTA_ENABLE_SET_j" offset="0x0" width="64" description="The Interrupt Enable Set register is written by software to enable (i.e. unmask) specified bits to allow their current status to be considered in the generation of the corresponding level sensitive virtual interrupt output. Offset = 0h + (j * 1000h); where j = 0h to FFh">
    <bitfield id="ENABLE" width="64" begin="63" end="0" resetval="0xX" description="Interrupt enable set value. On writes, set bits will cause corresponding bits in the internal interrupt enable register to be set. Reads will reflect back the current status of the internal interrupt enable register." range="" rwaccess="RW1S"/>
  </register>
  <register id="UDMA_INTA_ENABLE_CLEAR_j" acronym="UDMA_INTA_ENABLE_CLEAR_j" offset="0x8" width="64" description="The Interrupt Enable Clear register is written by software to disable (i.e. mask) specified bits to disallow their current status from be considered in the generation of the corresponding level sensitive virtual interrupt output. Offset = 8h + (j * 1000h); where j = 0h to FFh">
    <bitfield id="ENABLE" width="64" begin="63" end="0" resetval="0xX" description="Interrupt enable clear value. On writes, set bits will cause corresponding bits in the internal interrupt enable register to be cleared. Reads will reflect back the current status of the internal interrupt enable register." range="" rwaccess="RW1C"/>
  </register>
  <register id="UDMA_INTA_STATUS_SET_j" acronym="UDMA_INTA_STATUS_SET_j" offset="0x10" width="64" description="The Interrupt Status register is read by software to determine the cause of an interrupt. Offset = 10h + (j * 1000h); where j = 0h to FFh">
    <bitfield id="STATUS" width="64" begin="63" end="0" resetval="0xX" description="Raw state (not enabled/masked) of bits in internal interrupt status register. Writing a 1 to any bit of this register will cause the corresponding raw status bit to be set" range="" rwaccess="RW1S"/>
  </register>
  <register id="UDMA_INTA_STATUS_CLEAR_j" acronym="UDMA_INTA_STATUS_CLEAR_j" offset="0x18" width="64" description="The Interrupt Status register is read by software to determine the cause of an interrupt. Offset = 18h + (j * 1000h); where j = 0h to FFh">
    <bitfield id="STATUS" width="64" begin="63" end="0" resetval="0xX" description="Raw state (not enabled/masked) of bits in internal interrupt status register. Writing a 1 to any bit of this register will cause the corresponding raw status bit to be cleared" range="" rwaccess="RW1C"/>
  </register>
  <register id="UDMA_INTA_STATUSM_j" acronym="UDMA_INTA_STATUSM_j" offset="0x20" width="64" description="The Interrupt Masked Status register can be read by software to determine the cause of an interrupt. Offset = 20h + (j * 1000h); where j = 0h to FFh">
    <bitfield id="STATUS" width="64" begin="63" end="0" resetval="0xX" description="Masked state of bits in internal interrupt status register. This value is the result of bitwise ANDing the interrupt enable and status registers" range="" rwaccess="R"/>
  </register>
</module>
