{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0> const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_in_address0",
          "name": "A_in_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_in_ce0",
          "name": "A_in_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_in_q0",
          "name": "A_in_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "A_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_out_address0",
          "name": "A_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_out_ce0",
          "name": "A_out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_out_we0",
          "name": "A_out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_out_d0",
          "name": "A_out_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4063390",
    "Latency": "4063389"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114484025",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_39s_24ns_63_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_39s_26ns_65_1_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_row_loop_col_loop.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_39s_24ns_63_1_1.v",
      "impl\/verilog\/top_kernel_mul_39s_26ns_65_1_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_row_loop_col_loop.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_in_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"A_in_address0": "DATA"},
      "ports": ["A_in_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A_in"
        }]
    },
    "A_in_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_in_q0": "DATA"},
      "ports": ["A_in_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A_in"
        }]
    },
    "A_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"A_out_address0": "DATA"},
      "ports": ["A_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A_out"
        }]
    },
    "A_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"A_out_d0": "DATA"},
      "ports": ["A_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_in_address0": {
      "dir": "out",
      "width": "16"
    },
    "A_in_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_in_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_out_address0": {
      "dir": "out",
      "width": "16"
    },
    "A_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "A_out_d0": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "icmp_ln95_fu_83_p2 t_2_fu_89_p2 mem_A_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_load_in_VITIS_LOOP_88_1",
          "InstanceName": "grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50",
          "BindInstances": "icmp_ln87_fu_101_p2 add_ln87_1_fu_107_p2 add_ln87_fu_119_p2 icmp_ln88_fu_125_p2 select_ln87_fu_131_p3 select_ln87_1_fu_139_p3 add_ln90_fu_163_p2 add_ln88_fu_174_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_row_loop_col_loop",
          "InstanceName": "grp_top_kernel_Pipeline_row_loop_col_loop_fu_58",
          "BindInstances": "line_buf_1_U line_buf_U icmp_ln110_fu_275_p2 add_ln110_1_fu_281_p2 add_ln110_fu_293_p2 icmp_ln111_fu_299_p2 select_ln110_fu_305_p3 select_ln110_1_fu_313_p3 icmp_fu_343_p2 empty_12_fu_349_p2 add_ln155_fu_373_p2 empty_13_fu_501_p3 icmp_ln133_fu_395_p2 and_ln133_fu_401_p2 add_ln135_fu_407_p2 add_ln148_fu_417_p2 add_ln137_1_fu_431_p2 add_ln137_fu_527_p2 sum_axis_fu_557_p2 add_ln140_1_fu_575_p2 add_ln140_fu_585_p2 sum_diag_fu_615_p2 mul_39s_26ns_65_1_1_U4 mul_39s_24ns_63_1_1_U3 out_1_fu_725_p2 xor_ln145_fu_743_p2 and_ln145_fu_749_p2 xor_ln145_1_fu_754_p2 or_ln145_2_fu_759_p2 xor_ln145_2_fu_765_p2 xor_ln145_4_fu_770_p2 xor_ln145_3_fu_775_p2 or_ln145_fu_781_p2 and_ln145_1_fu_787_p2 and_ln145_2_fu_793_p2 or_ln145_3_fu_799_p2 xor_ln145_5_fu_805_p2 and_ln145_3_fu_811_p2 select_ln145_fu_816_p3 or_ln145_1_fu_824_p2 out_2_fu_830_p3 add_ln147_fu_876_p2 xor_ln147_fu_890_p2 and_ln147_fu_896_p2 xor_ln147_1_fu_902_p2 icmp_ln147_fu_932_p2 icmp_ln147_1_fu_938_p2 icmp_ln147_2_fu_944_p2 select_ln147_fu_950_p3 xor_ln147_2_fu_958_p2 and_ln147_1_fu_964_p2 select_ln147_1_fu_970_p3 and_ln147_2_fu_978_p2 xor_ln147_3_fu_984_p2 or_ln147_fu_990_p2 and_ln147_3_fu_996_p2 and_ln147_4_fu_1002_p2 or_ln147_2_fu_1008_p2 xor_ln147_4_fu_1014_p2 and_ln147_5_fu_1020_p2 select_ln147_2_fu_1026_p3 or_ln147_1_fu_1034_p2 select_ln147_3_fu_1040_p3 icmp_ln75_fu_437_p2 icmp_ln75_1_fu_443_p2 or_ln75_fu_449_p2 icmp_ln75_2_fu_459_p2 icmp_ln75_3_fu_465_p2 or_ln75_1_fu_471_p2 add_ln111_fu_477_p2 mem_B_U"
        },
        {
          "ModuleName": "top_kernel_Pipeline_store_out_VITIS_LOOP_163_3",
          "InstanceName": "grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67",
          "BindInstances": "icmp_ln162_fu_101_p2 add_ln162_1_fu_107_p2 add_ln162_fu_119_p2 icmp_ln163_fu_125_p2 select_ln162_fu_131_p3 select_ln162_1_fu_139_p3 add_ln165_fu_163_p2 add_ln163_fu_174_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_load_in_VITIS_LOOP_88_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_row_loop_col_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_store_out_VITIS_LOOP_163_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_load_in_VITIS_LOOP_88_1": {
        "Latency": {
          "LatencyBest": "65538",
          "LatencyAvg": "65538",
          "LatencyWorst": "65538",
          "PipelineII": "65537",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.746"
        },
        "Loops": [{
            "Name": "load_in_VITIS_LOOP_88_1",
            "TripCount": "65536",
            "Latency": "65536",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "55",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "193",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_row_loop_col_loop": {
        "Latency": {
          "LatencyBest": "131075",
          "LatencyAvg": "131075",
          "LatencyWorst": "131075",
          "PipelineII": "131074",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.503"
        },
        "Loops": [{
            "Name": "row_loop_col_loop",
            "TripCount": "65536",
            "Latency": "131073",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "90",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "20",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "500",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1163",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_store_out_VITIS_LOOP_163_3": {
        "Latency": {
          "LatencyBest": "65538",
          "LatencyAvg": "65538",
          "LatencyWorst": "65538",
          "PipelineII": "65537",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.746"
        },
        "Loops": [{
            "Name": "store_out_VITIS_LOOP_163_3",
            "TripCount": "65536",
            "Latency": "65536",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "55",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "193",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "4063389",
          "LatencyAvg": "4063389",
          "LatencyWorst": "4063389",
          "PipelineII": "4063390",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.503"
        },
        "Loops": [{
            "Name": "time_loop",
            "TripCount": "30",
            "Latency": "3932310",
            "PipelineII": "",
            "PipelineDepth": "131077"
          }],
        "Area": {
          "BRAM_18K": "178",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "41",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "624",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1699",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-17 02:25:09 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
