// Seed: 3559117872
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri0 id_2,
    output tri0 id_3,
    input  wire id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd63
) (
    output supply1 id_0,
    output tri0 id_1,
    input wand _id_2,
    input wand id_3,
    input supply0 id_4,
    output tri1 id_5
);
  wire id_7 = (id_7);
  uwire [id_2 : -1] id_8 = 1 ==? id_7 ? ~id_4 - 1 : id_3;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_0,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
