Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Oct 11 16:27:14 2020
| Host         : ux305 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file double_dds_wrapper_timing_summary_routed.rpt -pb double_dds_wrapper_timing_summary_routed.pb -rpx double_dds_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : double_dds_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.281        0.000                      0                 6349        0.018        0.000                      0                 6349        1.845        0.000                       0                  3016  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               0.281        0.000                      0                 1444        0.029        0.000                      0                 1444        2.000        0.000                       0                   947  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.596        0.000                      0                   73        0.113        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            0.534        0.000                      0                 4291        0.018        0.000                      0                 4291        3.020        0.000                       0                  1985  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk            adc_clk                  2.643        0.000                      0                   29        0.288        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               1.894        0.000                      0                  512        0.588        0.000                      0                  512  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl/U0/data_a_out_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.456ns (6.518%)  route 6.540ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         6.540    11.817    double_dds_i/dds_ampl/U0/ref_rst_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.496    12.408    double_dds_i/dds_ampl/U0/ref_clk_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[10]/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.524    12.097    double_dds_i/dds_ampl/U0/data_a_out_s_reg[10]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl/U0/data_a_out_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.456ns (6.518%)  route 6.540ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         6.540    11.817    double_dds_i/dds_ampl/U0/ref_rst_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.496    12.408    double_dds_i/dds_ampl/U0/ref_clk_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[11]/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.524    12.097    double_dds_i/dds_ampl/U0/data_a_out_s_reg[11]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl/U0/data_a_out_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.456ns (6.518%)  route 6.540ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         6.540    11.817    double_dds_i/dds_ampl/U0/ref_rst_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.496    12.408    double_dds_i/dds_ampl/U0/ref_clk_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[12]/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.524    12.097    double_dds_i/dds_ampl/U0/data_a_out_s_reg[12]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl/U0/data_a_out_s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.456ns (6.518%)  route 6.540ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         6.540    11.817    double_dds_i/dds_ampl/U0/ref_rst_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.496    12.408    double_dds_i/dds_ampl/U0/ref_clk_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[13]/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.524    12.097    double_dds_i/dds_ampl/U0/data_a_out_s_reg[13]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl/U0/data_a_out_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.456ns (6.518%)  route 6.540ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         6.540    11.817    double_dds_i/dds_ampl/U0/ref_rst_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.496    12.408    double_dds_i/dds_ampl/U0/ref_clk_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[4]/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.524    12.097    double_dds_i/dds_ampl/U0/data_a_out_s_reg[4]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl/U0/data_a_out_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.456ns (6.518%)  route 6.540ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         6.540    11.817    double_dds_i/dds_ampl/U0/ref_rst_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.496    12.408    double_dds_i/dds_ampl/U0/ref_clk_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[6]/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.524    12.097    double_dds_i/dds_ampl/U0/data_a_out_s_reg[6]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl/U0/data_a_out_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.456ns (6.518%)  route 6.540ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         6.540    11.817    double_dds_i/dds_ampl/U0/ref_rst_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.496    12.408    double_dds_i/dds_ampl/U0/ref_clk_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[7]/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.524    12.097    double_dds_i/dds_ampl/U0/data_a_out_s_reg[7]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl/U0/data_a_out_s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.456ns (6.518%)  route 6.540ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         6.540    11.817    double_dds_i/dds_ampl/U0/ref_rst_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.496    12.408    double_dds_i/dds_ampl/U0/ref_clk_i
    SLICE_X10Y57         FDRE                                         r  double_dds_i/dds_ampl/U0/data_a_out_s_reg[8]/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.524    12.097    double_dds_i/dds_ampl/U0/data_a_out_s_reg[8]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/mixer_sin_1/U0/redim_inst/data_out_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.456ns (6.537%)  route 6.520ns (93.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         6.520    11.797    double_dds_i/mixer_sin_1/U0/redim_inst/data1_rst_i
    SLICE_X12Y57         FDRE                                         r  double_dds_i/mixer_sin_1/U0/redim_inst/data_out_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.496    12.408    double_dds_i/mixer_sin_1/U0/redim_inst/data1_clk_i
    SLICE_X12Y57         FDRE                                         r  double_dds_i/mixer_sin_1/U0/redim_inst/data_out_s_reg[10]/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X12Y57         FDRE (Setup_fdre_C_R)       -0.524    12.097    double_dds_i/mixer_sin_1/U0/redim_inst/data_out_s_reg[10]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/mixer_sin_1/U0/redim_inst/data_out_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.456ns (6.537%)  route 6.520ns (93.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         6.520    11.797    double_dds_i/mixer_sin_1/U0/redim_inst/data1_rst_i
    SLICE_X12Y57         FDRE                                         r  double_dds_i/mixer_sin_1/U0/redim_inst/data_out_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.496    12.408    double_dds_i/mixer_sin_1/U0/redim_inst/data1_clk_i
    SLICE_X12Y57         FDRE                                         r  double_dds_i/mixer_sin_1/U0/redim_inst/data_out_s_reg[11]/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X12Y57         FDRE (Setup_fdre_C_R)       -0.524    12.097    double_dds_i/mixer_sin_1/U0/redim_inst/data_out_s_reg[11]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  0.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/cpt_step_syn/flipflops_vect_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.228%)  route 0.147ns (36.772%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.560     1.615    double_dds_i/nco_counter_2/U0/cpt_step_syn/ref_clk_i
    SLICE_X21Y46         FDRE                                         r  double_dds_i/nco_counter_2/U0/cpt_step_syn/flipflops_vect_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  double_dds_i/nco_counter_2/U0/cpt_step_syn/flipflops_vect_reg[2][22]/Q
                         net (fo=1, routed)           0.147     1.903    double_dds_i/nco_counter_2/U0/pinc_syn/out[22]
    SLICE_X23Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.948 r  double_dds_i/nco_counter_2/U0/pinc_syn/counter_s[20]_i_3/O
                         net (fo=1, routed)           0.000     1.948    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[23]_1[2]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.014 r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.014    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[20]_i_1_n_5
    SLICE_X23Y47         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.829     1.975    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X23Y47         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[22]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.105     1.985    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.427%)  route 0.068ns (15.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.567     1.622    double_dds_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X8Y49          FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.786 r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[17]/Q
                         net (fo=2, routed)           0.067     1.853    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[19]_0[1]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.003 r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.057 r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.057    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[20]_i_1_n_7
    SLICE_X8Y50          FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.834     1.980    double_dds_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X8Y50          FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[20]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     2.024    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.342ns (83.254%)  route 0.069ns (16.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.561     1.616    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X23Y49         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[29]/Q
                         net (fo=6, routed)           0.068     1.825    double_dds_i/nco_counter_2/U0/nco_inst1/counter_scale_s[1]
    SLICE_X23Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.972 r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[28]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[32]_i_1_n_7
    SLICE_X23Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.828     1.974    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X23Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[32]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     1.989    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.380ns (84.879%)  route 0.068ns (15.121%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.567     1.622    double_dds_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X8Y49          FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.786 r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[17]/Q
                         net (fo=2, routed)           0.067     1.853    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[19]_0[1]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.003 r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[16]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.070 r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.070    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[20]_i_1_n_5
    SLICE_X8Y50          FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.834     1.980    double_dds_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X8Y50          FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[22]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     2.024    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.353ns (83.691%)  route 0.069ns (16.309%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.561     1.616    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X23Y49         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[29]/Q
                         net (fo=6, routed)           0.068     1.825    double_dds_i/nco_counter_2/U0/nco_inst1/counter_scale_s[1]
    SLICE_X23Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.972 r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[28]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[32]_i_1_n_5
    SLICE_X23Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.828     1.974    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X23Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[34]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     1.989    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.061%)  route 0.261ns (64.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.558     1.613    double_dds_i/adc1_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y33         FDRE                                         r  double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[4]/Q
                         net (fo=2, routed)           0.261     2.015    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_i[4]
    RAMB36_X1Y5          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.861     2.007    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_clk_i
    RAMB36_X1Y5          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.961    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.836%)  route 0.264ns (65.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.558     1.613    double_dds_i/adc1_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y33         FDRE                                         r  double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[7]/Q
                         net (fo=2, routed)           0.264     2.018    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_i[7]
    RAMB36_X1Y5          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.861     2.007    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_clk_i
    RAMB36_X1Y5          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.961    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.781%)  route 0.264ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.558     1.613    double_dds_i/adc1_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y33         FDRE                                         r  double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[6]/Q
                         net (fo=2, routed)           0.264     2.019    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_i[6]
    RAMB36_X1Y5          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.861     2.007    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_clk_i
    RAMB36_X1Y5          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.961    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.629%)  route 0.266ns (65.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.557     1.612    double_dds_i/adc1_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y32         FDRE                                         r  double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[2]/Q
                         net (fo=2, routed)           0.266     2.019    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_i[2]
    RAMB36_X1Y5          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.861     2.007    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_clk_i
    RAMB36_X1Y5          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.961    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/cpt_step_syn/flipflops_vect_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.285ns (66.040%)  route 0.147ns (33.960%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.560     1.615    double_dds_i/nco_counter_2/U0/cpt_step_syn/ref_clk_i
    SLICE_X21Y46         FDRE                                         r  double_dds_i/nco_counter_2/U0/cpt_step_syn/flipflops_vect_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  double_dds_i/nco_counter_2/U0/cpt_step_syn/flipflops_vect_reg[2][22]/Q
                         net (fo=1, routed)           0.147     1.903    double_dds_i/nco_counter_2/U0/pinc_syn/out[22]
    SLICE_X23Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.948 r  double_dds_i/nco_counter_2/U0/pinc_syn/counter_s[20]_i_3/O
                         net (fo=1, routed)           0.000     1.948    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[23]_1[2]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.047 r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.047    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[20]_i_1_n_4
    SLICE_X23Y47         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.829     1.975    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X23Y47         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[23]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.105     1.985    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phys_interface_0_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10    double_dds_i/nco_counter_2/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10    double_dds_i/nco_counter_2/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10    double_dds_i/nco_counter_1/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10    double_dds_i/nco_counter_1/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11    double_dds_i/nco_counter_1/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11    double_dds_i/nco_counter_1/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y34    double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y34    double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y35    double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y35    double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y49     double_dds_i/nco_counter_1/U0/cpt_off_syn/flipflops_vect_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y34    double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y34    double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y36    double_dds_i/adc1_offset/U0/offset_syn/flipflops_reg[0][11]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y25    double_dds_i/adc2_offset/U0/add_constRealLogic/data_en_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y24    double_dds_i/adc2_offset/U0/offset_syn/flipflops_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y24    double_dds_i/adc2_offset/U0/offset_syn/flipflops_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y24    double_dds_i/adc2_offset/U0/offset_syn/flipflops_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y46    double_dds_i/dds2_offset/U0/offset_syn/flipflops_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y46    double_dds_i/dds2_offset/U0/offset_syn/flipflops_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y46    double_dds_i/dds2_offset/U0/offset_syn/flipflops_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y45    double_dds_i/nco_counter_2/U0/cpt_step_syn/flipflops_vect_reg[0][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.456ns (18.660%)  route 1.988ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.988     7.348    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y80         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.456ns (18.826%)  route 1.966ns (81.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.966     7.326    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y86         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.456ns (18.813%)  route 1.968ns (81.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.968     7.328    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y92         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.456ns (18.830%)  route 1.966ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.966     7.326    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y91         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.065%)  route 1.936ns (80.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.936     7.296    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y81         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.073%)  route 1.935ns (80.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.935     7.295    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y82         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.067%)  route 1.936ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.936     7.296    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y64         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.121%)  route 1.929ns (80.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.929     7.289    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y69         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.456ns (19.193%)  route 1.920ns (80.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.920     7.280    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y66         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.456ns (19.196%)  route 1.919ns (80.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.919     7.280    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y85         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.814%)  route 0.477ns (77.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          0.477     2.263    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y57         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.150    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.775%)  route 0.399ns (68.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.558     1.613    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X18Y62         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_fdre_C_Q)         0.141     1.754 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/Q
                         net (fo=1, routed)           0.399     2.154    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[6]
    SLICE_X32Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.199 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.199    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[6]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.825     1.971    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X32Y63         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.121     1.997    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.629%)  route 0.442ns (70.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.559     1.614    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X18Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/Q
                         net (fo=1, routed)           0.442     2.197    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[9]
    SLICE_X32Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.242 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.242    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[9]_i_1_n_0
    SLICE_X32Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.828     1.974    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X32Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.121     2.000    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.581%)  route 0.443ns (70.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.559     1.614    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X18Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[8]/Q
                         net (fo=1, routed)           0.443     2.198    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[8]
    SLICE_X32Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.243 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000     2.243    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[8]_i_1_n_0
    SLICE_X32Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.828     1.974    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X32Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.121     2.000    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.316%)  route 0.495ns (72.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.558     1.613    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X19Y62         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y62         FDRE (Prop_fdre_C_Q)         0.141     1.754 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[10]/Q
                         net (fo=1, routed)           0.495     2.249    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[10]
    SLICE_X32Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.294 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.000     2.294    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[10]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.825     1.971    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X32Y63         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.120     1.996    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.601%)  route 0.660ns (82.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          0.660     2.446    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y70         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.144    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.647%)  route 0.512ns (73.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.559     1.614    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X19Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y60         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/Q
                         net (fo=1, routed)           0.512     2.267    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[11]
    SLICE_X32Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.312 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000     2.312    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[11]_i_1_n_0
    SLICE_X32Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.828     1.974    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X32Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.120     1.999    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.317%)  route 0.521ns (73.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.559     1.614    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X18Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[7]/Q
                         net (fo=1, routed)           0.521     2.276    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[7]
    SLICE_X32Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.321 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.000     2.321    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[7]_i_1_n_0
    SLICE_X32Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.828     1.974    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X32Y60         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[7]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.121     2.000    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.752%)  route 0.538ns (79.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.558     1.613    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X19Y62         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y62         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/Q
                         net (fo=1, routed)           0.538     2.293    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[13]
    SLICE_X33Y71         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.818     1.964    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X33Y71         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.070     1.939    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.903%)  route 0.561ns (75.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.558     1.613    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X18Y62         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_fdre_C_Q)         0.141     1.754 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/Q
                         net (fo=1, routed)           0.561     2.315    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[5]
    SLICE_X32Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000     2.360    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[5]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.825     1.971    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X32Y63         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.121     1.997    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y63    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y60    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y68    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y68    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y68    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y68    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y63    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y63    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y60    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y60    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y71    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y60    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y71    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y71    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y71    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y71    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y60    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y60    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y60    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X19Y60    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.478ns (7.340%)  route 6.035ns (92.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.035     9.495    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X4Y53          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.541    10.733    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X4Y53          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[36]/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.695    10.029    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[36]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.478ns (7.340%)  route 6.035ns (92.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.035     9.495    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X4Y53          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.541    10.733    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X4Y53          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[37]/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.695    10.029    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[37]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.478ns (7.340%)  route 6.035ns (92.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.035     9.495    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X4Y53          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.541    10.733    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X4Y53          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[38]/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.695    10.029    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[38]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.478ns (7.340%)  route 6.035ns (92.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.035     9.495    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X4Y53          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.541    10.733    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X4Y53          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[62]/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.695    10.029    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[62]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.057ns (32.063%)  route 4.358ns (67.937%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.414     5.821    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y41         LUT5 (Prop_lut5_I3_O)        0.124     5.945 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.421     6.366    double_dds_i/nco_counter_2/U0/handle_comm/s00_axi_wvalid
    SLICE_X18Y40         LUT4 (Prop_lut4_I2_O)        0.117     6.483 r  double_dds_i/nco_counter_2/U0/handle_comm/max_accum_low_s[31]_i_2/O
                         net (fo=14, routed)          0.744     7.227    double_dds_i/nco_counter_2/U0/handle_comm/write_en_s
    SLICE_X18Y44         LUT5 (Prop_lut5_I1_O)        0.332     7.559 r  double_dds_i/nco_counter_2/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=38, routed)          0.899     8.458    double_dds_i/nco_counter_2/U0/handle_comm/addr_s[0]
    SLICE_X19Y43         LUT4 (Prop_lut4_I3_O)        0.150     8.608 r  double_dds_i/nco_counter_2/U0/handle_comm/cpt_off_s[31]_i_1/O
                         net (fo=32, routed)          0.880     9.488    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[31]_0[0]
    SLICE_X25Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X25Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[6]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X25Y50         FDRE (Setup_fdre_C_CE)      -0.407    10.262    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.057ns (32.063%)  route 4.358ns (67.937%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.414     5.821    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y41         LUT5 (Prop_lut5_I3_O)        0.124     5.945 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.421     6.366    double_dds_i/nco_counter_2/U0/handle_comm/s00_axi_wvalid
    SLICE_X18Y40         LUT4 (Prop_lut4_I2_O)        0.117     6.483 r  double_dds_i/nco_counter_2/U0/handle_comm/max_accum_low_s[31]_i_2/O
                         net (fo=14, routed)          0.744     7.227    double_dds_i/nco_counter_2/U0/handle_comm/write_en_s
    SLICE_X18Y44         LUT5 (Prop_lut5_I1_O)        0.332     7.559 r  double_dds_i/nco_counter_2/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=38, routed)          0.899     8.458    double_dds_i/nco_counter_2/U0/handle_comm/addr_s[0]
    SLICE_X19Y43         LUT4 (Prop_lut4_I3_O)        0.150     8.608 r  double_dds_i/nco_counter_2/U0/handle_comm/cpt_off_s[31]_i_1/O
                         net (fo=32, routed)          0.880     9.488    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[31]_0[0]
    SLICE_X25Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X25Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[7]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X25Y50         FDRE (Setup_fdre_C_CE)      -0.407    10.262    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.057ns (32.063%)  route 4.358ns (67.937%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.414     5.821    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y41         LUT5 (Prop_lut5_I3_O)        0.124     5.945 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.421     6.366    double_dds_i/nco_counter_2/U0/handle_comm/s00_axi_wvalid
    SLICE_X18Y40         LUT4 (Prop_lut4_I2_O)        0.117     6.483 r  double_dds_i/nco_counter_2/U0/handle_comm/max_accum_low_s[31]_i_2/O
                         net (fo=14, routed)          0.744     7.227    double_dds_i/nco_counter_2/U0/handle_comm/write_en_s
    SLICE_X18Y44         LUT5 (Prop_lut5_I1_O)        0.332     7.559 r  double_dds_i/nco_counter_2/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=38, routed)          0.899     8.458    double_dds_i/nco_counter_2/U0/handle_comm/addr_s[0]
    SLICE_X19Y43         LUT4 (Prop_lut4_I3_O)        0.150     8.608 r  double_dds_i/nco_counter_2/U0/handle_comm/cpt_off_s[31]_i_1/O
                         net (fo=32, routed)          0.880     9.488    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[31]_0[0]
    SLICE_X25Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X25Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[8]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X25Y50         FDRE (Setup_fdre_C_CE)      -0.407    10.262    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[8]
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.478ns (7.668%)  route 5.755ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        5.755     9.215    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X4Y51          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.542    10.734    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X4Y51          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[24]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X4Y51          FDRE (Setup_fdre_C_R)       -0.695    10.030    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[24]
  -------------------------------------------------------------------
                         required time                         10.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.478ns (7.668%)  route 5.755ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        5.755     9.215    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X4Y51          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.542    10.734    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X4Y51          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[26]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X4Y51          FDRE (Setup_fdre_C_R)       -0.695    10.030    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[26]
  -------------------------------------------------------------------
                         required time                         10.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.478ns (7.668%)  route 5.755ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        5.755     9.215    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X4Y51          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.542    10.734    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X4Y51          FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[27]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X4Y51          FDRE (Setup_fdre_C_R)       -0.695    10.030    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[27]
  -------------------------------------------------------------------
                         required time                         10.030    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  0.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.982%)  route 0.181ns (55.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.584     0.925    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.181     1.254    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X4Y49          SRL16E                                       r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.854     1.224    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.236    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.008%)  route 0.218ns (62.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.583     0.924    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.128     1.052 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.218     1.269    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X4Y49          SRL16E                                       r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.854     1.224    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     1.244    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/cpt_step_syn/sync_vect_stage0_s_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.911%)  route 0.241ns (63.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.561     0.902    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y49         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[33]/Q
                         net (fo=2, routed)           0.241     1.283    double_dds_i/nco_counter_2/U0/cpt_step_syn/Q[33]
    SLICE_X23Y53         FDRE                                         r  double_dds_i/nco_counter_2/U0/cpt_step_syn/sync_vect_stage0_s_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.827     1.197    double_dds_i/nco_counter_2/U0/cpt_step_syn/s00_axi_aclk
    SLICE_X23Y53         FDRE                                         r  double_dds_i/nco_counter_2/U0/cpt_step_syn/sync_vect_stage0_s_reg[33]/C
                         clock pessimism             -0.029     1.168    
    SLICE_X23Y53         FDRE (Hold_fdre_C_D)         0.071     1.239    double_dds_i/nco_counter_2/U0/cpt_step_syn/sync_vect_stage0_s_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.726%)  route 0.318ns (71.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.565     0.906    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y52         FDRE                                         r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.318     1.351    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X10Y42         SRLC32E                                      r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.833     1.203    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y42         SRLC32E                                      r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.029     1.174    
    SLICE_X10Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.303    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.227ns (51.984%)  route 0.210ns (48.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.584     0.925    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.210     1.262    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[28]
    SLICE_X2Y47          LUT4 (Prop_lut4_I0_O)        0.099     1.361 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.361    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X2Y47          FDRE                                         r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.854     1.224    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y47          FDRE                                         r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.092     1.287    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/cpt_off_syn/sync_vect_stage0_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.874%)  route 0.228ns (58.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.560     0.901    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y44         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[10]/Q
                         net (fo=2, routed)           0.228     1.292    double_dds_i/nco_counter_2/U0/cpt_off_syn/Q[10]
    SLICE_X22Y45         FDRE                                         r  double_dds_i/nco_counter_2/U0/cpt_off_syn/sync_vect_stage0_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.828     1.198    double_dds_i/nco_counter_2/U0/cpt_off_syn/s00_axi_aclk
    SLICE_X22Y45         FDRE                                         r  double_dds_i/nco_counter_2/U0/cpt_off_syn/sync_vect_stage0_s_reg[10]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.046     1.210    double_dds_i/nco_counter_2/U0/cpt_off_syn/sync_vect_stage0_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.475%)  route 0.262ns (58.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.564     0.905    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X17Y49         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[24]/Q
                         net (fo=2, routed)           0.262     1.308    double_dds_i/nco_counter_2/U0/wb_nco_inst/Q[24]
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.353 r  double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s[24]_i_1/O
                         net (fo=1, routed)           0.000     1.353    double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s[24]
    SLICE_X17Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.831     1.201    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X17Y50         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s_reg[24]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.378%)  route 0.339ns (70.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.565     0.906    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y52         FDRE                                         r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.339     1.386    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X10Y45         SRLC32E                                      r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.834     1.204    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y45         SRLC32E                                      r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.580     0.921    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y37          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.054     1.116    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.161 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.161    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0_n_0
    SLICE_X0Y37          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.847     1.217    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y37          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.283     0.934    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.121     1.055    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.046%)  route 0.256ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.558     0.899    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X20Y38         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDCE (Prop_fdce_C_Q)         0.164     1.062 r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[13]/Q
                         net (fo=1, routed)           0.256     1.319    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s[13]
    SLICE_X26Y38         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.829     1.199    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X26Y38         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X26Y38         FDCE (Hold_fdce_C_D)         0.046     1.211    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_dds_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X17Y37   double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y37   double_dds_i/ps7_rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y42   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y42   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y42   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y45   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y45   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.456ns (10.049%)  route 4.082ns (89.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         4.082     9.359    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y0          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.557    12.469    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y0          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/C
                         clock pessimism              0.364    12.833    
                         clock uncertainty           -0.035    12.797    
    ILOGIC_X0Y0          FDCE (Recov_fdce_C_CLR)     -0.795    12.002    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.456ns (10.076%)  route 4.069ns (89.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         4.069     9.347    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y1          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.557    12.469    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y1          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/C
                         clock pessimism              0.364    12.833    
                         clock uncertainty           -0.035    12.797    
    ILOGIC_X0Y1          FDCE (Recov_fdce_C_CLR)     -0.795    12.002    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.456ns (10.432%)  route 3.915ns (89.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.915     9.192    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y3          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.556    12.468    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y3          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/C
                         clock pessimism              0.364    12.832    
                         clock uncertainty           -0.035    12.796    
    ILOGIC_X0Y3          FDCE (Recov_fdce_C_CLR)     -0.795    12.001    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.456ns (10.781%)  route 3.774ns (89.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.774     9.051    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y4          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.556    12.468    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y4          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/C
                         clock pessimism              0.364    12.832    
                         clock uncertainty           -0.035    12.796    
    ILOGIC_X0Y4          FDCE (Recov_fdce_C_CLR)     -0.795    12.001    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.456ns (10.813%)  route 3.761ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.761     9.038    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y5          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.555    12.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y5          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/C
                         clock pessimism              0.364    12.831    
                         clock uncertainty           -0.035    12.795    
    ILOGIC_X0Y5          FDCE (Recov_fdce_C_CLR)     -0.795    12.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.456ns (11.217%)  route 3.609ns (88.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.609     8.886    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y6          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.555    12.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y6          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/C
                         clock pessimism              0.364    12.831    
                         clock uncertainty           -0.035    12.795    
    ILOGIC_X0Y6          FDCE (Recov_fdce_C_CLR)     -0.795    12.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.456ns (11.697%)  route 3.443ns (88.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.443     8.720    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y9          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.554    12.466    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y9          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/C
                         clock pessimism              0.364    12.830    
                         clock uncertainty           -0.035    12.794    
    ILOGIC_X0Y9          FDCE (Recov_fdce_C_CLR)     -0.795    11.999    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.456ns (11.916%)  route 3.371ns (88.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.371     8.648    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y13         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.551    12.463    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y13         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.364    12.827    
                         clock uncertainty           -0.035    12.791    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.795    11.996    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.456ns (12.203%)  route 3.281ns (87.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.281     8.558    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y49         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.557    12.469    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y49         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/C
                         clock pessimism              0.364    12.833    
                         clock uncertainty           -0.035    12.797    
    ILOGIC_X0Y49         FDCE (Recov_fdce_C_CLR)     -0.795    12.002    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.456ns (12.341%)  route 3.239ns (87.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.660     4.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.277 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.239     8.516    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y14         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.551    12.463    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y14         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/C
                         clock pessimism              0.364    12.827    
                         clock uncertainty           -0.035    12.791    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -0.795    11.996    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  3.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.527%)  route 0.337ns (70.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.554     1.609    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         0.337     2.087    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    SLICE_X20Y26         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.815     1.961    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    SLICE_X20Y26         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/C
                         clock pessimism             -0.095     1.866    
    SLICE_X20Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.799    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.141ns (13.370%)  route 0.914ns (86.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.554     1.609    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         0.914     2.664    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y34         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.852     1.998    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y34         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y34         FDCE (Remov_fdce_C_CLR)     -0.207     1.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.141ns (12.660%)  route 0.973ns (87.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.554     1.609    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         0.973     2.723    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y33         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.852     1.998    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y33         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[5]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y33         FDCE (Remov_fdce_C_CLR)     -0.207     1.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.141ns (12.613%)  route 0.977ns (87.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.554     1.609    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         0.977     2.727    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y35         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.852     1.998    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y35         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y35         FDCE (Remov_fdce_C_CLR)     -0.207     1.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[12]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.141ns (12.070%)  route 1.027ns (87.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.554     1.609    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.027     2.777    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y32         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.850     1.996    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y32         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[12]/C
                         clock pessimism             -0.324     1.672    
    ILOGIC_X0Y32         FDCE (Remov_fdce_C_CLR)     -0.207     1.465    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.141ns (11.937%)  route 1.040ns (88.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.554     1.609    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.040     2.790    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y36         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.852     1.998    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y36         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y36         FDCE (Remov_fdce_C_CLR)     -0.207     1.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[11]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.959%)  route 1.038ns (88.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.554     1.609    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.038     2.788    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y30         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.848     1.994    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y30         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[11]/C
                         clock pessimism             -0.324     1.670    
    ILOGIC_X0Y30         FDCE (Remov_fdce_C_CLR)     -0.207     1.463    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.141ns (11.320%)  route 1.105ns (88.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.554     1.609    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.105     2.855    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y29         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.848     1.994    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y29         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]/C
                         clock pessimism             -0.324     1.670    
    ILOGIC_X0Y29         FDCE (Remov_fdce_C_CLR)     -0.207     1.463    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.141ns (10.808%)  route 1.164ns (89.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.554     1.609    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.164     2.914    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y39         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y39         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/C
                         clock pessimism             -0.324     1.676    
    ILOGIC_X0Y39         FDCE (Remov_fdce_C_CLR)     -0.207     1.469    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.141ns (10.308%)  route 1.227ns (89.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.554     1.609    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X25Y32         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.227     2.977    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y40         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y40         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/C
                         clock pessimism             -0.324     1.676    
    ILOGIC_X0Y40         FDCE (Remov_fdce_C_CLR)     -0.207     1.469    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  1.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.478ns (9.162%)  route 4.739ns (90.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        4.739     8.199    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X22Y51         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X22Y51         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[11]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X22Y51         FDCE (Recov_fdce_C_CLR)     -0.576    10.093    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.478ns (9.162%)  route 4.739ns (90.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        4.739     8.199    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X22Y51         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X22Y51         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[3]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X22Y51         FDCE (Recov_fdce_C_CLR)     -0.576    10.093    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.478ns (9.162%)  route 4.739ns (90.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        4.739     8.199    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X22Y51         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X22Y51         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[4]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X22Y51         FDCE (Recov_fdce_C_CLR)     -0.576    10.093    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 0.478ns (9.280%)  route 4.673ns (90.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        4.673     8.133    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X15Y51         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.492    10.684    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[0]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X15Y51         FDCE (Recov_fdce_C_CLR)     -0.576    10.099    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 0.478ns (9.280%)  route 4.673ns (90.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        4.673     8.133    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X15Y51         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.492    10.684    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X15Y51         FDCE (Recov_fdce_C_CLR)     -0.576    10.099    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 0.478ns (9.280%)  route 4.673ns (90.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        4.673     8.133    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X15Y51         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.492    10.684    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[6]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X15Y51         FDCE (Recov_fdce_C_CLR)     -0.576    10.099    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.478ns (9.322%)  route 4.650ns (90.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        4.650     8.110    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X19Y52         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.491    10.683    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X19Y52         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[10]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X19Y52         FDCE (Recov_fdce_C_CLR)     -0.576    10.098    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.478ns (9.322%)  route 4.650ns (90.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        4.650     8.110    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X19Y52         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.491    10.683    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X19Y52         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[11]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X19Y52         FDCE (Recov_fdce_C_CLR)     -0.576    10.098    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.478ns (9.322%)  route 4.650ns (90.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        4.650     8.110    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X19Y52         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.491    10.683    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X19Y52         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[12]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X19Y52         FDCE (Recov_fdce_C_CLR)     -0.576    10.098    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[12]
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[34]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.478ns (9.322%)  route 4.650ns (90.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.674     2.982    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        4.650     8.110    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X19Y52         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.491    10.683    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X19Y52         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[34]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X19Y52         FDCE (Recov_fdce_C_CLR)     -0.576    10.098    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[34]
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  1.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.148ns (20.953%)  route 0.558ns (79.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.562     0.903    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.051 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.558     1.609    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X26Y40         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.830     1.200    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X26Y40         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[16]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X26Y40         FDCE (Remov_fdce_C_CLR)     -0.145     1.021    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.148ns (18.624%)  route 0.647ns (81.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.562     0.903    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.051 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.647     1.697    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X28Y44         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.831     1.201    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X28Y44         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[14]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X28Y44         FDCE (Remov_fdce_C_CLR)     -0.120     1.047    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.148ns (18.185%)  route 0.666ns (81.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.562     0.903    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.051 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.666     1.716    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X28Y43         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.831     1.201    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X28Y43         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[5]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X28Y43         FDCE (Remov_fdce_C_CLR)     -0.120     1.047    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.148ns (18.185%)  route 0.666ns (81.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.562     0.903    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.051 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.666     1.716    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X28Y43         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.831     1.201    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X28Y43         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[6]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X28Y43         FDCE (Remov_fdce_C_CLR)     -0.120     1.047    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.686%)  route 0.644ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.562     0.903    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.051 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.644     1.695    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X27Y46         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.831     1.201    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X27Y46         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X27Y46         FDCE (Remov_fdce_C_CLR)     -0.145     1.022    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.686%)  route 0.644ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.562     0.903    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.051 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.644     1.695    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X27Y46         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.831     1.201    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X27Y46         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[1]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X27Y46         FDCE (Remov_fdce_C_CLR)     -0.145     1.022    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[40]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.686%)  route 0.644ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.562     0.903    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.051 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.644     1.695    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X27Y46         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.831     1.201    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X27Y46         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[40]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X27Y46         FDCE (Remov_fdce_C_CLR)     -0.145     1.022    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.686%)  route 0.644ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.562     0.903    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.051 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.644     1.695    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X27Y46         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.831     1.201    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X27Y46         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[5]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X27Y46         FDCE (Remov_fdce_C_CLR)     -0.145     1.022    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.686%)  route 0.644ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.562     0.903    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.051 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.644     1.695    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X27Y46         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.831     1.201    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X27Y46         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X27Y46         FDCE (Remov_fdce_C_CLR)     -0.145     1.022    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.686%)  route 0.644ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.562     0.903    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.051 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.644     1.695    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X27Y46         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.831     1.201    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X27Y46         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[7]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X27Y46         FDCE (Remov_fdce_C_CLR)     -0.145     1.022    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.673    





