// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="DelayAndSum_DelayAndSum,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu48dr-ffvg1517-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.587000,HLS_SYN_LAT=27,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3916,HLS_SYN_LUT=12862,HLS_VERSION=2024_1}" *)

module DelayAndSum (
        ap_clk,
        ap_rst_n,
        in1_real_TDATA,
        in1_real_TVALID,
        in1_real_TREADY,
        in1_imag_TDATA,
        in1_imag_TVALID,
        in1_imag_TREADY,
        in2_real_TDATA,
        in2_real_TVALID,
        in2_real_TREADY,
        in2_imag_TDATA,
        in2_imag_TVALID,
        in2_imag_TREADY,
        in3_real_TDATA,
        in3_real_TVALID,
        in3_real_TREADY,
        in3_imag_TDATA,
        in3_imag_TVALID,
        in3_imag_TREADY,
        in4_real_TDATA,
        in4_real_TVALID,
        in4_real_TREADY,
        in4_imag_TDATA,
        in4_imag_TVALID,
        in4_imag_TREADY,
        out_real_TDATA,
        out_real_TVALID,
        out_real_TREADY,
        out_imag_TDATA,
        out_imag_TVALID,
        out_imag_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [15:0] in1_real_TDATA;
input   in1_real_TVALID;
output   in1_real_TREADY;
input  [15:0] in1_imag_TDATA;
input   in1_imag_TVALID;
output   in1_imag_TREADY;
input  [15:0] in2_real_TDATA;
input   in2_real_TVALID;
output   in2_real_TREADY;
input  [15:0] in2_imag_TDATA;
input   in2_imag_TVALID;
output   in2_imag_TREADY;
input  [15:0] in3_real_TDATA;
input   in3_real_TVALID;
output   in3_real_TREADY;
input  [15:0] in3_imag_TDATA;
input   in3_imag_TVALID;
output   in3_imag_TREADY;
input  [15:0] in4_real_TDATA;
input   in4_real_TVALID;
output   in4_real_TREADY;
input  [15:0] in4_imag_TDATA;
input   in4_imag_TVALID;
output   in4_imag_TREADY;
output  [15:0] out_real_TDATA;
output   out_real_TVALID;
input   out_real_TREADY;
output  [15:0] out_imag_TDATA;
output   out_imag_TVALID;
input   out_imag_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg out_real_TVALID;
reg out_imag_TVALID;

 reg    ap_rst_n_inv;
wire   [11:0] phi;
wire   [15:0] fc;
wire   [15:0] xpos1;
wire   [15:0] xpos2;
wire   [15:0] xpos3;
wire   [15:0] xpos4;
wire    in1_real_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
wire    in1_imag_TDATA_blk_n;
wire    in2_real_TDATA_blk_n;
wire    in2_imag_TDATA_blk_n;
wire    in3_real_TDATA_blk_n;
wire    in3_imag_TDATA_blk_n;
wire    in4_real_TDATA_blk_n;
wire    in4_imag_TDATA_blk_n;
wire    out_real_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
wire    out_imag_TDATA_blk_n;
reg   [15:0] in1_real_buffer_reg_12013;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state27_pp0_stage0_iter26;
wire    regslice_both_out_real_U_apdone_blk;
wire    regslice_both_out_imag_U_apdone_blk;
reg    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter1_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter2_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter3_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter4_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter5_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter6_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter7_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter8_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter9_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter10_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter11_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter12_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter13_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter14_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter15_reg;
reg   [15:0] in1_real_buffer_reg_12013_pp0_iter16_reg;
reg   [15:0] in1_imag_buffer_reg_12018;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter1_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter2_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter3_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter4_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter5_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter6_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter7_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter8_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter9_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter10_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter11_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter12_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter13_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter14_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter15_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter16_reg;
reg   [15:0] in1_imag_buffer_reg_12018_pp0_iter17_reg;
reg   [15:0] in2_real_buffer_reg_12023;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter1_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter2_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter3_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter4_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter5_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter6_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter7_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter8_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter9_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter10_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter11_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter12_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter13_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter14_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter15_reg;
reg   [15:0] in2_real_buffer_reg_12023_pp0_iter16_reg;
reg  signed [15:0] in2_real_buffer_reg_12023_pp0_iter17_reg;
reg   [15:0] in2_imag_buffer_reg_12028;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter1_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter2_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter3_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter4_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter5_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter6_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter7_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter8_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter9_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter10_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter11_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter12_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter13_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter14_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter15_reg;
reg   [15:0] in2_imag_buffer_reg_12028_pp0_iter16_reg;
reg  signed [15:0] in2_imag_buffer_reg_12028_pp0_iter17_reg;
reg   [15:0] in3_real_buffer_reg_12033;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter1_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter2_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter3_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter4_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter5_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter6_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter7_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter8_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter9_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter10_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter11_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter12_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter13_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter14_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter15_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter16_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter17_reg;
reg   [15:0] in3_real_buffer_reg_12033_pp0_iter18_reg;
reg  signed [15:0] in3_real_buffer_reg_12033_pp0_iter19_reg;
reg   [15:0] in3_imag_buffer_reg_12038;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter1_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter2_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter3_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter4_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter5_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter6_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter7_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter8_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter9_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter10_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter11_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter12_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter13_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter14_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter15_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter16_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter17_reg;
reg   [15:0] in3_imag_buffer_reg_12038_pp0_iter18_reg;
reg  signed [15:0] in3_imag_buffer_reg_12038_pp0_iter19_reg;
reg   [15:0] in4_real_buffer_reg_12043;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter1_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter2_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter3_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter4_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter5_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter6_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter7_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter8_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter9_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter10_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter11_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter12_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter13_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter14_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter15_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter16_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter17_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter18_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter19_reg;
reg   [15:0] in4_real_buffer_reg_12043_pp0_iter20_reg;
reg  signed [15:0] in4_real_buffer_reg_12043_pp0_iter21_reg;
reg   [15:0] in4_imag_buffer_reg_12048;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter1_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter2_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter3_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter4_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter5_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter6_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter7_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter8_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter9_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter10_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter11_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter12_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter13_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter14_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter15_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter16_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter17_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter18_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter19_reg;
reg   [15:0] in4_imag_buffer_reg_12048_pp0_iter20_reg;
reg  signed [15:0] in4_imag_buffer_reg_12048_pp0_iter21_reg;
reg   [15:0] fc_read_reg_12053;
reg   [15:0] fc_read_reg_12053_pp0_iter1_reg;
reg   [15:0] fc_read_reg_12053_pp0_iter2_reg;
reg   [15:0] fc_read_reg_12053_pp0_iter3_reg;
reg   [15:0] fc_read_reg_12053_pp0_iter4_reg;
reg   [15:0] fc_read_reg_12053_pp0_iter5_reg;
reg   [15:0] fc_read_reg_12053_pp0_iter6_reg;
reg   [15:0] fc_read_reg_12053_pp0_iter7_reg;
reg  signed [15:0] fc_read_reg_12053_pp0_iter8_reg;
reg   [15:0] xpos1_read_reg_12058;
reg   [15:0] xpos1_read_reg_12058_pp0_iter1_reg;
reg   [15:0] xpos1_read_reg_12058_pp0_iter2_reg;
reg   [15:0] xpos1_read_reg_12058_pp0_iter3_reg;
reg   [15:0] xpos1_read_reg_12058_pp0_iter4_reg;
reg   [15:0] xpos1_read_reg_12058_pp0_iter5_reg;
reg   [15:0] xpos1_read_reg_12058_pp0_iter6_reg;
reg   [15:0] xpos1_read_reg_12058_pp0_iter7_reg;
reg   [15:0] xpos1_read_reg_12058_pp0_iter8_reg;
reg   [15:0] xpos1_read_reg_12058_pp0_iter9_reg;
reg  signed [15:0] xpos1_read_reg_12058_pp0_iter10_reg;
reg   [15:0] xpos2_read_reg_12063;
reg   [15:0] xpos2_read_reg_12063_pp0_iter1_reg;
reg   [15:0] xpos2_read_reg_12063_pp0_iter2_reg;
reg   [15:0] xpos2_read_reg_12063_pp0_iter3_reg;
reg   [15:0] xpos2_read_reg_12063_pp0_iter4_reg;
reg   [15:0] xpos2_read_reg_12063_pp0_iter5_reg;
reg   [15:0] xpos2_read_reg_12063_pp0_iter6_reg;
reg   [15:0] xpos2_read_reg_12063_pp0_iter7_reg;
reg   [15:0] xpos2_read_reg_12063_pp0_iter8_reg;
reg   [15:0] xpos2_read_reg_12063_pp0_iter9_reg;
reg  signed [15:0] xpos2_read_reg_12063_pp0_iter10_reg;
reg   [15:0] xpos3_read_reg_12068;
reg   [15:0] xpos3_read_reg_12068_pp0_iter1_reg;
reg   [15:0] xpos3_read_reg_12068_pp0_iter2_reg;
reg   [15:0] xpos3_read_reg_12068_pp0_iter3_reg;
reg   [15:0] xpos3_read_reg_12068_pp0_iter4_reg;
reg   [15:0] xpos3_read_reg_12068_pp0_iter5_reg;
reg   [15:0] xpos3_read_reg_12068_pp0_iter6_reg;
reg   [15:0] xpos3_read_reg_12068_pp0_iter7_reg;
reg   [15:0] xpos3_read_reg_12068_pp0_iter8_reg;
reg   [15:0] xpos3_read_reg_12068_pp0_iter9_reg;
reg  signed [15:0] xpos3_read_reg_12068_pp0_iter10_reg;
reg   [15:0] xpos4_read_reg_12073;
reg   [15:0] xpos4_read_reg_12073_pp0_iter1_reg;
reg   [15:0] xpos4_read_reg_12073_pp0_iter2_reg;
reg   [15:0] xpos4_read_reg_12073_pp0_iter3_reg;
reg   [15:0] xpos4_read_reg_12073_pp0_iter4_reg;
reg   [15:0] xpos4_read_reg_12073_pp0_iter5_reg;
reg   [15:0] xpos4_read_reg_12073_pp0_iter6_reg;
reg   [15:0] xpos4_read_reg_12073_pp0_iter7_reg;
reg   [15:0] xpos4_read_reg_12073_pp0_iter8_reg;
reg   [15:0] xpos4_read_reg_12073_pp0_iter9_reg;
reg  signed [15:0] xpos4_read_reg_12073_pp0_iter10_reg;
wire   [11:0] inabs_fu_518_p3;
reg   [11:0] inabs_reg_12078;
wire   [8:0] trunc_ln42_fu_526_p1;
reg   [8:0] trunc_ln42_reg_12083;
reg   [8:0] trunc_ln42_reg_12083_pp0_iter1_reg;
reg   [8:0] trunc_ln42_reg_12083_pp0_iter2_reg;
reg   [1:0] k_reg_12088;
reg   [1:0] k_reg_12088_pp0_iter2_reg;
reg   [1:0] k_reg_12088_pp0_iter3_reg;
reg   [1:0] k_reg_12088_pp0_iter4_reg;
reg   [1:0] k_reg_12088_pp0_iter5_reg;
reg   [1:0] k_reg_12088_pp0_iter6_reg;
reg   [1:0] k_reg_12088_pp0_iter7_reg;
reg   [1:0] k_reg_12088_pp0_iter8_reg;
wire   [0:0] icmp_ln225_1_fu_617_p2;
reg   [0:0] icmp_ln225_1_reg_12106;
reg   [0:0] icmp_ln225_1_reg_12106_pp0_iter5_reg;
reg   [0:0] icmp_ln225_1_reg_12106_pp0_iter6_reg;
reg   [0:0] icmp_ln225_1_reg_12106_pp0_iter7_reg;
reg   [0:0] icmp_ln225_1_reg_12106_pp0_iter8_reg;
wire  signed [12:0] z_2_fu_628_p3;
reg  signed [12:0] z_2_reg_12111;
reg   [0:0] d_reg_12116;
wire   [13:0] tz_2_fu_822_p2;
reg   [13:0] tz_2_reg_12125;
wire   [0:0] d_3_fu_828_p3;
reg   [0:0] d_3_reg_12130;
wire   [12:0] tx_2_fu_888_p3;
reg   [12:0] tx_2_reg_12135;
wire   [12:0] ty_2_fu_896_p3;
reg   [12:0] ty_2_reg_12141;
reg   [8:0] tmp_2_reg_12147;
reg   [8:0] trunc_ln72_2_reg_12152;
wire   [12:0] tz_5_fu_1088_p2;
reg   [12:0] tz_5_reg_12157;
wire   [0:0] d_6_fu_1094_p3;
reg   [0:0] d_6_reg_12162;
wire   [12:0] tx_5_fu_1154_p3;
reg   [12:0] tx_5_reg_12167;
wire   [12:0] ty_5_fu_1162_p3;
reg   [12:0] ty_5_reg_12173;
reg   [5:0] tmp_9_reg_12179;
reg   [5:0] tmp_10_reg_12184;
wire   [12:0] tx_8_fu_1416_p3;
reg   [12:0] tx_8_reg_12189;
wire   [12:0] ty_8_fu_1424_p3;
reg   [12:0] ty_8_reg_12195;
wire   [12:0] tz_9_fu_1440_p2;
reg   [12:0] tz_9_reg_12201;
reg   [12:0] tz_9_reg_12201_pp0_iter8_reg;
reg   [0:0] d_10_reg_12207;
reg   [0:0] d_10_reg_12207_pp0_iter8_reg;
reg   [2:0] tmp_18_reg_12214;
reg   [2:0] tmp_19_reg_12219;
wire   [12:0] add_ln76_9_fu_1624_p2;
reg   [12:0] add_ln76_9_reg_12224;
wire   [12:0] add_ln81_fu_1702_p2;
reg   [12:0] add_ln81_reg_12229;
wire   [31:0] mul_ln13_fu_1711_p2;
reg  signed [31:0] mul_ln13_reg_12234;
wire   [9:0] outcos_2_fu_1801_p11;
reg  signed [9:0] outcos_2_reg_12239;
wire   [40:0] mul_ln13_1_fu_486_p2;
reg   [40:0] mul_ln13_1_reg_12244;
reg   [7:0] trunc_ln3_reg_12249;
reg   [7:0] trunc_ln13_2_reg_12256;
reg   [7:0] trunc_ln13_4_reg_12263;
reg   [7:0] trunc_ln13_4_reg_12263_pp0_iter12_reg;
reg   [7:0] trunc_ln13_4_reg_12263_pp0_iter13_reg;
reg   [7:0] trunc_ln13_6_reg_12270;
reg   [7:0] trunc_ln13_6_reg_12270_pp0_iter12_reg;
reg   [7:0] trunc_ln13_6_reg_12270_pp0_iter13_reg;
reg   [7:0] trunc_ln13_6_reg_12270_pp0_iter14_reg;
reg   [7:0] trunc_ln13_6_reg_12270_pp0_iter15_reg;
wire   [0:0] sign0_1_fu_1896_p2;
reg   [0:0] sign0_1_reg_12277;
reg   [0:0] sign0_1_reg_12277_pp0_iter13_reg;
reg   [0:0] sign0_1_reg_12277_pp0_iter14_reg;
reg   [0:0] sign0_1_reg_12277_pp0_iter15_reg;
reg   [0:0] sign0_1_reg_12277_pp0_iter16_reg;
wire   [7:0] inabs_1_fu_1906_p3;
reg   [7:0] inabs_1_reg_12282;
reg   [0:0] kint_1_reg_12287;
reg   [0:0] kint_1_reg_12287_pp0_iter13_reg;
reg   [0:0] kint_1_reg_12287_pp0_iter14_reg;
reg   [0:0] kint_1_reg_12287_pp0_iter15_reg;
reg   [0:0] kint_1_reg_12287_pp0_iter16_reg;
wire   [0:0] sign0_2_fu_1931_p2;
reg   [0:0] sign0_2_reg_12295;
reg   [0:0] sign0_2_reg_12295_pp0_iter13_reg;
reg   [0:0] sign0_2_reg_12295_pp0_iter14_reg;
reg   [0:0] sign0_2_reg_12295_pp0_iter15_reg;
reg   [0:0] sign0_2_reg_12295_pp0_iter16_reg;
reg   [0:0] sign0_2_reg_12295_pp0_iter17_reg;
wire   [7:0] inabs_2_fu_1941_p3;
reg   [7:0] inabs_2_reg_12300;
reg   [0:0] kint_2_reg_12305;
reg   [0:0] kint_2_reg_12305_pp0_iter13_reg;
reg   [0:0] kint_2_reg_12305_pp0_iter14_reg;
reg   [0:0] kint_2_reg_12305_pp0_iter15_reg;
reg   [0:0] kint_2_reg_12305_pp0_iter16_reg;
wire  signed [8:0] z_3_fu_2006_p4;
reg  signed [8:0] z_3_reg_12313;
reg   [0:0] d_12_reg_12318;
wire   [0:0] d_14_fu_2044_p3;
reg   [0:0] d_14_reg_12327;
wire   [0:0] d_15_fu_2066_p3;
reg   [0:0] d_15_reg_12335;
wire   [8:0] tz_14_fu_2082_p2;
reg   [8:0] tz_14_reg_12341;
reg   [0:0] d_17_reg_12346;
wire   [0:0] d_27_fu_2107_p3;
reg   [0:0] d_27_reg_12353;
wire   [9:0] tz_22_fu_2123_p2;
reg   [9:0] tz_22_reg_12361;
reg   [0:0] d_28_reg_12366;
reg  signed [8:0] z_6_reg_12373;
reg   [0:0] d_35_reg_12379;
reg   [7:0] z_7_reg_12388;
wire   [9:0] tz_15_fu_2501_p2;
reg   [9:0] tz_15_reg_12393;
wire   [0:0] d_18_fu_2507_p3;
reg   [0:0] d_18_reg_12398;
wire   [8:0] tx_15_fu_2653_p3;
reg   [8:0] tx_15_reg_12403;
wire   [8:0] ty_14_fu_2661_p3;
reg   [8:0] ty_14_reg_12409;
reg   [4:0] tmp_41_reg_12415;
reg   [4:0] trunc_ln72_8_reg_12420;
wire   [8:0] tx_16_fu_2689_p3;
reg   [8:0] tx_16_reg_12425;
wire   [8:0] ty_15_fu_2697_p3;
reg   [8:0] ty_15_reg_12431;
wire   [0:0] d_21_fu_2719_p3;
reg   [0:0] d_21_reg_12437;
reg   [3:0] trunc_ln71_2_reg_12443;
reg   [3:0] trunc_ln72_9_reg_12448;
wire   [0:0] d_23_fu_2761_p3;
reg   [0:0] d_23_reg_12453;
wire   [0:0] and_ln68_fu_2810_p2;
reg   [0:0] and_ln68_reg_12459;
reg   [0:0] and_ln68_reg_12459_pp0_iter15_reg;
reg   [0:0] and_ln68_reg_12459_pp0_iter16_reg;
wire   [9:0] tz_25_fu_3056_p2;
reg   [9:0] tz_25_reg_12464;
reg   [0:0] d_31_reg_12469;
wire   [8:0] add_ln76_24_fu_3098_p2;
reg   [8:0] add_ln76_24_reg_12476;
wire   [8:0] sub_ln77_26_fu_3104_p2;
reg   [8:0] sub_ln77_26_reg_12481;
wire   [8:0] sub_ln81_25_fu_3110_p2;
reg   [8:0] sub_ln81_25_reg_12486;
wire   [8:0] add_ln82_26_fu_3116_p2;
reg   [8:0] add_ln82_26_reg_12491;
wire   [0:0] d_37_fu_3155_p3;
reg   [0:0] d_37_reg_12496;
wire   [0:0] d_38_fu_3177_p3;
reg   [0:0] d_38_reg_12504;
wire   [8:0] tz_32_fu_3295_p2;
reg   [8:0] tz_32_reg_12510;
reg   [0:0] d_40_reg_12515;
wire   [9:0] tz_33_fu_3361_p2;
reg   [9:0] tz_33_reg_12522;
wire   [0:0] d_41_fu_3367_p3;
reg   [0:0] d_41_reg_12527;
wire   [8:0] tx_33_fu_3427_p3;
reg   [8:0] tx_33_reg_12532;
wire   [8:0] ty_31_fu_3435_p3;
reg   [8:0] ty_31_reg_12538;
reg   [4:0] tmp_104_reg_12544;
reg   [4:0] trunc_ln72_18_reg_12549;
wire  signed [8:0] z_8_fu_3463_p3;
reg  signed [8:0] z_8_reg_12554;
reg   [0:0] d_50_reg_12559;
wire   [0:0] sign0_3_fu_3477_p2;
reg   [0:0] sign0_3_reg_12568;
reg   [0:0] sign0_3_reg_12568_pp0_iter15_reg;
reg   [0:0] sign0_3_reg_12568_pp0_iter16_reg;
reg   [0:0] sign0_3_reg_12568_pp0_iter17_reg;
reg   [0:0] sign0_3_reg_12568_pp0_iter18_reg;
reg   [0:0] sign0_3_reg_12568_pp0_iter19_reg;
wire   [7:0] inabs_3_fu_3487_p3;
reg   [7:0] inabs_3_reg_12573;
reg   [0:0] kint_3_reg_12578;
reg   [0:0] kint_3_reg_12578_pp0_iter15_reg;
reg   [0:0] kint_3_reg_12578_pp0_iter16_reg;
reg   [0:0] kint_3_reg_12578_pp0_iter17_reg;
reg   [0:0] kint_3_reg_12578_pp0_iter18_reg;
wire   [8:0] tz_21_fu_3768_p2;
reg   [8:0] tz_21_reg_12586;
wire   [0:0] d_24_fu_3774_p3;
reg   [0:0] d_24_reg_12592;
wire   [8:0] tx_20_fu_3810_p3;
reg   [8:0] tx_20_reg_12597;
wire   [8:0] ty_19_fu_3817_p3;
reg   [8:0] ty_19_reg_12603;
reg   [1:0] trunc_ln71_4_reg_12609;
reg   [1:0] trunc_ln72_10_reg_12614;
wire   [8:0] tx_21_fu_3868_p3;
reg   [8:0] tx_21_reg_12619;
wire   [8:0] ty_20_fu_3876_p3;
reg   [8:0] ty_20_reg_12625;
reg   [1:0] tmp_59_reg_12631;
reg   [1:0] tmp_60_reg_12636;
wire   [8:0] tz_27_fu_4014_p2;
reg   [8:0] tz_27_reg_12641;
wire   [0:0] d_33_fu_4020_p3;
reg   [0:0] d_33_reg_12647;
wire   [8:0] ty_26_fu_4088_p3;
reg   [8:0] ty_26_reg_12652;
wire  signed [8:0] sext_ln58_75_fu_4106_p1;
reg  signed [8:0] sext_ln58_75_reg_12657;
wire   [8:0] add_ln76_27_fu_4124_p2;
reg   [8:0] add_ln76_27_reg_12662;
wire   [8:0] sub_ln77_29_fu_4130_p2;
reg   [8:0] sub_ln77_29_reg_12667;
reg   [0:0] tmp_85_reg_12673;
wire   [8:0] sub_ln81_28_fu_4144_p2;
reg   [8:0] sub_ln81_28_reg_12678;
reg   [0:0] tmp_88_reg_12683;
wire   [8:0] tx_34_fu_4388_p3;
reg   [8:0] tx_34_reg_12689;
wire   [8:0] ty_32_fu_4396_p3;
reg   [8:0] ty_32_reg_12695;
wire   [0:0] d_44_fu_4418_p3;
reg   [0:0] d_44_reg_12701;
reg   [3:0] trunc_ln71_5_reg_12707;
reg   [3:0] trunc_ln72_19_reg_12712;
wire   [0:0] d_46_fu_4550_p3;
reg   [0:0] d_46_reg_12717;
wire   [8:0] tz_39_fu_4618_p2;
reg   [8:0] tz_39_reg_12723;
wire   [0:0] d_47_fu_4624_p3;
reg   [0:0] d_47_reg_12729;
wire   [8:0] tx_39_fu_4708_p3;
reg   [8:0] tx_39_reg_12734;
wire   [8:0] ty_37_fu_4716_p3;
reg   [8:0] ty_37_reg_12740;
reg   [1:0] tmp_122_reg_12746;
reg   [1:0] tmp_123_reg_12751;
wire   [0:0] and_ln68_1_fu_4749_p2;
reg   [0:0] and_ln68_1_reg_12756;
reg   [0:0] and_ln68_1_reg_12756_pp0_iter16_reg;
wire   [9:0] tz_42_fu_4933_p2;
reg   [9:0] tz_42_reg_12761;
wire   [0:0] d_53_fu_4939_p3;
reg   [0:0] d_53_reg_12766;
wire   [8:0] tx_43_fu_4999_p3;
reg   [8:0] tx_43_reg_12771;
wire   [8:0] ty_40_fu_5007_p3;
reg   [8:0] ty_40_reg_12777;
reg   [4:0] tmp_138_reg_12783;
reg   [4:0] trunc_ln72_25_reg_12788;
reg  signed [8:0] z_9_reg_12793;
reg   [0:0] d_58_reg_12799;
reg   [7:0] z_10_reg_12808;
wire   [8:0] add_ln76_20_fu_5195_p2;
reg   [8:0] add_ln76_20_reg_12813;
wire   [8:0] sub_ln81_21_fu_5271_p2;
reg   [8:0] sub_ln81_21_reg_12818;
wire   [8:0] outcos_3_fu_5476_p2;
reg   [8:0] outcos_3_reg_12823;
wire   [8:0] outsin_fu_5642_p3;
reg   [8:0] outsin_reg_12828;
wire   [8:0] outsin_1_fu_5650_p2;
reg   [8:0] outsin_1_reg_12833;
wire   [8:0] tx_38_fu_5748_p3;
reg   [8:0] tx_38_reg_12838;
wire   [8:0] ty_36_fu_5755_p3;
reg   [8:0] ty_36_reg_12844;
reg   [1:0] trunc_ln71_7_reg_12850;
reg   [1:0] trunc_ln72_22_reg_12855;
wire   [8:0] outcos_5_fu_5991_p2;
reg   [8:0] outcos_5_reg_12860;
wire   [8:0] tz_45_fu_6161_p2;
reg   [8:0] tz_45_reg_12865;
wire   [0:0] d_56_fu_6167_p3;
reg   [0:0] d_56_reg_12871;
wire   [8:0] tx_46_fu_6227_p3;
reg   [8:0] tx_46_reg_12876;
wire   [8:0] ty_43_fu_6235_p3;
reg   [8:0] ty_43_reg_12882;
reg   [1:0] tmp_146_reg_12888;
reg   [1:0] tmp_147_reg_12893;
wire   [0:0] d_60_fu_6296_p3;
reg   [0:0] d_60_reg_12898;
wire   [0:0] d_61_fu_6318_p3;
reg   [0:0] d_61_reg_12906;
wire   [8:0] tz_50_fu_6436_p2;
reg   [8:0] tz_50_reg_12912;
reg   [0:0] d_63_reg_12917;
wire   [9:0] tz_51_fu_6502_p2;
reg   [9:0] tz_51_reg_12924;
wire   [0:0] d_64_fu_6508_p3;
reg   [0:0] d_64_reg_12929;
wire   [8:0] tx_51_fu_6568_p3;
reg   [8:0] tx_51_reg_12934;
wire   [8:0] ty_48_fu_6576_p3;
reg   [8:0] ty_48_reg_12940;
reg   [4:0] tmp_167_reg_12946;
reg   [4:0] trunc_ln72_30_reg_12951;
wire  signed [8:0] z_11_fu_6604_p3;
reg  signed [8:0] z_11_reg_12956;
reg   [0:0] d_73_reg_12961;
wire   [0:0] sign0_4_fu_6618_p2;
reg   [0:0] sign0_4_reg_12970;
reg   [0:0] sign0_4_reg_12970_pp0_iter17_reg;
reg   [0:0] sign0_4_reg_12970_pp0_iter18_reg;
reg   [0:0] sign0_4_reg_12970_pp0_iter19_reg;
reg   [0:0] sign0_4_reg_12970_pp0_iter20_reg;
reg   [0:0] sign0_4_reg_12970_pp0_iter21_reg;
wire   [7:0] inabs_4_fu_6628_p3;
reg   [7:0] inabs_4_reg_12975;
reg   [0:0] kint_4_reg_12980;
reg   [0:0] kint_4_reg_12980_pp0_iter17_reg;
reg   [0:0] kint_4_reg_12980_pp0_iter18_reg;
reg   [0:0] kint_4_reg_12980_pp0_iter19_reg;
reg   [0:0] kint_4_reg_12980_pp0_iter20_reg;
wire   [8:0] outcos_6_fu_6979_p9;
reg   [8:0] outcos_6_reg_12988;
reg   [0:0] tmp_130_reg_12993;
reg   [6:0] trunc_ln13_7_reg_12998;
wire   [8:0] outsin_3_fu_7221_p3;
reg   [8:0] outsin_3_reg_13003;
wire   [8:0] tx_52_fu_7459_p3;
reg   [8:0] tx_52_reg_13009;
wire   [8:0] ty_49_fu_7467_p3;
reg   [8:0] ty_49_reg_13015;
wire   [0:0] d_67_fu_7489_p3;
reg   [0:0] d_67_reg_13021;
reg   [3:0] trunc_ln71_9_reg_13027;
reg   [3:0] trunc_ln72_31_reg_13032;
wire   [0:0] d_69_fu_7621_p3;
reg   [0:0] d_69_reg_13037;
wire   [8:0] tz_57_fu_7689_p2;
reg   [8:0] tz_57_reg_13043;
wire   [0:0] d_70_fu_7695_p3;
reg   [0:0] d_70_reg_13049;
wire   [8:0] tx_57_fu_7779_p3;
reg   [8:0] tx_57_reg_13054;
wire   [8:0] ty_54_fu_7787_p3;
reg   [8:0] ty_54_reg_13060;
reg   [1:0] tmp_185_reg_13066;
reg   [1:0] tmp_186_reg_13071;
wire   [0:0] and_ln68_2_fu_7820_p2;
reg   [0:0] and_ln68_2_reg_13076;
reg   [0:0] and_ln68_2_reg_13076_pp0_iter18_reg;
wire   [9:0] tz_60_fu_8004_p2;
reg   [9:0] tz_60_reg_13081;
wire   [0:0] d_76_fu_8010_p3;
reg   [0:0] d_76_reg_13086;
wire   [8:0] tx_61_fu_8070_p3;
reg   [8:0] tx_61_reg_13091;
wire   [8:0] ty_57_fu_8078_p3;
reg   [8:0] ty_57_reg_13097;
reg   [4:0] tmp_201_reg_13103;
reg   [4:0] trunc_ln72_37_reg_13108;
reg  signed [8:0] z_12_reg_13113;
reg   [0:0] d_81_reg_13119;
reg   [7:0] z_13_reg_13128;
wire  signed [30:0] sext_ln89_fu_8174_p1;
reg  signed [30:0] sext_ln89_reg_13133;
wire  signed [30:0] sext_ln89_1_fu_8178_p1;
wire  signed [30:0] sext_ln89_2_fu_8181_p1;
reg  signed [30:0] sext_ln89_2_reg_13145;
wire   [7:0] select_ln14_1_fu_8287_p3;
reg   [7:0] select_ln14_1_reg_13151;
wire   [8:0] tx_56_fu_8387_p3;
reg   [8:0] tx_56_reg_13156;
wire   [8:0] ty_53_fu_8394_p3;
reg   [8:0] ty_53_reg_13162;
reg   [1:0] trunc_ln71_11_reg_13168;
reg   [1:0] trunc_ln72_34_reg_13173;
wire   [8:0] outcos_7_fu_8630_p2;
reg   [8:0] outcos_7_reg_13178;
wire   [8:0] tz_63_fu_8800_p2;
reg   [8:0] tz_63_reg_13183;
wire   [0:0] d_79_fu_8806_p3;
reg   [0:0] d_79_reg_13189;
wire   [8:0] tx_64_fu_8866_p3;
reg   [8:0] tx_64_reg_13194;
wire   [8:0] ty_60_fu_8874_p3;
reg   [8:0] ty_60_reg_13200;
reg   [1:0] tmp_209_reg_13206;
reg   [1:0] tmp_210_reg_13211;
wire   [0:0] d_83_fu_8935_p3;
reg   [0:0] d_83_reg_13216;
wire   [0:0] d_84_fu_8957_p3;
reg   [0:0] d_84_reg_13224;
wire   [8:0] tz_68_fu_9075_p2;
reg   [8:0] tz_68_reg_13230;
reg   [0:0] d_86_reg_13235;
wire   [9:0] tz_69_fu_9141_p2;
reg   [9:0] tz_69_reg_13242;
wire   [0:0] d_87_fu_9147_p3;
reg   [0:0] d_87_reg_13247;
wire   [8:0] tx_69_fu_9207_p3;
reg   [8:0] tx_69_reg_13252;
wire   [8:0] ty_65_fu_9215_p3;
reg   [8:0] ty_65_reg_13258;
reg   [4:0] tmp_230_reg_13264;
reg   [4:0] trunc_ln72_42_reg_13269;
wire  signed [8:0] z_14_fu_9243_p3;
reg  signed [8:0] z_14_reg_13274;
reg   [0:0] d_96_reg_13279;
wire   [30:0] mul_ln89_1_fu_9260_p2;
reg  signed [30:0] mul_ln89_1_reg_13288;
wire  signed [30:0] sext_ln90_fu_9265_p1;
wire  signed [30:0] sext_ln90_1_fu_9269_p1;
reg  signed [30:0] sext_ln90_1_reg_13299;
wire  signed [30:0] sext_ln90_3_fu_9272_p1;
reg  signed [30:0] sext_ln90_3_reg_13305;
wire   [30:0] mul_ln94_fu_9275_p2;
reg  signed [30:0] mul_ln94_reg_13311;
wire   [8:0] outcos_8_fu_9457_p9;
reg   [8:0] outcos_8_reg_13316;
reg   [0:0] tmp_193_reg_13321;
reg   [6:0] trunc_ln13_9_reg_13326;
wire   [8:0] outsin_6_fu_9699_p3;
reg   [8:0] outsin_6_reg_13331;
wire   [8:0] tx_70_fu_9937_p3;
reg   [8:0] tx_70_reg_13337;
wire   [8:0] ty_66_fu_9945_p3;
reg   [8:0] ty_66_reg_13343;
wire   [0:0] d_90_fu_9967_p3;
reg   [0:0] d_90_reg_13349;
reg   [3:0] trunc_ln71_13_reg_13355;
reg   [3:0] trunc_ln72_43_reg_13360;
wire   [0:0] d_92_fu_10099_p3;
reg   [0:0] d_92_reg_13365;
wire   [8:0] tz_75_fu_10167_p2;
reg   [8:0] tz_75_reg_13371;
wire   [0:0] d_93_fu_10173_p3;
reg   [0:0] d_93_reg_13377;
wire   [8:0] tx_75_fu_10257_p3;
reg   [8:0] tx_75_reg_13382;
wire   [8:0] ty_71_fu_10265_p3;
reg   [8:0] ty_71_reg_13388;
reg   [1:0] tmp_248_reg_13394;
reg   [1:0] tmp_249_reg_13399;
wire   [0:0] and_ln68_3_fu_10298_p2;
reg   [0:0] and_ln68_3_reg_13404;
reg   [0:0] and_ln68_3_reg_13404_pp0_iter20_reg;
wire   [9:0] tz_78_fu_10482_p2;
reg   [9:0] tz_78_reg_13409;
wire   [0:0] d_99_fu_10488_p3;
reg   [0:0] d_99_reg_13414;
wire   [8:0] tx_79_fu_10548_p3;
reg   [8:0] tx_79_reg_13419;
wire   [8:0] ty_74_fu_10556_p3;
reg   [8:0] ty_74_reg_13425;
reg   [4:0] tmp_264_reg_13431;
reg   [4:0] trunc_ln72_49_reg_13436;
wire  signed [30:0] sext_ln90_2_fu_10584_p1;
wire   [7:0] select_ln14_2_fu_10690_p3;
reg   [7:0] select_ln14_2_reg_13447;
wire   [8:0] tx_74_fu_10790_p3;
reg   [8:0] tx_74_reg_13452;
wire   [8:0] ty_70_fu_10797_p3;
reg   [8:0] ty_70_reg_13458;
reg   [1:0] trunc_ln71_15_reg_13464;
reg   [1:0] trunc_ln72_46_reg_13469;
wire   [8:0] outcos_9_fu_11033_p2;
reg   [8:0] outcos_9_reg_13474;
wire   [8:0] tz_81_fu_11203_p2;
reg   [8:0] tz_81_reg_13479;
wire   [0:0] d_102_fu_11209_p3;
reg   [0:0] d_102_reg_13485;
wire   [8:0] tx_82_fu_11269_p3;
reg   [8:0] tx_82_reg_13490;
wire   [8:0] ty_77_fu_11277_p3;
reg   [8:0] ty_77_reg_13496;
reg   [1:0] tmp_272_reg_13502;
reg   [1:0] tmp_273_reg_13507;
wire   [30:0] grp_fu_11907_p3;
reg    ap_enable_reg_pp0_iter20;
wire  signed [30:0] sext_ln91_fu_11305_p1;
wire  signed [30:0] sext_ln91_1_fu_11309_p1;
reg  signed [30:0] sext_ln91_1_reg_13523;
wire  signed [30:0] sext_ln91_3_fu_11312_p1;
reg  signed [30:0] sext_ln91_3_reg_13529;
wire   [30:0] grp_fu_11914_p3;
wire   [8:0] outcos_10_fu_11492_p9;
reg   [8:0] outcos_10_reg_13540;
reg   [0:0] tmp_256_reg_13545;
reg   [6:0] trunc_ln13_s_reg_13550;
wire   [8:0] outsin_9_fu_11734_p3;
reg   [8:0] outsin_9_reg_13555;
wire   [30:0] grp_fu_11921_p3;
reg    ap_enable_reg_pp0_iter21;
wire  signed [30:0] sext_ln91_2_fu_11742_p1;
wire   [30:0] grp_fu_11929_p3;
wire   [7:0] select_ln14_3_fu_11848_p3;
reg   [7:0] select_ln14_3_reg_13577;
wire   [30:0] grp_fu_11937_p3;
reg    ap_enable_reg_pp0_iter22;
wire  signed [30:0] sext_ln92_fu_11856_p1;
wire  signed [30:0] sext_ln92_1_fu_11860_p1;
reg  signed [30:0] sext_ln92_1_reg_13593;
wire  signed [30:0] sext_ln92_3_fu_11863_p1;
reg  signed [30:0] sext_ln92_3_reg_13599;
wire   [30:0] grp_fu_11944_p3;
wire   [30:0] grp_fu_11951_p3;
reg    ap_enable_reg_pp0_iter23;
wire  signed [30:0] sext_ln92_2_fu_11873_p1;
wire   [30:0] grp_fu_11959_p3;
wire   [30:0] grp_fu_11967_p3;
reg    ap_enable_reg_pp0_iter24;
wire   [30:0] grp_fu_11974_p3;
wire   [30:0] grp_fu_11981_p3;
reg    ap_enable_reg_pp0_iter25;
wire   [30:0] grp_fu_11989_p3;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
wire    ap_block_pp0_stage0_01001;
wire  signed [40:0] mul_ln13_2_fu_490_p0;
wire  signed [52:0] sext_ln13_3_fu_1833_p1;
wire  signed [40:0] mul_ln13_3_fu_494_p0;
wire  signed [40:0] mul_ln13_4_fu_498_p0;
wire  signed [40:0] mul_ln13_5_fu_502_p0;
wire   [0:0] sign0_fu_506_p2;
wire   [11:0] sub_ln211_fu_512_p2;
wire   [11:0] mul_ln38_fu_533_p0;
wire   [17:0] mul_ln38_fu_533_p1;
wire   [28:0] mul_ln38_fu_533_p2;
wire   [3:0] kint_fu_539_p4;
wire   [13:0] grp_fu_11897_p3;
wire   [12:0] r_fu_570_p4;
wire   [11:0] z_fu_583_p4;
wire   [13:0] zext_ln42_1_fu_579_p1;
wire   [13:0] sub_ln228_fu_596_p2;
wire   [0:0] icmp_ln225_fu_612_p2;
wire   [0:0] or_ln225_fu_622_p2;
wire   [12:0] z_1_fu_602_p4;
wire   [12:0] zext_ln219_fu_592_p1;
wire   [13:0] select_ln75_fu_647_p3;
wire  signed [13:0] sext_ln219_fu_644_p1;
wire   [13:0] tz_fu_654_p2;
wire   [0:0] d_1_fu_660_p3;
wire   [10:0] select_ln76_fu_668_p3;
wire   [10:0] select_ln81_fu_682_p3;
wire   [10:0] tx_fu_696_p3;
wire   [11:0] select_ln77_fu_675_p3;
wire   [11:0] select_ln82_fu_689_p3;
wire  signed [11:0] ty_fu_708_p3;
wire   [13:0] tz_1_v_cast_fu_720_p3;
wire   [13:0] tz_1_fu_728_p2;
wire   [8:0] x_s_fu_742_p4;
wire   [9:0] trunc_ln_fu_756_p4;
wire   [11:0] tx_cast1_fu_704_p1;
wire  signed [11:0] sext_ln76_fu_766_p1;
wire  signed [12:0] ty_cast_fu_716_p1;
wire   [12:0] zext_ln58_fu_752_p1;
wire   [0:0] d_2_fu_734_p3;
wire   [11:0] add_ln76_fu_770_p2;
wire   [11:0] sub_ln81_fu_782_p2;
wire   [11:0] tx_1_fu_794_p3;
wire   [12:0] sub_ln77_fu_776_p2;
wire   [12:0] add_ln82_fu_788_p2;
wire   [13:0] tz_2_v_cast_fu_814_p3;
wire   [8:0] tmp_fu_836_p4;
wire   [12:0] ty_1_fu_806_p3;
wire   [9:0] trunc_ln72_1_fu_850_p4;
wire   [12:0] tx_1_cast2_fu_802_p1;
wire  signed [12:0] sext_ln76_2_fu_860_p1;
wire   [12:0] zext_ln58_17_fu_846_p1;
wire   [12:0] add_ln76_1_fu_864_p2;
wire   [12:0] sub_ln81_1_fu_876_p2;
wire   [12:0] sub_ln77_1_fu_870_p2;
wire   [12:0] add_ln82_1_fu_882_p2;
wire   [13:0] tz_3_v_cast_fu_924_p3;
wire   [13:0] tz_3_fu_931_p2;
wire  signed [12:0] sext_ln76_4_fu_947_p1;
wire  signed [12:0] sext_ln58_fu_944_p1;
wire   [0:0] d_4_fu_936_p3;
wire   [12:0] add_ln76_2_fu_950_p2;
wire   [12:0] sub_ln81_2_fu_960_p2;
wire   [12:0] sub_ln77_2_fu_955_p2;
wire   [12:0] add_ln82_2_fu_965_p2;
wire   [13:0] tz_4_v_cast_fu_986_p3;
wire   [13:0] tz_4_fu_994_p2;
wire   [12:0] tx_3_fu_970_p3;
wire   [7:0] tmp_4_fu_1012_p4;
wire   [12:0] ty_3_fu_978_p3;
wire   [7:0] trunc_ln72_3_fu_1026_p4;
wire  signed [12:0] sext_ln76_6_fu_1036_p1;
wire  signed [12:0] sext_ln58_1_fu_1022_p1;
wire   [0:0] d_5_fu_1004_p3;
wire   [12:0] add_ln76_3_fu_1040_p2;
wire   [12:0] sub_ln81_3_fu_1052_p2;
wire   [12:0] sub_ln77_3_fu_1046_p2;
wire   [12:0] add_ln82_3_fu_1058_p2;
wire   [12:0] trunc_ln57_fu_1000_p1;
wire   [12:0] tz_5_v_cast_fu_1080_p3;
wire   [12:0] tx_4_fu_1064_p3;
wire   [6:0] tmp_6_fu_1102_p4;
wire   [12:0] ty_4_fu_1072_p3;
wire   [6:0] tmp_7_fu_1116_p4;
wire  signed [12:0] sext_ln58_4_fu_1126_p1;
wire  signed [12:0] sext_ln58_2_fu_1112_p1;
wire   [12:0] add_ln76_4_fu_1130_p2;
wire   [12:0] sub_ln81_4_fu_1142_p2;
wire   [12:0] sub_ln77_4_fu_1136_p2;
wire   [12:0] add_ln82_4_fu_1148_p2;
wire   [12:0] tz_6_v_cast_fu_1190_p3;
wire   [12:0] tz_6_fu_1197_p2;
wire  signed [12:0] sext_ln58_17_fu_1213_p1;
wire  signed [12:0] sext_ln58_10_fu_1210_p1;
wire   [0:0] d_7_fu_1202_p3;
wire   [12:0] add_ln76_5_fu_1216_p2;
wire   [12:0] sub_ln81_5_fu_1226_p2;
wire   [12:0] sub_ln77_5_fu_1221_p2;
wire   [12:0] add_ln82_5_fu_1231_p2;
wire   [12:0] tz_7_v_cast_fu_1252_p3;
wire   [12:0] tz_7_fu_1260_p2;
wire   [12:0] tx_6_fu_1236_p3;
wire   [4:0] tmp_12_fu_1274_p4;
wire   [12:0] ty_6_fu_1244_p3;
wire   [4:0] tmp_13_fu_1288_p4;
wire  signed [12:0] sext_ln58_21_fu_1298_p1;
wire  signed [12:0] sext_ln58_19_fu_1284_p1;
wire   [0:0] d_8_fu_1266_p3;
wire   [12:0] add_ln76_6_fu_1302_p2;
wire   [12:0] sub_ln81_6_fu_1314_p2;
wire   [12:0] sub_ln77_6_fu_1308_p2;
wire   [12:0] add_ln82_6_fu_1320_p2;
wire   [12:0] tz_8_v_cast_fu_1342_p3;
wire   [12:0] tz_8_fu_1350_p2;
wire   [12:0] tx_7_fu_1326_p3;
wire   [3:0] tmp_15_fu_1364_p4;
wire   [12:0] ty_7_fu_1334_p3;
wire   [3:0] tmp_16_fu_1378_p4;
wire  signed [12:0] sext_ln58_28_fu_1388_p1;
wire  signed [12:0] sext_ln58_22_fu_1374_p1;
wire   [0:0] d_9_fu_1356_p3;
wire   [12:0] add_ln76_7_fu_1392_p2;
wire   [12:0] sub_ln81_7_fu_1404_p2;
wire   [12:0] sub_ln77_7_fu_1398_p2;
wire   [12:0] add_ln82_7_fu_1410_p2;
wire   [12:0] tz_9_v_cast_fu_1432_p3;
wire  signed [12:0] sext_ln58_37_fu_1477_p1;
wire  signed [12:0] sext_ln58_35_fu_1474_p1;
wire   [12:0] add_ln76_8_fu_1480_p2;
wire   [12:0] sub_ln81_8_fu_1490_p2;
wire   [12:0] sub_ln77_8_fu_1485_p2;
wire   [12:0] add_ln82_8_fu_1495_p2;
wire   [12:0] tx_9_fu_1500_p3;
wire   [1:0] tmp_22_fu_1514_p4;
wire   [12:0] ty_9_fu_1507_p3;
wire   [1:0] tmp_23_fu_1528_p4;
wire  signed [12:0] sext_ln58_40_fu_1538_p1;
wire  signed [12:0] sext_ln58_39_fu_1524_p1;
wire   [12:0] add_ln77_fu_1542_p2;
wire   [0:0] tmp_24_fu_1554_p3;
wire   [12:0] sub_ln77_9_fu_1548_p2;
wire   [12:0] select_ln58_fu_1562_p3;
wire   [12:0] sub_ln77_10_fu_1578_p2;
wire  signed [13:0] sext_ln72_fu_1584_p1;
wire   [0:0] tmp_25_fu_1570_p3;
wire   [0:0] tmp_26_fu_1588_p3;
wire   [2:0] select_ln76_21_fu_1596_p3;
wire   [2:0] select_ln76_22_fu_1604_p3;
wire   [2:0] select_ln76_23_fu_1612_p3;
wire  signed [12:0] sext_ln76_1_fu_1620_p1;
wire   [12:0] sub_ln82_fu_1630_p2;
wire   [0:0] tmp_27_fu_1642_p3;
wire   [12:0] add_ln82_9_fu_1636_p2;
wire   [0:0] tmp_28_fu_1658_p3;
wire   [12:0] select_ln58_1_fu_1666_p3;
wire   [12:0] select_ln72_fu_1650_p3;
wire   [12:0] add_ln82_10_fu_1680_p2;
wire  signed [13:0] sext_ln81_8_fu_1686_p1;
wire   [0:0] tmp_29_fu_1690_p3;
wire   [12:0] sub_ln81_9_fu_1674_p2;
wire   [12:0] zext_ln81_fu_1698_p1;
wire  signed [15:0] mul_ln13_fu_1711_p1;
wire   [12:0] add_ln78_fu_1717_p2;
wire   [12:0] add_ln83_fu_1722_p2;
wire   [0:0] tmp_20_fu_1727_p3;
wire   [0:0] tmp_21_fu_1735_p3;
wire   [0:0] d_11_fu_1743_p3;
wire   [12:0] tx_83_fu_1750_p3;
wire   [12:0] sub_ln254_fu_1766_p2;
wire   [0:0] icmp_ln248_fu_1782_p2;
wire   [0:0] icmp_ln248_1_fu_1787_p2;
wire   [9:0] outcos_2_fu_1801_p2;
wire   [9:0] outcos_2_fu_1801_p4;
wire   [9:0] outcos_2_fu_1801_p6;
wire   [9:0] outcos_2_fu_1801_p8;
wire   [9:0] outcos_2_fu_1801_p9;
wire   [2:0] outcos_2_fu_1801_p10;
wire   [52:0] mul_ln13_2_fu_490_p2;
wire   [52:0] mul_ln13_3_fu_494_p2;
wire   [52:0] mul_ln13_4_fu_498_p2;
wire   [52:0] mul_ln13_5_fu_502_p2;
wire   [7:0] sub_ln211_1_fu_1901_p2;
wire   [7:0] mul_ln38_1_fu_1917_p0;
wire   [10:0] mul_ln38_1_fu_1917_p1;
wire   [17:0] mul_ln38_1_fu_1917_p2;
wire   [7:0] sub_ln211_2_fu_1936_p2;
wire   [7:0] mul_ln38_2_fu_1952_p0;
wire   [10:0] mul_ln38_2_fu_1952_p1;
wire   [17:0] mul_ln38_2_fu_1952_p2;
wire   [9:0] shl_ln42_1_fu_1966_p3;
wire   [9:0] select_ln42_fu_1973_p3;
wire   [9:0] sub_ln42_fu_1980_p2;
wire   [8:0] r_1_fu_1986_p4;
wire   [9:0] zext_ln42_2_fu_1996_p1;
wire   [9:0] sub_ln228_1_fu_2000_p2;
wire   [7:0] z_4_fu_2024_p4;
wire   [8:0] zext_ln219_1_fu_2034_p1;
wire   [8:0] tz_11_fu_2038_p2;
wire   [8:0] select_ln75_2_fu_2052_p3;
wire   [8:0] tz_12_fu_2060_p2;
wire   [8:0] tz_16_v_cast_fu_2074_p3;
wire  signed [8:0] z_5_fu_2096_p3;
wire   [9:0] select_ln75_3_fu_2115_p3;
wire  signed [9:0] sext_ln219_1_fu_2103_p1;
wire   [9:0] shl_ln42_2_fu_2137_p3;
wire   [9:0] select_ln42_1_fu_2144_p3;
wire   [9:0] sub_ln42_1_fu_2151_p2;
wire   [8:0] r_2_fu_2157_p4;
wire   [9:0] zext_ln42_3_fu_2167_p1;
wire   [9:0] sub_ln228_2_fu_2171_p2;
wire   [9:0] select_ln75_1_fu_2208_p3;
wire  signed [9:0] sext_ln228_fu_2205_p1;
wire   [9:0] tz_10_fu_2215_p2;
wire   [0:0] d_13_fu_2221_p3;
wire   [6:0] select_ln76_1_fu_2229_p3;
wire   [6:0] select_ln81_1_fu_2243_p3;
wire   [6:0] tx_11_fu_2285_p3;
wire   [7:0] select_ln77_1_fu_2236_p3;
wire   [7:0] select_ln82_1_fu_2250_p3;
wire  signed [7:0] ty_10_fu_2297_p3;
wire   [9:0] tz_13_v_cast_fu_2309_p3;
wire   [9:0] tz_13_fu_2317_p2;
wire   [4:0] x_s_s_fu_2331_p4;
wire   [5:0] trunc_ln72_5_fu_2345_p4;
wire   [6:0] select_ln76_2_fu_2257_p3;
wire   [6:0] select_ln82_6_fu_2271_p3;
wire   [6:0] tx_12_fu_2359_p3;
wire   [6:0] select_ln82_3_fu_2264_p3;
wire   [6:0] select_ln82_2_fu_2278_p3;
wire   [6:0] ty_11_fu_2370_p3;
wire   [3:0] x_s_1_fu_2381_p4;
wire   [3:0] y_s_7_fu_2395_p4;
wire   [7:0] tx_11_cast3_fu_2293_p1;
wire  signed [7:0] sext_ln71_fu_2355_p1;
wire  signed [8:0] ty_10_cast_fu_2305_p1;
wire   [8:0] zext_ln58_1_fu_2341_p1;
wire   [7:0] zext_ln72_fu_2366_p1;
wire   [7:0] zext_ln58_3_fu_2405_p1;
wire   [7:0] add_ln76_11_fu_2433_p2;
wire   [7:0] trunc_ln72_14_cast_fu_2377_p1;
wire   [7:0] zext_ln58_2_fu_2391_p1;
wire   [7:0] sub_ln77_12_fu_2443_p2;
wire   [7:0] sub_ln81_11_fu_2453_p2;
wire   [7:0] add_ln82_12_fu_2463_p2;
wire   [0:0] d_16_fu_2323_p3;
wire   [7:0] add_ln76_10_fu_2409_p2;
wire   [7:0] sub_ln81_10_fu_2421_p2;
wire   [7:0] tx_13_fu_2473_p3;
wire   [8:0] sub_ln77_11_fu_2415_p2;
wire   [8:0] add_ln82_11_fu_2427_p2;
wire   [9:0] tz_15_v_cast_fu_2493_p3;
wire   [4:0] tmp_38_fu_2515_p4;
wire   [8:0] ty_12_fu_2485_p3;
wire   [5:0] trunc_ln72_6_fu_2529_p4;
wire   [8:0] zext_ln77_fu_2439_p1;
wire  signed [8:0] sext_ln82_fu_2459_p1;
wire  signed [8:0] sext_ln78_fu_2449_p1;
wire   [8:0] zext_ln83_fu_2469_p1;
wire   [8:0] tz_18_v_cast_fu_2557_p3;
wire   [8:0] tz_16_fu_2564_p2;
wire   [8:0] tx_14_fu_2543_p3;
wire   [4:0] trunc_ln71_1_fu_2577_p4;
wire   [8:0] ty_13_fu_2550_p3;
wire   [4:0] trunc_ln72_7_fu_2591_p4;
wire   [8:0] tx_13_cast4_fu_2481_p1;
wire  signed [8:0] trunc_ln72_6_cast_fu_2539_p1;
wire   [8:0] zext_ln58_18_fu_2525_p1;
wire  signed [8:0] sext_ln58_6_fu_2601_p1;
wire  signed [8:0] sext_ln58_5_fu_2587_p1;
wire   [8:0] add_ln76_12_fu_2605_p2;
wire   [8:0] sub_ln81_12_fu_2617_p2;
wire   [8:0] sub_ln77_13_fu_2611_p2;
wire   [8:0] add_ln82_13_fu_2623_p2;
wire   [0:0] d_19_fu_2569_p3;
wire   [8:0] add_ln76_13_fu_2629_p2;
wire   [8:0] sub_ln81_13_fu_2641_p2;
wire   [8:0] sub_ln77_14_fu_2635_p2;
wire   [8:0] add_ln82_14_fu_2647_p2;
wire   [8:0] tz_20_v_cast_fu_2705_p3;
wire   [8:0] tz_18_fu_2713_p2;
wire   [8:0] tz_22_v_cast_fu_2747_p3;
wire   [8:0] tz_20_fu_2755_p2;
wire   [8:0] add_ln78_1_fu_2769_p2;
wire   [8:0] add_ln83_1_fu_2775_p2;
wire   [0:0] tmp_49_fu_2781_p3;
wire   [0:0] tmp_50_fu_2789_p3;
wire   [0:0] d_25_fu_2797_p3;
wire   [0:0] xor_ln39_fu_2805_p2;
wire   [6:0] select_ln76_4_fu_2816_p3;
wire   [6:0] select_ln81_2_fu_2830_p3;
wire   [6:0] tx_23_fu_2844_p3;
wire   [7:0] select_ln77_2_fu_2823_p3;
wire   [7:0] select_ln82_4_fu_2837_p3;
wire  signed [7:0] ty_21_fu_2855_p3;
wire   [9:0] tz_37_v_cast_fu_2866_p3;
wire   [9:0] tz_23_fu_2873_p2;
wire   [4:0] x_s_2_fu_2886_p4;
wire   [5:0] trunc_ln72_11_fu_2900_p4;
wire   [7:0] tx_23_cast_fu_2851_p1;
wire  signed [7:0] sext_ln76_8_fu_2910_p1;
wire  signed [8:0] ty_31_cast_fu_2862_p1;
wire   [8:0] zext_ln58_4_fu_2896_p1;
wire   [0:0] d_29_fu_2878_p3;
wire   [7:0] add_ln76_22_fu_2914_p2;
wire   [7:0] sub_ln81_23_fu_2926_p2;
wire   [7:0] tx_24_fu_2938_p3;
wire   [8:0] sub_ln77_24_fu_2920_p2;
wire   [8:0] add_ln82_24_fu_2932_p2;
wire   [9:0] tz_38_v_cast_fu_2958_p3;
wire   [9:0] tz_24_fu_2966_p2;
wire   [4:0] tmp_73_fu_2980_p4;
wire   [8:0] ty_22_fu_2950_p3;
wire   [5:0] trunc_ln72_12_fu_2994_p4;
wire   [8:0] tx_24_cast_fu_2946_p1;
wire  signed [8:0] sext_ln76_10_fu_3004_p1;
wire   [8:0] zext_ln58_19_fu_2990_p1;
wire   [0:0] d_30_fu_2972_p3;
wire   [8:0] add_ln76_23_fu_3008_p2;
wire   [8:0] sub_ln81_24_fu_3020_p2;
wire   [8:0] sub_ln77_25_fu_3014_p2;
wire   [8:0] add_ln82_25_fu_3026_p2;
wire   [9:0] tz_39_v_cast_fu_3048_p3;
wire   [8:0] tx_25_fu_3032_p3;
wire   [4:0] tmp_75_fu_3070_p4;
wire   [8:0] ty_23_fu_3040_p3;
wire   [4:0] trunc_ln72_13_fu_3084_p4;
wire  signed [8:0] sext_ln76_12_fu_3094_p1;
wire  signed [8:0] sext_ln58_20_fu_3080_p1;
wire   [9:0] select_ln75_4_fu_3125_p3;
wire  signed [9:0] sext_ln228_1_fu_3122_p1;
wire   [9:0] tz_28_fu_3132_p2;
wire   [8:0] zext_ln219_2_fu_3146_p1;
wire   [8:0] tz_29_fu_3149_p2;
wire   [8:0] select_ln75_5_fu_3163_p3;
wire   [8:0] tz_30_fu_3171_p2;
wire   [0:0] d_36_fu_3138_p3;
wire   [6:0] select_ln76_6_fu_3185_p3;
wire   [6:0] select_ln81_3_fu_3199_p3;
wire   [6:0] tx_29_fu_3213_p3;
wire   [7:0] select_ln77_3_fu_3192_p3;
wire   [7:0] select_ln82_5_fu_3206_p3;
wire  signed [7:0] ty_27_fu_3225_p3;
wire   [9:0] tz_56_v_cast_fu_3237_p3;
wire   [9:0] tz_31_fu_3245_p2;
wire   [4:0] x_s_3_fu_3259_p4;
wire   [5:0] trunc_ln72_15_fu_3273_p4;
wire   [8:0] tz_59_v_cast_fu_3287_p3;
wire   [7:0] tx_29_cast_fu_3221_p1;
wire  signed [7:0] sext_ln71_1_fu_3283_p1;
wire  signed [8:0] ty_47_cast_fu_3233_p1;
wire   [8:0] zext_ln58_5_fu_3269_p1;
wire   [0:0] d_39_fu_3251_p3;
wire   [7:0] add_ln76_29_fu_3309_p2;
wire   [7:0] sub_ln81_30_fu_3321_p2;
wire   [7:0] tx_31_fu_3333_p3;
wire   [8:0] sub_ln77_32_fu_3315_p2;
wire   [8:0] add_ln82_31_fu_3327_p2;
wire   [9:0] tz_58_v_cast_fu_3353_p3;
wire   [4:0] tmp_101_fu_3375_p4;
wire   [8:0] ty_29_fu_3345_p3;
wire   [5:0] trunc_ln72_16_fu_3389_p4;
wire   [8:0] tx_31_cast_fu_3341_p1;
wire  signed [8:0] trunc_ln72_25_cast_fu_3399_p1;
wire   [8:0] zext_ln58_20_fu_3385_p1;
wire   [8:0] add_ln76_31_fu_3403_p2;
wire   [8:0] sub_ln81_32_fu_3415_p2;
wire   [8:0] sub_ln77_34_fu_3409_p2;
wire   [8:0] add_ln82_33_fu_3421_p2;
wire   [7:0] sub_ln211_3_fu_3482_p2;
wire   [7:0] mul_ln38_3_fu_3498_p0;
wire   [10:0] mul_ln38_3_fu_3498_p1;
wire   [17:0] mul_ln38_3_fu_3498_p2;
wire   [9:0] tz_17_v_cast_fu_3512_p3;
wire   [9:0] tz_17_fu_3519_p2;
wire  signed [8:0] trunc_ln72_8_cast_fu_3535_p1;
wire  signed [8:0] sext_ln58_7_fu_3532_p1;
wire  signed [8:0] sext_ln58_9_fu_3541_p1;
wire  signed [8:0] sext_ln58_8_fu_3538_p1;
wire   [0:0] d_20_fu_3524_p3;
wire   [8:0] add_ln76_14_fu_3544_p2;
wire   [8:0] sub_ln81_14_fu_3554_p2;
wire   [8:0] sub_ln77_15_fu_3549_p2;
wire   [8:0] add_ln82_15_fu_3559_p2;
wire   [9:0] tz_19_v_cast_fu_3600_p3;
wire   [9:0] tz_19_fu_3608_p2;
wire   [8:0] tx_17_fu_3584_p3;
wire   [3:0] tmp_44_fu_3626_p4;
wire   [8:0] ty_16_fu_3592_p3;
wire   [3:0] trunc_ln72_s_fu_3640_p4;
wire   [8:0] add_ln76_15_fu_3564_p2;
wire   [8:0] sub_ln81_15_fu_3574_p2;
wire   [8:0] sub_ln77_16_fu_3569_p2;
wire   [8:0] add_ln82_16_fu_3579_p2;
wire   [8:0] tx_18_fu_3654_p3;
wire   [2:0] trunc_ln71_3_fu_3668_p4;
wire   [8:0] ty_17_fu_3661_p3;
wire   [2:0] trunc_ln72_4_fu_3682_p4;
wire  signed [8:0] trunc_ln72_10_cast_fu_3650_p1;
wire  signed [8:0] sext_ln58_46_fu_3636_p1;
wire  signed [8:0] sext_ln58_12_fu_3692_p1;
wire  signed [8:0] sext_ln58_11_fu_3678_p1;
wire   [0:0] d_22_fu_3618_p3;
wire   [8:0] add_ln76_16_fu_3696_p2;
wire   [8:0] sub_ln81_16_fu_3708_p2;
wire   [8:0] sub_ln77_17_fu_3702_p2;
wire   [8:0] add_ln82_17_fu_3714_p2;
wire   [8:0] trunc_ln57_1_fu_3614_p1;
wire   [8:0] tz_21_v_cast_fu_3760_p3;
wire   [8:0] tx_19_fu_3744_p3;
wire   [2:0] tmp_47_fu_3782_p4;
wire   [8:0] ty_18_fu_3752_p3;
wire   [2:0] tmp_48_fu_3796_p4;
wire   [8:0] add_ln76_17_fu_3720_p2;
wire   [8:0] sub_ln81_17_fu_3732_p2;
wire   [8:0] sub_ln77_18_fu_3726_p2;
wire   [8:0] add_ln82_18_fu_3738_p2;
wire  signed [8:0] sext_ln58_55_fu_3806_p1;
wire  signed [8:0] sext_ln58_53_fu_3792_p1;
wire   [8:0] add_ln76_18_fu_3844_p2;
wire   [8:0] sub_ln81_18_fu_3856_p2;
wire   [8:0] sub_ln77_19_fu_3850_p2;
wire   [8:0] add_ln82_19_fu_3862_p2;
wire   [9:0] tz_40_v_cast_fu_3914_p3;
wire   [9:0] tz_26_fu_3921_p2;
wire   [8:0] tx_26_fu_3904_p3;
wire   [3:0] tmp_77_fu_3938_p4;
wire   [8:0] ty_24_fu_3909_p3;
wire   [3:0] trunc_ln72_14_fu_3952_p4;
wire  signed [8:0] sext_ln76_14_fu_3962_p1;
wire  signed [8:0] sext_ln58_64_fu_3948_p1;
wire   [0:0] d_32_fu_3930_p3;
wire   [8:0] add_ln76_25_fu_3966_p2;
wire   [8:0] sub_ln81_26_fu_3978_p2;
wire   [8:0] sub_ln77_27_fu_3972_p2;
wire   [8:0] add_ln82_27_fu_3984_p2;
wire   [8:0] trunc_ln57_2_fu_3926_p1;
wire   [8:0] tz_41_v_cast_fu_4006_p3;
wire   [8:0] tx_27_fu_3990_p3;
wire   [2:0] tmp_79_fu_4028_p4;
wire   [8:0] ty_25_fu_3998_p3;
wire   [2:0] tmp_80_fu_4042_p4;
wire  signed [8:0] sext_ln58_73_fu_4052_p1;
wire  signed [8:0] sext_ln58_71_fu_4038_p1;
wire   [8:0] add_ln76_26_fu_4056_p2;
wire   [8:0] sub_ln81_27_fu_4068_p2;
wire   [8:0] sub_ln77_28_fu_4062_p2;
wire   [8:0] add_ln82_28_fu_4074_p2;
wire   [8:0] tx_28_fu_4080_p3;
wire   [1:0] tmp_83_fu_4096_p4;
wire   [1:0] tmp_84_fu_4110_p4;
wire  signed [8:0] sext_ln58_76_fu_4120_p1;
wire   [6:0] select_ln76_7_fu_4158_p3;
wire   [6:0] select_ln82_19_fu_4172_p3;
wire   [6:0] tx_30_fu_4186_p3;
wire   [6:0] select_ln82_18_fu_4165_p3;
wire   [6:0] select_ln82_7_fu_4179_p3;
wire   [6:0] ty_28_fu_4197_p3;
wire   [3:0] x_s_4_fu_4208_p4;
wire   [3:0] y_s_s_fu_4222_p4;
wire   [7:0] zext_ln72_1_fu_4193_p1;
wire   [7:0] zext_ln58_7_fu_4232_p1;
wire   [7:0] add_ln76_30_fu_4236_p2;
wire   [7:0] trunc_ln72_66_cast_fu_4204_p1;
wire   [7:0] zext_ln58_6_fu_4218_p1;
wire   [7:0] sub_ln77_33_fu_4246_p2;
wire   [7:0] sub_ln81_31_fu_4256_p2;
wire   [7:0] add_ln82_32_fu_4266_p2;
wire   [8:0] zext_ln77_1_fu_4242_p1;
wire  signed [8:0] sext_ln82_3_fu_4262_p1;
wire  signed [8:0] sext_ln78_1_fu_4252_p1;
wire   [8:0] zext_ln83_1_fu_4272_p1;
wire   [8:0] tz_61_v_cast_fu_4290_p3;
wire   [8:0] tz_34_fu_4297_p2;
wire   [8:0] tx_32_fu_4276_p3;
wire   [4:0] trunc_ln71_s_fu_4310_p4;
wire   [8:0] ty_30_fu_4283_p3;
wire   [4:0] trunc_ln72_17_fu_4324_p4;
wire  signed [8:0] sext_ln58_24_fu_4334_p1;
wire  signed [8:0] sext_ln58_23_fu_4320_p1;
wire   [9:0] tz_60_v_cast_fu_4362_p3;
wire   [9:0] tz_35_fu_4369_p2;
wire   [0:0] d_42_fu_4302_p3;
wire   [8:0] add_ln76_32_fu_4338_p2;
wire   [8:0] sub_ln81_33_fu_4350_p2;
wire   [8:0] sub_ln77_35_fu_4344_p2;
wire   [8:0] add_ln82_34_fu_4356_p2;
wire   [8:0] tz_63_v_cast_fu_4404_p3;
wire   [8:0] tz_36_fu_4412_p2;
wire  signed [8:0] trunc_ln72_27_cast_fu_4385_p1;
wire  signed [8:0] sext_ln58_25_fu_4382_p1;
wire   [0:0] d_43_fu_4374_p3;
wire   [8:0] add_ln76_33_fu_4446_p2;
wire   [8:0] sub_ln81_34_fu_4456_p2;
wire   [8:0] sub_ln77_36_fu_4451_p2;
wire   [8:0] add_ln82_35_fu_4461_p2;
wire   [9:0] tz_62_v_cast_fu_4482_p3;
wire   [9:0] tz_37_fu_4490_p2;
wire   [8:0] tx_35_fu_4466_p3;
wire   [3:0] tmp_107_fu_4508_p4;
wire   [8:0] ty_33_fu_4474_p3;
wire   [3:0] trunc_ln72_20_fu_4522_p4;
wire   [8:0] tz_65_v_cast_fu_4536_p3;
wire   [8:0] tz_38_fu_4544_p2;
wire  signed [8:0] trunc_ln72_29_cast_fu_4532_p1;
wire  signed [8:0] sext_ln58_77_fu_4518_p1;
wire   [0:0] d_45_fu_4500_p3;
wire   [8:0] add_ln76_35_fu_4558_p2;
wire   [8:0] sub_ln81_36_fu_4570_p2;
wire   [8:0] sub_ln77_38_fu_4564_p2;
wire   [8:0] add_ln82_37_fu_4576_p2;
wire   [8:0] trunc_ln57_3_fu_4496_p1;
wire   [8:0] tz_64_v_cast_fu_4610_p3;
wire   [8:0] tx_37_fu_4594_p3;
wire   [2:0] tmp_110_fu_4632_p4;
wire   [8:0] ty_35_fu_4602_p3;
wire   [2:0] tmp_111_fu_4646_p4;
wire   [8:0] add_ln78_4_fu_4582_p2;
wire   [8:0] add_ln83_4_fu_4588_p2;
wire   [0:0] tmp_112_fu_4660_p3;
wire   [0:0] tmp_113_fu_4668_p3;
wire  signed [8:0] sext_ln58_79_fu_4656_p1;
wire  signed [8:0] sext_ln58_78_fu_4642_p1;
wire   [8:0] add_ln76_37_fu_4684_p2;
wire   [8:0] sub_ln81_38_fu_4696_p2;
wire   [8:0] sub_ln77_40_fu_4690_p2;
wire   [8:0] add_ln82_39_fu_4702_p2;
wire   [0:0] d_48_fu_4676_p3;
wire   [0:0] xor_ln39_1_fu_4744_p2;
wire   [9:0] select_ln75_6_fu_4758_p3;
wire  signed [9:0] sext_ln219_2_fu_4755_p1;
wire   [9:0] tz_40_fu_4765_p2;
wire   [0:0] d_51_fu_4771_p3;
wire   [6:0] select_ln76_9_fu_4779_p3;
wire   [6:0] select_ln81_4_fu_4793_p3;
wire   [6:0] tx_41_fu_4807_p3;
wire   [7:0] select_ln77_4_fu_4786_p3;
wire   [7:0] select_ln82_8_fu_4800_p3;
wire  signed [7:0] ty_38_fu_4819_p3;
wire   [9:0] tz_80_v_cast_fu_4831_p3;
wire   [9:0] tz_41_fu_4839_p2;
wire   [4:0] x_s_5_fu_4853_p4;
wire   [5:0] trunc_ln72_23_fu_4867_p4;
wire   [7:0] tx_41_cast_fu_4815_p1;
wire  signed [7:0] sext_ln76_16_fu_4877_p1;
wire  signed [8:0] ty_68_cast_fu_4827_p1;
wire   [8:0] zext_ln58_8_fu_4863_p1;
wire   [0:0] d_52_fu_4845_p3;
wire   [7:0] add_ln76_41_fu_4881_p2;
wire   [7:0] sub_ln81_43_fu_4893_p2;
wire   [7:0] tx_42_fu_4905_p3;
wire   [8:0] sub_ln77_45_fu_4887_p2;
wire   [8:0] add_ln82_44_fu_4899_p2;
wire   [9:0] tz_81_v_cast_fu_4925_p3;
wire   [4:0] tmp_136_fu_4947_p4;
wire   [8:0] ty_39_fu_4917_p3;
wire   [5:0] trunc_ln72_24_fu_4961_p4;
wire   [8:0] tx_42_cast_fu_4913_p1;
wire  signed [8:0] sext_ln76_18_fu_4971_p1;
wire   [8:0] zext_ln58_21_fu_4957_p1;
wire   [8:0] add_ln76_42_fu_4975_p2;
wire   [8:0] sub_ln81_44_fu_4987_p2;
wire   [8:0] sub_ln77_46_fu_4981_p2;
wire   [8:0] add_ln82_45_fu_4993_p2;
wire   [9:0] shl_ln42_3_fu_5035_p3;
wire   [9:0] select_ln42_2_fu_5042_p3;
wire   [9:0] sub_ln42_2_fu_5049_p2;
wire   [8:0] r_3_fu_5055_p4;
wire   [9:0] zext_ln42_4_fu_5065_p1;
wire   [9:0] sub_ln228_3_fu_5069_p2;
wire  signed [8:0] sext_ln58_14_fu_5106_p1;
wire  signed [8:0] sext_ln58_13_fu_5103_p1;
wire   [8:0] add_ln76_19_fu_5119_p2;
wire   [0:0] tmp_51_fu_5129_p3;
wire   [8:0] sub_ln77_20_fu_5124_p2;
wire   [8:0] select_ln58_2_fu_5137_p3;
wire   [8:0] sub_ln77_23_fu_5153_p2;
wire   [0:0] tmp_52_fu_5145_p3;
wire   [0:0] tmp_53_fu_5159_p3;
wire   [1:0] select_ln76_3_fu_5167_p3;
wire   [1:0] select_ln76_24_fu_5175_p3;
wire   [1:0] select_ln76_5_fu_5183_p3;
wire  signed [8:0] sext_ln76_3_fu_5191_p1;
wire   [8:0] sub_ln81_19_fu_5201_p2;
wire   [0:0] tmp_54_fu_5211_p3;
wire   [8:0] add_ln82_20_fu_5206_p2;
wire   [0:0] tmp_55_fu_5227_p3;
wire   [8:0] select_ln58_3_fu_5219_p3;
wire   [8:0] add_ln82_21_fu_5243_p2;
wire   [8:0] select_ln81_9_fu_5235_p3;
wire   [0:0] tmp_56_fu_5249_p3;
wire   [8:0] sub_ln81_20_fu_5257_p2;
wire   [8:0] select_ln81_10_fu_5263_p3;
wire   [8:0] add_ln78_2_fu_5109_p2;
wire   [8:0] add_ln83_2_fu_5114_p2;
wire   [0:0] tmp_57_fu_5277_p3;
wire   [0:0] tmp_58_fu_5285_p3;
wire  signed [8:0] sext_ln58_58_fu_5303_p1;
wire  signed [8:0] sext_ln58_57_fu_5300_p1;
wire   [8:0] add_ln77_1_fu_5306_p2;
wire   [0:0] tmp_61_fu_5316_p3;
wire   [8:0] sub_ln77_21_fu_5311_p2;
wire   [8:0] select_ln58_4_fu_5324_p3;
wire   [8:0] sub_ln77_22_fu_5340_p2;
wire  signed [9:0] sext_ln72_1_fu_5346_p1;
wire   [0:0] tmp_62_fu_5332_p3;
wire   [0:0] tmp_63_fu_5350_p3;
wire   [2:0] select_ln76_25_fu_5358_p3;
wire   [2:0] select_ln76_26_fu_5366_p3;
wire   [2:0] select_ln76_27_fu_5374_p3;
wire  signed [8:0] sext_ln76_5_fu_5382_p1;
wire   [8:0] sub_ln82_1_fu_5392_p2;
wire   [0:0] tmp_64_fu_5402_p3;
wire   [8:0] add_ln82_22_fu_5397_p2;
wire   [0:0] tmp_65_fu_5418_p3;
wire   [8:0] select_ln58_5_fu_5426_p3;
wire   [8:0] select_ln72_2_fu_5410_p3;
wire   [8:0] add_ln82_23_fu_5440_p2;
wire  signed [9:0] sext_ln81_fu_5446_p1;
wire   [0:0] tmp_66_fu_5450_p3;
wire   [8:0] sub_ln81_22_fu_5434_p2;
wire   [8:0] zext_ln81_1_fu_5458_p1;
wire   [0:0] d_26_fu_5293_p3;
wire   [8:0] add_ln76_21_fu_5386_p2;
wire   [8:0] add_ln81_1_fu_5462_p2;
wire   [8:0] tx_84_fu_5468_p3;
wire   [8:0] add_ln78_3_fu_5482_p2;
wire   [8:0] add_ln83_3_fu_5487_p2;
wire   [0:0] tmp_81_fu_5492_p3;
wire   [0:0] tmp_82_fu_5500_p3;
wire   [0:0] tmp_86_fu_5515_p3;
wire   [8:0] select_ln58_6_fu_5522_p3;
wire   [8:0] add_ln76_28_fu_5530_p2;
wire  signed [9:0] sext_ln77_8_fu_5535_p1;
wire   [8:0] select_ln77_9_fu_5539_p3;
wire   [0:0] tmp_87_fu_5546_p3;
wire   [8:0] sub_ln77_30_fu_5554_p2;
wire   [8:0] select_ln77_10_fu_5559_p3;
wire   [8:0] add_ln82_29_fu_5573_p2;
wire   [0:0] tmp_89_fu_5577_p3;
wire   [8:0] select_ln81_11_fu_5585_p3;
wire   [8:0] sub_ln81_29_fu_5593_p2;
wire  signed [9:0] sext_ln82_1_fu_5598_p1;
wire   [0:0] tmp_90_fu_5602_p3;
wire   [2:0] select_ln82_10_fu_5610_p3;
wire   [2:0] select_ln82_14_fu_5617_p3;
wire   [2:0] select_ln82_17_fu_5624_p3;
wire  signed [8:0] sext_ln82_2_fu_5632_p1;
wire   [0:0] d_34_fu_5508_p3;
wire   [8:0] sub_ln77_31_fu_5567_p2;
wire   [8:0] add_ln82_30_fu_5636_p2;
wire  signed [8:0] sext_ln58_27_fu_5659_p1;
wire  signed [8:0] sext_ln58_26_fu_5656_p1;
wire   [8:0] add_ln76_34_fu_5662_p2;
wire   [8:0] sub_ln81_35_fu_5672_p2;
wire   [8:0] sub_ln77_37_fu_5667_p2;
wire   [8:0] add_ln82_36_fu_5677_p2;
wire   [8:0] tx_36_fu_5682_p3;
wire   [2:0] trunc_ln71_6_fu_5696_p4;
wire   [8:0] ty_34_fu_5689_p3;
wire   [2:0] trunc_ln72_21_fu_5710_p4;
wire  signed [8:0] sext_ln58_30_fu_5720_p1;
wire  signed [8:0] sext_ln58_29_fu_5706_p1;
wire   [8:0] add_ln76_36_fu_5724_p2;
wire   [8:0] sub_ln81_37_fu_5736_p2;
wire   [8:0] sub_ln77_39_fu_5730_p2;
wire   [8:0] add_ln82_38_fu_5742_p2;
wire   [8:0] add_ln78_5_fu_5782_p2;
wire   [8:0] add_ln83_5_fu_5787_p2;
wire   [0:0] tmp_120_fu_5792_p3;
wire   [0:0] tmp_121_fu_5800_p3;
wire  signed [8:0] sext_ln58_81_fu_5818_p1;
wire  signed [8:0] sext_ln58_80_fu_5815_p1;
wire   [8:0] add_ln77_2_fu_5821_p2;
wire   [0:0] tmp_124_fu_5831_p3;
wire   [8:0] sub_ln77_43_fu_5826_p2;
wire   [8:0] select_ln58_9_fu_5839_p3;
wire   [8:0] sub_ln77_44_fu_5855_p2;
wire  signed [9:0] sext_ln72_2_fu_5861_p1;
wire   [0:0] tmp_125_fu_5847_p3;
wire   [0:0] tmp_126_fu_5865_p3;
wire   [2:0] select_ln76_29_fu_5873_p3;
wire   [2:0] select_ln76_30_fu_5881_p3;
wire   [2:0] select_ln76_31_fu_5889_p3;
wire  signed [8:0] sext_ln76_9_fu_5897_p1;
wire   [8:0] sub_ln82_2_fu_5907_p2;
wire   [0:0] tmp_127_fu_5917_p3;
wire   [8:0] add_ln82_42_fu_5912_p2;
wire   [0:0] tmp_128_fu_5933_p3;
wire   [8:0] select_ln58_10_fu_5941_p3;
wire   [8:0] select_ln72_4_fu_5925_p3;
wire   [8:0] add_ln82_43_fu_5955_p2;
wire  signed [9:0] sext_ln81_9_fu_5961_p1;
wire   [0:0] tmp_129_fu_5965_p3;
wire   [8:0] sub_ln81_42_fu_5949_p2;
wire   [8:0] zext_ln81_2_fu_5973_p1;
wire   [0:0] d_49_fu_5808_p3;
wire   [8:0] add_ln76_40_fu_5901_p2;
wire   [8:0] add_ln81_2_fu_5977_p2;
wire   [8:0] tx_85_fu_5983_p3;
wire   [9:0] tz_82_v_cast_fu_5997_p3;
wire   [9:0] tz_43_fu_6004_p2;
wire  signed [8:0] sext_ln76_19_fu_6020_p1;
wire  signed [8:0] sext_ln58_38_fu_6017_p1;
wire   [0:0] d_54_fu_6009_p3;
wire   [8:0] add_ln76_43_fu_6023_p2;
wire   [8:0] sub_ln81_45_fu_6033_p2;
wire   [8:0] sub_ln77_47_fu_6028_p2;
wire   [8:0] add_ln82_46_fu_6038_p2;
wire   [9:0] tz_83_v_cast_fu_6059_p3;
wire   [9:0] tz_44_fu_6067_p2;
wire   [8:0] tx_44_fu_6043_p3;
wire   [3:0] tmp_140_fu_6085_p4;
wire   [8:0] ty_41_fu_6051_p3;
wire   [3:0] trunc_ln72_26_fu_6099_p4;
wire  signed [8:0] sext_ln76_20_fu_6109_p1;
wire  signed [8:0] sext_ln58_82_fu_6095_p1;
wire   [0:0] d_55_fu_6077_p3;
wire   [8:0] add_ln76_44_fu_6113_p2;
wire   [8:0] sub_ln81_46_fu_6125_p2;
wire   [8:0] sub_ln77_48_fu_6119_p2;
wire   [8:0] add_ln82_47_fu_6131_p2;
wire   [8:0] trunc_ln57_4_fu_6073_p1;
wire   [8:0] tz_84_v_cast_fu_6153_p3;
wire   [8:0] tx_45_fu_6137_p3;
wire   [2:0] tmp_142_fu_6175_p4;
wire   [8:0] ty_42_fu_6145_p3;
wire   [2:0] tmp_143_fu_6189_p4;
wire  signed [8:0] sext_ln58_84_fu_6199_p1;
wire  signed [8:0] sext_ln58_83_fu_6185_p1;
wire   [8:0] add_ln76_45_fu_6203_p2;
wire   [8:0] sub_ln81_47_fu_6215_p2;
wire   [8:0] sub_ln77_49_fu_6209_p2;
wire   [8:0] add_ln82_48_fu_6221_p2;
wire   [9:0] select_ln75_7_fu_6266_p3;
wire  signed [9:0] sext_ln228_2_fu_6263_p1;
wire   [9:0] tz_46_fu_6273_p2;
wire   [8:0] zext_ln219_3_fu_6287_p1;
wire   [8:0] tz_47_fu_6290_p2;
wire   [8:0] select_ln75_8_fu_6304_p3;
wire   [8:0] tz_48_fu_6312_p2;
wire   [0:0] d_59_fu_6279_p3;
wire   [6:0] select_ln76_11_fu_6326_p3;
wire   [6:0] select_ln81_5_fu_6340_p3;
wire   [6:0] tx_47_fu_6354_p3;
wire   [7:0] select_ln77_5_fu_6333_p3;
wire   [7:0] select_ln82_9_fu_6347_p3;
wire  signed [7:0] ty_44_fu_6366_p3;
wire   [9:0] tz_99_v_cast_fu_6378_p3;
wire   [9:0] tz_49_fu_6386_p2;
wire   [4:0] x_s_6_fu_6400_p4;
wire   [5:0] trunc_ln72_27_fu_6414_p4;
wire   [8:0] tz_102_v_cast_fu_6428_p3;
wire   [7:0] tx_47_cast_fu_6362_p1;
wire  signed [7:0] sext_ln71_2_fu_6424_p1;
wire  signed [8:0] ty_84_cast_fu_6374_p1;
wire   [8:0] zext_ln58_9_fu_6410_p1;
wire   [0:0] d_62_fu_6392_p3;
wire   [7:0] add_ln76_48_fu_6450_p2;
wire   [7:0] sub_ln81_50_fu_6462_p2;
wire   [7:0] tx_49_fu_6474_p3;
wire   [8:0] sub_ln77_53_fu_6456_p2;
wire   [8:0] add_ln82_51_fu_6468_p2;
wire   [9:0] tz_101_v_cast_fu_6494_p3;
wire   [4:0] tmp_164_fu_6516_p4;
wire   [8:0] ty_46_fu_6486_p3;
wire   [5:0] trunc_ln72_28_fu_6530_p4;
wire   [8:0] tx_49_cast_fu_6482_p1;
wire  signed [8:0] trunc_ln72_44_cast_fu_6540_p1;
wire   [8:0] zext_ln58_22_fu_6526_p1;
wire   [8:0] add_ln76_50_fu_6544_p2;
wire   [8:0] sub_ln81_52_fu_6556_p2;
wire   [8:0] sub_ln77_55_fu_6550_p2;
wire   [8:0] add_ln82_53_fu_6562_p2;
wire   [7:0] sub_ln211_4_fu_6623_p2;
wire   [7:0] mul_ln38_4_fu_6639_p0;
wire   [10:0] mul_ln38_4_fu_6639_p1;
wire   [17:0] mul_ln38_4_fu_6639_p2;
wire   [8:0] outcos_4_fu_6659_p7;
wire   [1:0] outcos_4_fu_6659_p8;
wire   [8:0] outcos_4_fu_6659_p9;
wire   [8:0] sub_ln13_fu_6684_p2;
wire   [6:0] tmp_68_fu_6690_p4;
wire  signed [7:0] sext_ln13_5_fu_6700_p1;
wire   [6:0] trunc_ln13_3_fu_6710_p4;
wire   [0:0] tmp_67_fu_6676_p3;
wire   [7:0] sub_ln13_1_fu_6704_p2;
wire  signed [7:0] sext_ln13_6_fu_6720_p1;
wire   [7:0] select_ln13_fu_6724_p3;
wire   [8:0] outsin_2_fu_6740_p3;
wire   [8:0] sub_ln14_fu_6753_p2;
wire   [6:0] tmp_92_fu_6759_p4;
wire  signed [7:0] sext_ln14_fu_6769_p1;
wire   [6:0] trunc_ln14_2_fu_6779_p4;
wire   [0:0] tmp_91_fu_6745_p3;
wire   [7:0] sub_ln14_1_fu_6773_p2;
wire  signed [7:0] sext_ln14_1_fu_6789_p1;
wire   [7:0] select_ln14_fu_6793_p3;
wire  signed [8:0] sext_ln58_32_fu_6812_p1;
wire  signed [8:0] sext_ln58_31_fu_6809_p1;
wire   [8:0] add_ln76_38_fu_6815_p2;
wire   [0:0] tmp_114_fu_6825_p3;
wire   [8:0] sub_ln77_41_fu_6820_p2;
wire   [8:0] select_ln58_7_fu_6833_p3;
wire   [8:0] sub_ln77_42_fu_6849_p2;
wire   [0:0] tmp_115_fu_6841_p3;
wire   [0:0] tmp_116_fu_6855_p3;
wire   [1:0] select_ln76_8_fu_6863_p3;
wire   [1:0] select_ln76_28_fu_6871_p3;
wire   [1:0] select_ln76_10_fu_6879_p3;
wire  signed [8:0] sext_ln76_7_fu_6887_p1;
wire   [8:0] sub_ln81_39_fu_6897_p2;
wire   [0:0] tmp_117_fu_6907_p3;
wire   [8:0] add_ln82_40_fu_6902_p2;
wire   [0:0] tmp_118_fu_6923_p3;
wire   [8:0] select_ln58_8_fu_6915_p3;
wire   [8:0] add_ln82_41_fu_6939_p2;
wire   [8:0] select_ln81_12_fu_6931_p3;
wire   [0:0] tmp_119_fu_6945_p3;
wire   [8:0] sub_ln81_40_fu_6953_p2;
wire   [8:0] select_ln81_13_fu_6959_p3;
wire   [8:0] outcos_6_fu_6979_p4;
wire   [8:0] outcos_6_fu_6979_p6;
wire   [8:0] outcos_6_fu_6979_p7;
wire   [1:0] outcos_6_fu_6979_p8;
wire   [8:0] add_ln78_6_fu_7016_p2;
wire   [8:0] add_ln83_6_fu_7021_p2;
wire   [0:0] tmp_144_fu_7026_p3;
wire   [0:0] tmp_145_fu_7034_p3;
wire  signed [8:0] sext_ln58_86_fu_7052_p1;
wire  signed [8:0] sext_ln58_85_fu_7049_p1;
wire   [8:0] add_ln76_46_fu_7055_p2;
wire   [8:0] sub_ln77_50_fu_7060_p2;
wire   [0:0] tmp_149_fu_7073_p3;
wire   [8:0] select_ln58_11_fu_7081_p3;
wire   [8:0] add_ln76_47_fu_7089_p2;
wire   [0:0] tmp_148_fu_7065_p3;
wire  signed [9:0] sext_ln77_fu_7095_p1;
wire   [8:0] select_ln77_11_fu_7099_p3;
wire   [0:0] tmp_150_fu_7107_p3;
wire   [8:0] sub_ln77_51_fu_7115_p2;
wire   [8:0] select_ln77_12_fu_7121_p3;
wire   [8:0] sub_ln81_48_fu_7135_p2;
wire   [8:0] add_ln82_49_fu_7140_p2;
wire   [0:0] tmp_152_fu_7153_p3;
wire   [8:0] select_ln81_14_fu_7161_p3;
wire   [8:0] sub_ln81_49_fu_7169_p2;
wire  signed [9:0] sext_ln82_4_fu_7175_p1;
wire   [0:0] tmp_151_fu_7145_p3;
wire   [0:0] tmp_153_fu_7179_p3;
wire   [2:0] select_ln82_20_fu_7187_p3;
wire   [2:0] select_ln82_21_fu_7195_p3;
wire   [2:0] select_ln82_22_fu_7203_p3;
wire  signed [8:0] sext_ln82_5_fu_7211_p1;
wire   [0:0] d_57_fu_7042_p3;
wire   [8:0] sub_ln77_52_fu_7129_p2;
wire   [8:0] add_ln82_50_fu_7215_p2;
wire   [6:0] select_ln76_12_fu_7229_p3;
wire   [6:0] select_ln82_24_fu_7243_p3;
wire   [6:0] tx_48_fu_7257_p3;
wire   [6:0] select_ln82_23_fu_7236_p3;
wire   [6:0] select_ln82_11_fu_7250_p3;
wire   [6:0] ty_45_fu_7268_p3;
wire   [3:0] x_s_7_fu_7279_p4;
wire   [3:0] y_s_1_fu_7293_p4;
wire   [7:0] zext_ln72_2_fu_7264_p1;
wire   [7:0] zext_ln58_11_fu_7303_p1;
wire   [7:0] add_ln76_49_fu_7307_p2;
wire   [7:0] trunc_ln72_118_cast_fu_7275_p1;
wire   [7:0] zext_ln58_10_fu_7289_p1;
wire   [7:0] sub_ln77_54_fu_7317_p2;
wire   [7:0] sub_ln81_51_fu_7327_p2;
wire   [7:0] add_ln82_52_fu_7337_p2;
wire   [8:0] zext_ln77_2_fu_7313_p1;
wire  signed [8:0] sext_ln82_6_fu_7333_p1;
wire  signed [8:0] sext_ln78_2_fu_7323_p1;
wire   [8:0] zext_ln83_2_fu_7343_p1;
wire   [8:0] tz_104_v_cast_fu_7361_p3;
wire   [8:0] tz_52_fu_7368_p2;
wire   [8:0] tx_50_fu_7347_p3;
wire   [4:0] trunc_ln71_8_fu_7381_p4;
wire   [8:0] ty_47_fu_7354_p3;
wire   [4:0] trunc_ln72_29_fu_7395_p4;
wire  signed [8:0] sext_ln58_42_fu_7405_p1;
wire  signed [8:0] sext_ln58_41_fu_7391_p1;
wire   [9:0] tz_103_v_cast_fu_7433_p3;
wire   [9:0] tz_53_fu_7440_p2;
wire   [0:0] d_65_fu_7373_p3;
wire   [8:0] add_ln76_51_fu_7409_p2;
wire   [8:0] sub_ln81_53_fu_7421_p2;
wire   [8:0] sub_ln77_56_fu_7415_p2;
wire   [8:0] add_ln82_54_fu_7427_p2;
wire   [8:0] tz_106_v_cast_fu_7475_p3;
wire   [8:0] tz_54_fu_7483_p2;
wire  signed [8:0] trunc_ln72_46_cast_fu_7456_p1;
wire  signed [8:0] sext_ln58_43_fu_7453_p1;
wire   [0:0] d_66_fu_7445_p3;
wire   [8:0] add_ln76_52_fu_7517_p2;
wire   [8:0] sub_ln81_54_fu_7527_p2;
wire   [8:0] sub_ln77_57_fu_7522_p2;
wire   [8:0] add_ln82_55_fu_7532_p2;
wire   [9:0] tz_105_v_cast_fu_7553_p3;
wire   [9:0] tz_55_fu_7561_p2;
wire   [8:0] tx_53_fu_7537_p3;
wire   [3:0] tmp_170_fu_7579_p4;
wire   [8:0] ty_50_fu_7545_p3;
wire   [3:0] trunc_ln72_32_fu_7593_p4;
wire   [8:0] tz_108_v_cast_fu_7607_p3;
wire   [8:0] tz_56_fu_7615_p2;
wire  signed [8:0] trunc_ln72_48_cast_fu_7603_p1;
wire  signed [8:0] sext_ln58_87_fu_7589_p1;
wire   [0:0] d_68_fu_7571_p3;
wire   [8:0] add_ln76_54_fu_7629_p2;
wire   [8:0] sub_ln81_56_fu_7641_p2;
wire   [8:0] sub_ln77_59_fu_7635_p2;
wire   [8:0] add_ln82_57_fu_7647_p2;
wire   [8:0] trunc_ln57_5_fu_7567_p1;
wire   [8:0] tz_107_v_cast_fu_7681_p3;
wire   [8:0] tx_55_fu_7665_p3;
wire   [2:0] tmp_173_fu_7703_p4;
wire   [8:0] ty_52_fu_7673_p3;
wire   [2:0] tmp_174_fu_7717_p4;
wire   [8:0] add_ln78_7_fu_7653_p2;
wire   [8:0] add_ln83_7_fu_7659_p2;
wire   [0:0] tmp_175_fu_7731_p3;
wire   [0:0] tmp_176_fu_7739_p3;
wire  signed [8:0] sext_ln58_89_fu_7727_p1;
wire  signed [8:0] sext_ln58_88_fu_7713_p1;
wire   [8:0] add_ln76_56_fu_7755_p2;
wire   [8:0] sub_ln81_58_fu_7767_p2;
wire   [8:0] sub_ln77_61_fu_7761_p2;
wire   [8:0] add_ln82_59_fu_7773_p2;
wire   [0:0] d_71_fu_7747_p3;
wire   [0:0] xor_ln39_2_fu_7815_p2;
wire   [9:0] select_ln75_9_fu_7829_p3;
wire  signed [9:0] sext_ln219_3_fu_7826_p1;
wire   [9:0] tz_58_fu_7836_p2;
wire   [0:0] d_74_fu_7842_p3;
wire   [6:0] select_ln76_14_fu_7850_p3;
wire   [6:0] select_ln81_6_fu_7864_p3;
wire   [6:0] tx_59_fu_7878_p3;
wire   [7:0] select_ln77_6_fu_7857_p3;
wire   [7:0] select_ln82_12_fu_7871_p3;
wire  signed [7:0] ty_55_fu_7890_p3;
wire   [9:0] tz_123_v_cast_fu_7902_p3;
wire   [9:0] tz_59_fu_7910_p2;
wire   [4:0] x_s_8_fu_7924_p4;
wire   [5:0] trunc_ln72_35_fu_7938_p4;
wire   [7:0] tx_59_cast_fu_7886_p1;
wire  signed [7:0] sext_ln76_21_fu_7948_p1;
wire  signed [8:0] ty_105_cast_fu_7898_p1;
wire   [8:0] zext_ln58_12_fu_7934_p1;
wire   [0:0] d_75_fu_7916_p3;
wire   [7:0] add_ln76_60_fu_7952_p2;
wire   [7:0] sub_ln81_63_fu_7964_p2;
wire   [7:0] tx_60_fu_7976_p3;
wire   [8:0] sub_ln77_66_fu_7958_p2;
wire   [8:0] add_ln82_64_fu_7970_p2;
wire   [9:0] tz_124_v_cast_fu_7996_p3;
wire   [4:0] tmp_199_fu_8018_p4;
wire   [8:0] ty_56_fu_7988_p3;
wire   [5:0] trunc_ln72_36_fu_8032_p4;
wire   [8:0] tx_60_cast_fu_7984_p1;
wire  signed [8:0] sext_ln76_22_fu_8042_p1;
wire   [8:0] zext_ln58_23_fu_8028_p1;
wire   [8:0] add_ln76_61_fu_8046_p2;
wire   [8:0] sub_ln81_64_fu_8058_p2;
wire   [8:0] sub_ln77_67_fu_8052_p2;
wire   [8:0] add_ln82_65_fu_8064_p2;
wire   [9:0] shl_ln42_4_fu_8106_p3;
wire   [9:0] select_ln42_3_fu_8113_p3;
wire   [9:0] sub_ln42_3_fu_8120_p2;
wire   [8:0] r_4_fu_8126_p4;
wire   [9:0] zext_ln42_5_fu_8136_p1;
wire   [9:0] sub_ln228_4_fu_8140_p2;
wire  signed [15:0] w1_real_fu_6732_p3;
wire  signed [15:0] w1_imag_fu_6801_p3;
wire   [8:0] sub_ln13_2_fu_8185_p2;
wire   [6:0] tmp_131_fu_8190_p4;
wire  signed [7:0] sext_ln13_8_fu_8200_p1;
wire   [7:0] sub_ln13_3_fu_8204_p2;
wire  signed [7:0] sext_ln13_9_fu_8210_p1;
wire   [7:0] select_ln13_1_fu_8213_p3;
wire   [8:0] outsin_4_fu_8228_p2;
wire   [8:0] outsin_5_fu_8233_p3;
wire   [8:0] sub_ln14_2_fu_8247_p2;
wire   [6:0] tmp_155_fu_8253_p4;
wire  signed [7:0] sext_ln14_2_fu_8263_p1;
wire   [6:0] trunc_ln14_5_fu_8273_p4;
wire   [0:0] tmp_154_fu_8239_p3;
wire   [7:0] sub_ln14_3_fu_8267_p2;
wire  signed [7:0] sext_ln14_3_fu_8283_p1;
wire  signed [8:0] sext_ln58_45_fu_8298_p1;
wire  signed [8:0] sext_ln58_44_fu_8295_p1;
wire   [8:0] add_ln76_53_fu_8301_p2;
wire   [8:0] sub_ln81_55_fu_8311_p2;
wire   [8:0] sub_ln77_58_fu_8306_p2;
wire   [8:0] add_ln82_56_fu_8316_p2;
wire   [8:0] tx_54_fu_8321_p3;
wire   [2:0] trunc_ln71_10_fu_8335_p4;
wire   [8:0] ty_51_fu_8328_p3;
wire   [2:0] trunc_ln72_33_fu_8349_p4;
wire  signed [8:0] sext_ln58_48_fu_8359_p1;
wire  signed [8:0] sext_ln58_47_fu_8345_p1;
wire   [8:0] add_ln76_55_fu_8363_p2;
wire   [8:0] sub_ln81_57_fu_8375_p2;
wire   [8:0] sub_ln77_60_fu_8369_p2;
wire   [8:0] add_ln82_58_fu_8381_p2;
wire   [8:0] add_ln78_8_fu_8421_p2;
wire   [8:0] add_ln83_8_fu_8426_p2;
wire   [0:0] tmp_183_fu_8431_p3;
wire   [0:0] tmp_184_fu_8439_p3;
wire  signed [8:0] sext_ln58_91_fu_8457_p1;
wire  signed [8:0] sext_ln58_90_fu_8454_p1;
wire   [8:0] add_ln77_3_fu_8460_p2;
wire   [0:0] tmp_187_fu_8470_p3;
wire   [8:0] sub_ln77_64_fu_8465_p2;
wire   [8:0] select_ln58_14_fu_8478_p3;
wire   [8:0] sub_ln77_65_fu_8494_p2;
wire  signed [9:0] sext_ln72_3_fu_8500_p1;
wire   [0:0] tmp_188_fu_8486_p3;
wire   [0:0] tmp_189_fu_8504_p3;
wire   [2:0] select_ln76_33_fu_8512_p3;
wire   [2:0] select_ln76_34_fu_8520_p3;
wire   [2:0] select_ln76_35_fu_8528_p3;
wire  signed [8:0] sext_ln76_13_fu_8536_p1;
wire   [8:0] sub_ln82_3_fu_8546_p2;
wire   [0:0] tmp_190_fu_8556_p3;
wire   [8:0] add_ln82_62_fu_8551_p2;
wire   [0:0] tmp_191_fu_8572_p3;
wire   [8:0] select_ln58_15_fu_8580_p3;
wire   [8:0] select_ln72_6_fu_8564_p3;
wire   [8:0] add_ln82_63_fu_8594_p2;
wire  signed [9:0] sext_ln81_10_fu_8600_p1;
wire   [0:0] tmp_192_fu_8604_p3;
wire   [8:0] sub_ln81_62_fu_8588_p2;
wire   [8:0] zext_ln81_3_fu_8612_p1;
wire   [0:0] d_72_fu_8447_p3;
wire   [8:0] add_ln76_59_fu_8540_p2;
wire   [8:0] add_ln81_3_fu_8616_p2;
wire   [8:0] tx_86_fu_8622_p3;
wire   [9:0] tz_125_v_cast_fu_8636_p3;
wire   [9:0] tz_61_fu_8643_p2;
wire  signed [8:0] sext_ln76_23_fu_8659_p1;
wire  signed [8:0] sext_ln58_56_fu_8656_p1;
wire   [0:0] d_77_fu_8648_p3;
wire   [8:0] add_ln76_62_fu_8662_p2;
wire   [8:0] sub_ln81_65_fu_8672_p2;
wire   [8:0] sub_ln77_68_fu_8667_p2;
wire   [8:0] add_ln82_66_fu_8677_p2;
wire   [9:0] tz_126_v_cast_fu_8698_p3;
wire   [9:0] tz_62_fu_8706_p2;
wire   [8:0] tx_62_fu_8682_p3;
wire   [3:0] tmp_203_fu_8724_p4;
wire   [8:0] ty_58_fu_8690_p3;
wire   [3:0] trunc_ln72_38_fu_8738_p4;
wire  signed [8:0] sext_ln76_24_fu_8748_p1;
wire  signed [8:0] sext_ln58_92_fu_8734_p1;
wire   [0:0] d_78_fu_8716_p3;
wire   [8:0] add_ln76_63_fu_8752_p2;
wire   [8:0] sub_ln81_66_fu_8764_p2;
wire   [8:0] sub_ln77_69_fu_8758_p2;
wire   [8:0] add_ln82_67_fu_8770_p2;
wire   [8:0] trunc_ln57_6_fu_8712_p1;
wire   [8:0] tz_127_v_cast_fu_8792_p3;
wire   [8:0] tx_63_fu_8776_p3;
wire   [2:0] tmp_205_fu_8814_p4;
wire   [8:0] ty_59_fu_8784_p3;
wire   [2:0] tmp_206_fu_8828_p4;
wire  signed [8:0] sext_ln58_94_fu_8838_p1;
wire  signed [8:0] sext_ln58_93_fu_8824_p1;
wire   [8:0] add_ln76_64_fu_8842_p2;
wire   [8:0] sub_ln81_67_fu_8854_p2;
wire   [8:0] sub_ln77_70_fu_8848_p2;
wire   [8:0] add_ln82_68_fu_8860_p2;
wire   [9:0] select_ln75_10_fu_8905_p3;
wire  signed [9:0] sext_ln228_3_fu_8902_p1;
wire   [9:0] tz_64_fu_8912_p2;
wire   [8:0] zext_ln219_4_fu_8926_p1;
wire   [8:0] tz_65_fu_8929_p2;
wire   [8:0] select_ln75_11_fu_8943_p3;
wire   [8:0] tz_66_fu_8951_p2;
wire   [0:0] d_82_fu_8918_p3;
wire   [6:0] select_ln76_16_fu_8965_p3;
wire   [6:0] select_ln81_7_fu_8979_p3;
wire   [6:0] tx_65_fu_8993_p3;
wire   [7:0] select_ln77_7_fu_8972_p3;
wire   [7:0] select_ln82_13_fu_8986_p3;
wire  signed [7:0] ty_61_fu_9005_p3;
wire   [9:0] tz_142_v_cast_fu_9017_p3;
wire   [9:0] tz_67_fu_9025_p2;
wire   [4:0] x_s_9_fu_9039_p4;
wire   [5:0] trunc_ln72_39_fu_9053_p4;
wire   [8:0] tz_145_v_cast_fu_9067_p3;
wire   [7:0] tx_65_cast_fu_9001_p1;
wire  signed [7:0] sext_ln71_3_fu_9063_p1;
wire  signed [8:0] ty_121_cast_fu_9013_p1;
wire   [8:0] zext_ln58_13_fu_9049_p1;
wire   [0:0] d_85_fu_9031_p3;
wire   [7:0] add_ln76_67_fu_9089_p2;
wire   [7:0] sub_ln81_70_fu_9101_p2;
wire   [7:0] tx_67_fu_9113_p3;
wire   [8:0] sub_ln77_74_fu_9095_p2;
wire   [8:0] add_ln82_71_fu_9107_p2;
wire   [9:0] tz_144_v_cast_fu_9133_p3;
wire   [4:0] tmp_227_fu_9155_p4;
wire   [8:0] ty_63_fu_9125_p3;
wire   [5:0] trunc_ln72_40_fu_9169_p4;
wire   [8:0] tx_67_cast_fu_9121_p1;
wire  signed [8:0] trunc_ln72_63_cast_fu_9179_p1;
wire   [8:0] zext_ln58_24_fu_9165_p1;
wire   [8:0] add_ln76_69_fu_9183_p2;
wire   [8:0] sub_ln81_72_fu_9195_p2;
wire   [8:0] sub_ln77_76_fu_9189_p2;
wire   [8:0] add_ln82_73_fu_9201_p2;
wire  signed [15:0] mul_ln89_1_fu_9260_p0;
wire  signed [15:0] mul_ln89_1_fu_9260_p1;
wire  signed [30:0] sext_ln89_3_fu_9257_p1;
wire   [15:0] w2_real_fu_8220_p3;
wire  signed [15:0] mul_ln94_fu_9275_p0;
wire  signed [15:0] mul_ln94_fu_9275_p1;
wire  signed [8:0] sext_ln58_50_fu_9290_p1;
wire  signed [8:0] sext_ln58_49_fu_9287_p1;
wire   [8:0] add_ln76_57_fu_9293_p2;
wire   [0:0] tmp_177_fu_9303_p3;
wire   [8:0] sub_ln77_62_fu_9298_p2;
wire   [8:0] select_ln58_12_fu_9311_p3;
wire   [8:0] sub_ln77_63_fu_9327_p2;
wire   [0:0] tmp_178_fu_9319_p3;
wire   [0:0] tmp_179_fu_9333_p3;
wire   [1:0] select_ln76_13_fu_9341_p3;
wire   [1:0] select_ln76_32_fu_9349_p3;
wire   [1:0] select_ln76_15_fu_9357_p3;
wire  signed [8:0] sext_ln76_11_fu_9365_p1;
wire   [8:0] sub_ln81_59_fu_9375_p2;
wire   [0:0] tmp_180_fu_9385_p3;
wire   [8:0] add_ln82_60_fu_9380_p2;
wire   [0:0] tmp_181_fu_9401_p3;
wire   [8:0] select_ln58_13_fu_9393_p3;
wire   [8:0] add_ln82_61_fu_9417_p2;
wire   [8:0] select_ln81_15_fu_9409_p3;
wire   [0:0] tmp_182_fu_9423_p3;
wire   [8:0] sub_ln81_60_fu_9431_p2;
wire   [8:0] select_ln81_16_fu_9437_p3;
wire   [8:0] outcos_8_fu_9457_p4;
wire   [8:0] outcos_8_fu_9457_p6;
wire   [8:0] outcos_8_fu_9457_p7;
wire   [1:0] outcos_8_fu_9457_p8;
wire   [8:0] add_ln78_9_fu_9494_p2;
wire   [8:0] add_ln83_9_fu_9499_p2;
wire   [0:0] tmp_207_fu_9504_p3;
wire   [0:0] tmp_208_fu_9512_p3;
wire  signed [8:0] sext_ln58_96_fu_9530_p1;
wire  signed [8:0] sext_ln58_95_fu_9527_p1;
wire   [8:0] add_ln76_65_fu_9533_p2;
wire   [8:0] sub_ln77_71_fu_9538_p2;
wire   [0:0] tmp_212_fu_9551_p3;
wire   [8:0] select_ln58_16_fu_9559_p3;
wire   [8:0] add_ln76_66_fu_9567_p2;
wire   [0:0] tmp_211_fu_9543_p3;
wire  signed [9:0] sext_ln77_9_fu_9573_p1;
wire   [8:0] select_ln77_13_fu_9577_p3;
wire   [0:0] tmp_213_fu_9585_p3;
wire   [8:0] sub_ln77_72_fu_9593_p2;
wire   [8:0] select_ln77_14_fu_9599_p3;
wire   [8:0] sub_ln81_68_fu_9613_p2;
wire   [8:0] add_ln82_69_fu_9618_p2;
wire   [0:0] tmp_215_fu_9631_p3;
wire   [8:0] select_ln81_17_fu_9639_p3;
wire   [8:0] sub_ln81_69_fu_9647_p2;
wire  signed [9:0] sext_ln82_7_fu_9653_p1;
wire   [0:0] tmp_214_fu_9623_p3;
wire   [0:0] tmp_216_fu_9657_p3;
wire   [2:0] select_ln82_25_fu_9665_p3;
wire   [2:0] select_ln82_26_fu_9673_p3;
wire   [2:0] select_ln82_27_fu_9681_p3;
wire  signed [8:0] sext_ln82_8_fu_9689_p1;
wire   [0:0] d_80_fu_9520_p3;
wire   [8:0] sub_ln77_73_fu_9607_p2;
wire   [8:0] add_ln82_70_fu_9693_p2;
wire   [6:0] select_ln76_17_fu_9707_p3;
wire   [6:0] select_ln82_29_fu_9721_p3;
wire   [6:0] tx_66_fu_9735_p3;
wire   [6:0] select_ln82_28_fu_9714_p3;
wire   [6:0] select_ln82_15_fu_9728_p3;
wire   [6:0] ty_62_fu_9746_p3;
wire   [3:0] x_s_10_fu_9757_p4;
wire   [3:0] y_s_2_fu_9771_p4;
wire   [7:0] zext_ln72_3_fu_9742_p1;
wire   [7:0] zext_ln58_15_fu_9781_p1;
wire   [7:0] add_ln76_68_fu_9785_p2;
wire   [7:0] trunc_ln72_170_cast_fu_9753_p1;
wire   [7:0] zext_ln58_14_fu_9767_p1;
wire   [7:0] sub_ln77_75_fu_9795_p2;
wire   [7:0] sub_ln81_71_fu_9805_p2;
wire   [7:0] add_ln82_72_fu_9815_p2;
wire   [8:0] zext_ln77_3_fu_9791_p1;
wire  signed [8:0] sext_ln82_9_fu_9811_p1;
wire  signed [8:0] sext_ln78_3_fu_9801_p1;
wire   [8:0] zext_ln83_3_fu_9821_p1;
wire   [8:0] tz_147_v_cast_fu_9839_p3;
wire   [8:0] tz_70_fu_9846_p2;
wire   [8:0] tx_68_fu_9825_p3;
wire   [4:0] trunc_ln71_12_fu_9859_p4;
wire   [8:0] ty_64_fu_9832_p3;
wire   [4:0] trunc_ln72_41_fu_9873_p4;
wire  signed [8:0] sext_ln58_60_fu_9883_p1;
wire  signed [8:0] sext_ln58_59_fu_9869_p1;
wire   [9:0] tz_146_v_cast_fu_9911_p3;
wire   [9:0] tz_71_fu_9918_p2;
wire   [0:0] d_88_fu_9851_p3;
wire   [8:0] add_ln76_70_fu_9887_p2;
wire   [8:0] sub_ln81_73_fu_9899_p2;
wire   [8:0] sub_ln77_77_fu_9893_p2;
wire   [8:0] add_ln82_74_fu_9905_p2;
wire   [8:0] tz_149_v_cast_fu_9953_p3;
wire   [8:0] tz_72_fu_9961_p2;
wire  signed [8:0] trunc_ln72_65_cast_fu_9934_p1;
wire  signed [8:0] sext_ln58_61_fu_9931_p1;
wire   [0:0] d_89_fu_9923_p3;
wire   [8:0] add_ln76_71_fu_9995_p2;
wire   [8:0] sub_ln81_74_fu_10005_p2;
wire   [8:0] sub_ln77_78_fu_10000_p2;
wire   [8:0] add_ln82_75_fu_10010_p2;
wire   [9:0] tz_148_v_cast_fu_10031_p3;
wire   [9:0] tz_73_fu_10039_p2;
wire   [8:0] tx_71_fu_10015_p3;
wire   [3:0] tmp_233_fu_10057_p4;
wire   [8:0] ty_67_fu_10023_p3;
wire   [3:0] trunc_ln72_44_fu_10071_p4;
wire   [8:0] tz_151_v_cast_fu_10085_p3;
wire   [8:0] tz_74_fu_10093_p2;
wire  signed [8:0] trunc_ln72_67_cast_fu_10081_p1;
wire  signed [8:0] sext_ln58_97_fu_10067_p1;
wire   [0:0] d_91_fu_10049_p3;
wire   [8:0] add_ln76_73_fu_10107_p2;
wire   [8:0] sub_ln81_76_fu_10119_p2;
wire   [8:0] sub_ln77_80_fu_10113_p2;
wire   [8:0] add_ln82_77_fu_10125_p2;
wire   [8:0] trunc_ln57_7_fu_10045_p1;
wire   [8:0] tz_150_v_cast_fu_10159_p3;
wire   [8:0] tx_73_fu_10143_p3;
wire   [2:0] tmp_236_fu_10181_p4;
wire   [8:0] ty_69_fu_10151_p3;
wire   [2:0] tmp_237_fu_10195_p4;
wire   [8:0] add_ln78_10_fu_10131_p2;
wire   [8:0] add_ln83_10_fu_10137_p2;
wire   [0:0] tmp_238_fu_10209_p3;
wire   [0:0] tmp_239_fu_10217_p3;
wire  signed [8:0] sext_ln58_99_fu_10205_p1;
wire  signed [8:0] sext_ln58_98_fu_10191_p1;
wire   [8:0] add_ln76_75_fu_10233_p2;
wire   [8:0] sub_ln81_78_fu_10245_p2;
wire   [8:0] sub_ln77_82_fu_10239_p2;
wire   [8:0] add_ln82_79_fu_10251_p2;
wire   [0:0] d_94_fu_10225_p3;
wire   [0:0] xor_ln39_3_fu_10293_p2;
wire   [9:0] select_ln75_12_fu_10307_p3;
wire  signed [9:0] sext_ln219_4_fu_10304_p1;
wire   [9:0] tz_76_fu_10314_p2;
wire   [0:0] d_97_fu_10320_p3;
wire   [6:0] select_ln76_19_fu_10328_p3;
wire   [6:0] select_ln81_8_fu_10342_p3;
wire   [6:0] tx_77_fu_10356_p3;
wire   [7:0] select_ln77_8_fu_10335_p3;
wire   [7:0] select_ln82_16_fu_10349_p3;
wire  signed [7:0] ty_72_fu_10368_p3;
wire   [9:0] tz_166_v_cast_fu_10380_p3;
wire   [9:0] tz_77_fu_10388_p2;
wire   [4:0] x_s_11_fu_10402_p4;
wire   [5:0] trunc_ln72_47_fu_10416_p4;
wire   [7:0] tx_77_cast_fu_10364_p1;
wire  signed [7:0] sext_ln76_25_fu_10426_p1;
wire  signed [8:0] ty_142_cast_fu_10376_p1;
wire   [8:0] zext_ln58_16_fu_10412_p1;
wire   [0:0] d_98_fu_10394_p3;
wire   [7:0] add_ln76_79_fu_10430_p2;
wire   [7:0] sub_ln81_83_fu_10442_p2;
wire   [7:0] tx_78_fu_10454_p3;
wire   [8:0] sub_ln77_87_fu_10436_p2;
wire   [8:0] add_ln82_84_fu_10448_p2;
wire   [9:0] tz_167_v_cast_fu_10474_p3;
wire   [4:0] tmp_262_fu_10496_p4;
wire   [8:0] ty_73_fu_10466_p3;
wire   [5:0] trunc_ln72_48_fu_10510_p4;
wire   [8:0] tx_78_cast_fu_10462_p1;
wire  signed [8:0] sext_ln76_26_fu_10520_p1;
wire   [8:0] zext_ln58_25_fu_10506_p1;
wire   [8:0] add_ln76_80_fu_10524_p2;
wire   [8:0] sub_ln81_84_fu_10536_p2;
wire   [8:0] sub_ln77_88_fu_10530_p2;
wire   [8:0] add_ln82_85_fu_10542_p2;
wire   [15:0] w2_imag_fu_9280_p3;
wire   [8:0] sub_ln13_4_fu_10588_p2;
wire   [6:0] tmp_194_fu_10593_p4;
wire  signed [7:0] sext_ln13_11_fu_10603_p1;
wire   [7:0] sub_ln13_5_fu_10607_p2;
wire  signed [7:0] sext_ln13_12_fu_10613_p1;
wire   [7:0] select_ln13_2_fu_10616_p3;
wire   [8:0] outsin_7_fu_10631_p2;
wire   [8:0] outsin_8_fu_10636_p3;
wire   [8:0] sub_ln14_4_fu_10650_p2;
wire   [6:0] tmp_218_fu_10656_p4;
wire  signed [7:0] sext_ln14_4_fu_10666_p1;
wire   [6:0] trunc_ln14_8_fu_10676_p4;
wire   [0:0] tmp_217_fu_10642_p3;
wire   [7:0] sub_ln14_5_fu_10670_p2;
wire  signed [7:0] sext_ln14_5_fu_10686_p1;
wire  signed [8:0] sext_ln58_63_fu_10701_p1;
wire  signed [8:0] sext_ln58_62_fu_10698_p1;
wire   [8:0] add_ln76_72_fu_10704_p2;
wire   [8:0] sub_ln81_75_fu_10714_p2;
wire   [8:0] sub_ln77_79_fu_10709_p2;
wire   [8:0] add_ln82_76_fu_10719_p2;
wire   [8:0] tx_72_fu_10724_p3;
wire   [2:0] trunc_ln71_14_fu_10738_p4;
wire   [8:0] ty_68_fu_10731_p3;
wire   [2:0] trunc_ln72_45_fu_10752_p4;
wire  signed [8:0] sext_ln58_66_fu_10762_p1;
wire  signed [8:0] sext_ln58_65_fu_10748_p1;
wire   [8:0] add_ln76_74_fu_10766_p2;
wire   [8:0] sub_ln81_77_fu_10778_p2;
wire   [8:0] sub_ln77_81_fu_10772_p2;
wire   [8:0] add_ln82_78_fu_10784_p2;
wire   [8:0] add_ln78_11_fu_10824_p2;
wire   [8:0] add_ln83_11_fu_10829_p2;
wire   [0:0] tmp_246_fu_10834_p3;
wire   [0:0] tmp_247_fu_10842_p3;
wire  signed [8:0] sext_ln58_101_fu_10860_p1;
wire  signed [8:0] sext_ln58_100_fu_10857_p1;
wire   [8:0] add_ln77_4_fu_10863_p2;
wire   [0:0] tmp_250_fu_10873_p3;
wire   [8:0] sub_ln77_85_fu_10868_p2;
wire   [8:0] select_ln58_19_fu_10881_p3;
wire   [8:0] sub_ln77_86_fu_10897_p2;
wire  signed [9:0] sext_ln72_4_fu_10903_p1;
wire   [0:0] tmp_251_fu_10889_p3;
wire   [0:0] tmp_252_fu_10907_p3;
wire   [2:0] select_ln76_37_fu_10915_p3;
wire   [2:0] select_ln76_38_fu_10923_p3;
wire   [2:0] select_ln76_39_fu_10931_p3;
wire  signed [8:0] sext_ln76_17_fu_10939_p1;
wire   [8:0] sub_ln82_4_fu_10949_p2;
wire   [0:0] tmp_253_fu_10959_p3;
wire   [8:0] add_ln82_82_fu_10954_p2;
wire   [0:0] tmp_254_fu_10975_p3;
wire   [8:0] select_ln58_20_fu_10983_p3;
wire   [8:0] select_ln72_8_fu_10967_p3;
wire   [8:0] add_ln82_83_fu_10997_p2;
wire  signed [9:0] sext_ln81_11_fu_11003_p1;
wire   [0:0] tmp_255_fu_11007_p3;
wire   [8:0] sub_ln81_82_fu_10991_p2;
wire   [8:0] zext_ln81_4_fu_11015_p1;
wire   [0:0] d_95_fu_10850_p3;
wire   [8:0] add_ln76_78_fu_10943_p2;
wire   [8:0] add_ln81_4_fu_11019_p2;
wire   [8:0] tx_87_fu_11025_p3;
wire   [9:0] tz_168_v_cast_fu_11039_p3;
wire   [9:0] tz_79_fu_11046_p2;
wire  signed [8:0] sext_ln76_27_fu_11062_p1;
wire  signed [8:0] sext_ln58_74_fu_11059_p1;
wire   [0:0] d_100_fu_11051_p3;
wire   [8:0] add_ln76_81_fu_11065_p2;
wire   [8:0] sub_ln81_85_fu_11075_p2;
wire   [8:0] sub_ln77_89_fu_11070_p2;
wire   [8:0] add_ln82_86_fu_11080_p2;
wire   [9:0] tz_169_v_cast_fu_11101_p3;
wire   [9:0] tz_80_fu_11109_p2;
wire   [8:0] tx_80_fu_11085_p3;
wire   [3:0] tmp_266_fu_11127_p4;
wire   [8:0] ty_75_fu_11093_p3;
wire   [3:0] trunc_ln72_50_fu_11141_p4;
wire  signed [8:0] sext_ln76_28_fu_11151_p1;
wire  signed [8:0] sext_ln58_102_fu_11137_p1;
wire   [0:0] d_101_fu_11119_p3;
wire   [8:0] add_ln76_82_fu_11155_p2;
wire   [8:0] sub_ln81_86_fu_11167_p2;
wire   [8:0] sub_ln77_90_fu_11161_p2;
wire   [8:0] add_ln82_87_fu_11173_p2;
wire   [8:0] trunc_ln57_8_fu_11115_p1;
wire   [8:0] tz_170_v_cast_fu_11195_p3;
wire   [8:0] tx_81_fu_11179_p3;
wire   [2:0] tmp_268_fu_11217_p4;
wire   [8:0] ty_76_fu_11187_p3;
wire   [2:0] tmp_269_fu_11231_p4;
wire  signed [8:0] sext_ln58_104_fu_11241_p1;
wire  signed [8:0] sext_ln58_103_fu_11227_p1;
wire   [8:0] add_ln76_83_fu_11245_p2;
wire   [8:0] sub_ln81_87_fu_11257_p2;
wire   [8:0] sub_ln77_91_fu_11251_p2;
wire   [8:0] add_ln82_88_fu_11263_p2;
wire   [15:0] w3_real_fu_10623_p3;
wire  signed [8:0] sext_ln58_68_fu_11325_p1;
wire  signed [8:0] sext_ln58_67_fu_11322_p1;
wire   [8:0] add_ln76_76_fu_11328_p2;
wire   [0:0] tmp_240_fu_11338_p3;
wire   [8:0] sub_ln77_83_fu_11333_p2;
wire   [8:0] select_ln58_17_fu_11346_p3;
wire   [8:0] sub_ln77_84_fu_11362_p2;
wire   [0:0] tmp_241_fu_11354_p3;
wire   [0:0] tmp_242_fu_11368_p3;
wire   [1:0] select_ln76_18_fu_11376_p3;
wire   [1:0] select_ln76_36_fu_11384_p3;
wire   [1:0] select_ln76_20_fu_11392_p3;
wire  signed [8:0] sext_ln76_15_fu_11400_p1;
wire   [8:0] sub_ln81_79_fu_11410_p2;
wire   [0:0] tmp_243_fu_11420_p3;
wire   [8:0] add_ln82_80_fu_11415_p2;
wire   [0:0] tmp_244_fu_11436_p3;
wire   [8:0] select_ln58_18_fu_11428_p3;
wire   [8:0] add_ln82_81_fu_11452_p2;
wire   [8:0] select_ln81_18_fu_11444_p3;
wire   [0:0] tmp_245_fu_11458_p3;
wire   [8:0] sub_ln81_80_fu_11466_p2;
wire   [8:0] select_ln81_19_fu_11472_p3;
wire   [8:0] outcos_10_fu_11492_p4;
wire   [8:0] outcos_10_fu_11492_p6;
wire   [8:0] outcos_10_fu_11492_p7;
wire   [1:0] outcos_10_fu_11492_p8;
wire   [8:0] add_ln78_12_fu_11529_p2;
wire   [8:0] add_ln83_12_fu_11534_p2;
wire   [0:0] tmp_270_fu_11539_p3;
wire   [0:0] tmp_271_fu_11547_p3;
wire  signed [8:0] sext_ln58_106_fu_11565_p1;
wire  signed [8:0] sext_ln58_105_fu_11562_p1;
wire   [8:0] add_ln76_84_fu_11568_p2;
wire   [8:0] sub_ln77_92_fu_11573_p2;
wire   [0:0] tmp_275_fu_11586_p3;
wire   [8:0] select_ln58_21_fu_11594_p3;
wire   [8:0] add_ln76_85_fu_11602_p2;
wire   [0:0] tmp_274_fu_11578_p3;
wire  signed [9:0] sext_ln77_10_fu_11608_p1;
wire   [8:0] select_ln77_15_fu_11612_p3;
wire   [0:0] tmp_276_fu_11620_p3;
wire   [8:0] sub_ln77_93_fu_11628_p2;
wire   [8:0] select_ln77_16_fu_11634_p3;
wire   [8:0] sub_ln81_88_fu_11648_p2;
wire   [8:0] add_ln82_89_fu_11653_p2;
wire   [0:0] tmp_278_fu_11666_p3;
wire   [8:0] select_ln81_20_fu_11674_p3;
wire   [8:0] sub_ln81_89_fu_11682_p2;
wire  signed [9:0] sext_ln82_10_fu_11688_p1;
wire   [0:0] tmp_277_fu_11658_p3;
wire   [0:0] tmp_279_fu_11692_p3;
wire   [2:0] select_ln82_30_fu_11700_p3;
wire   [2:0] select_ln82_31_fu_11708_p3;
wire   [2:0] select_ln82_32_fu_11716_p3;
wire  signed [8:0] sext_ln82_11_fu_11724_p1;
wire   [0:0] d_103_fu_11555_p3;
wire   [8:0] sub_ln77_94_fu_11642_p2;
wire   [8:0] add_ln82_90_fu_11728_p2;
wire   [15:0] w3_imag_fu_11315_p3;
wire   [8:0] sub_ln13_6_fu_11746_p2;
wire   [6:0] tmp_257_fu_11751_p4;
wire  signed [7:0] sext_ln13_14_fu_11761_p1;
wire   [7:0] sub_ln13_7_fu_11765_p2;
wire  signed [7:0] sext_ln13_15_fu_11771_p1;
wire   [7:0] select_ln13_3_fu_11774_p3;
wire   [8:0] outsin_10_fu_11789_p2;
wire   [8:0] outsin_11_fu_11794_p3;
wire   [8:0] sub_ln14_6_fu_11808_p2;
wire   [6:0] tmp_281_fu_11814_p4;
wire  signed [7:0] sext_ln14_6_fu_11824_p1;
wire   [6:0] trunc_ln14_s_fu_11834_p4;
wire   [0:0] tmp_280_fu_11800_p3;
wire   [7:0] sub_ln14_7_fu_11828_p2;
wire  signed [7:0] sext_ln14_7_fu_11844_p1;
wire   [15:0] w4_real_fu_11781_p3;
wire   [15:0] w4_imag_fu_11866_p3;
wire  signed [30:0] p_s_fu_11877_p1;
wire   [30:0] grp_fu_11997_p3;
wire  signed [30:0] p_0_fu_11887_p1;
wire   [30:0] grp_fu_12005_p3;
wire   [11:0] grp_fu_11897_p0;
wire   [3:0] grp_fu_11897_p1;
wire   [13:0] grp_fu_11897_p2;
wire  signed [15:0] grp_fu_11907_p1;
wire  signed [15:0] grp_fu_11914_p1;
wire  signed [15:0] grp_fu_11921_p0;
wire  signed [15:0] grp_fu_11929_p0;
wire  signed [15:0] grp_fu_11937_p0;
wire  signed [15:0] grp_fu_11937_p1;
wire  signed [15:0] grp_fu_11944_p0;
wire  signed [15:0] grp_fu_11944_p1;
wire  signed [15:0] grp_fu_11951_p0;
wire  signed [15:0] grp_fu_11959_p0;
wire  signed [15:0] grp_fu_11967_p0;
wire  signed [15:0] grp_fu_11967_p1;
wire  signed [15:0] grp_fu_11974_p0;
wire  signed [15:0] grp_fu_11974_p1;
wire  signed [15:0] grp_fu_11981_p0;
wire  signed [15:0] grp_fu_11989_p0;
wire  signed [15:0] grp_fu_11997_p0;
wire  signed [15:0] grp_fu_11997_p1;
wire  signed [15:0] grp_fu_12005_p0;
wire  signed [15:0] grp_fu_12005_p1;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [27:0] frp_pipeline_valid_U_valid_out;
wire   [5:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [15:0] pf_out_imag_U_data_out;
wire    pf_out_imag_U_data_out_vld;
wire    pf_out_imag_U_pf_ready;
wire    pf_out_imag_U_pf_done;
wire   [15:0] pf_out_real_U_data_out;
wire    pf_out_real_U_data_out_vld;
wire    pf_out_real_U_pf_ready;
wire    pf_out_real_U_pf_done;
reg    pf_data_in_last;
reg    ap_condition_frp_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    pf_out_imag_U_data_in_vld;
wire   [15:0] pf_out_imag_U_frpsig_data_in;
wire    pf_sync_continue;
reg    pf_all_done;
reg    pf_out_real_U_data_in_vld;
wire   [15:0] pf_out_real_U_frpsig_data_in;
wire    regslice_both_in1_real_U_apdone_blk;
wire   [15:0] in1_real_TDATA_int_regslice;
wire    in1_real_TVALID_int_regslice;
reg    in1_real_TREADY_int_regslice;
wire    regslice_both_in1_real_U_ack_in;
wire    regslice_both_in1_imag_U_apdone_blk;
wire   [15:0] in1_imag_TDATA_int_regslice;
wire    in1_imag_TVALID_int_regslice;
reg    in1_imag_TREADY_int_regslice;
wire    regslice_both_in1_imag_U_ack_in;
wire    regslice_both_in2_real_U_apdone_blk;
wire   [15:0] in2_real_TDATA_int_regslice;
wire    in2_real_TVALID_int_regslice;
reg    in2_real_TREADY_int_regslice;
wire    regslice_both_in2_real_U_ack_in;
wire    regslice_both_in2_imag_U_apdone_blk;
wire   [15:0] in2_imag_TDATA_int_regslice;
wire    in2_imag_TVALID_int_regslice;
reg    in2_imag_TREADY_int_regslice;
wire    regslice_both_in2_imag_U_ack_in;
wire    regslice_both_in3_real_U_apdone_blk;
wire   [15:0] in3_real_TDATA_int_regslice;
wire    in3_real_TVALID_int_regslice;
reg    in3_real_TREADY_int_regslice;
wire    regslice_both_in3_real_U_ack_in;
wire    regslice_both_in3_imag_U_apdone_blk;
wire   [15:0] in3_imag_TDATA_int_regslice;
wire    in3_imag_TVALID_int_regslice;
reg    in3_imag_TREADY_int_regslice;
wire    regslice_both_in3_imag_U_ack_in;
wire    regslice_both_in4_real_U_apdone_blk;
wire   [15:0] in4_real_TDATA_int_regslice;
wire    in4_real_TVALID_int_regslice;
reg    in4_real_TREADY_int_regslice;
wire    regslice_both_in4_real_U_ack_in;
wire    regslice_both_in4_imag_U_apdone_blk;
wire   [15:0] in4_imag_TDATA_int_regslice;
wire    in4_imag_TVALID_int_regslice;
reg    in4_imag_TREADY_int_regslice;
wire    regslice_both_in4_imag_U_ack_in;
wire   [13:0] grp_fu_11897_p10;
wire   [17:0] mul_ln38_1_fu_1917_p00;
wire   [17:0] mul_ln38_2_fu_1952_p00;
wire   [17:0] mul_ln38_3_fu_3498_p00;
wire   [17:0] mul_ln38_4_fu_6639_p00;
wire   [28:0] mul_ln38_fu_533_p00;
wire  signed [2:0] outcos_2_fu_1801_p1;
wire   [2:0] outcos_2_fu_1801_p3;
wire   [2:0] outcos_2_fu_1801_p5;
wire   [2:0] outcos_2_fu_1801_p7;
wire  signed [1:0] outcos_4_fu_6659_p1;
wire   [1:0] outcos_4_fu_6659_p3;
wire   [1:0] outcos_4_fu_6659_p5;
wire  signed [1:0] outcos_6_fu_6979_p1;
wire   [1:0] outcos_6_fu_6979_p3;
wire   [1:0] outcos_6_fu_6979_p5;
wire  signed [1:0] outcos_8_fu_9457_p1;
wire   [1:0] outcos_8_fu_9457_p3;
wire   [1:0] outcos_8_fu_9457_p5;
wire  signed [1:0] outcos_10_fu_11492_p1;
wire   [1:0] outcos_10_fu_11492_p3;
wire   [1:0] outcos_10_fu_11492_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 pf_all_done = 1'b0;
end

DelayAndSum_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .phi(phi),
    .fc(fc),
    .xpos1(xpos1),
    .xpos2(xpos2),
    .xpos3(xpos3),
    .xpos4(xpos4)
);

DelayAndSum_mul_32s_10s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 41 ))
mul_32s_10s_41_1_1_U1(
    .din0(mul_ln13_reg_12234),
    .din1(outcos_2_reg_12239),
    .dout(mul_ln13_1_fu_486_p2)
);

DelayAndSum_mul_41s_16s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 53 ))
mul_41s_16s_53_1_1_U2(
    .din0(mul_ln13_2_fu_490_p0),
    .din1(xpos1_read_reg_12058_pp0_iter10_reg),
    .dout(mul_ln13_2_fu_490_p2)
);

DelayAndSum_mul_41s_16s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 53 ))
mul_41s_16s_53_1_1_U3(
    .din0(mul_ln13_3_fu_494_p0),
    .din1(xpos2_read_reg_12063_pp0_iter10_reg),
    .dout(mul_ln13_3_fu_494_p2)
);

DelayAndSum_mul_41s_16s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 53 ))
mul_41s_16s_53_1_1_U4(
    .din0(mul_ln13_4_fu_498_p0),
    .din1(xpos3_read_reg_12068_pp0_iter10_reg),
    .dout(mul_ln13_4_fu_498_p2)
);

DelayAndSum_mul_41s_16s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 53 ))
mul_41s_16s_53_1_1_U5(
    .din0(mul_ln13_5_fu_502_p0),
    .din1(xpos4_read_reg_12073_pp0_iter10_reg),
    .dout(mul_ln13_5_fu_502_p2)
);

DelayAndSum_mul_12ns_18ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
mul_12ns_18ns_29_1_1_U6(
    .din0(mul_ln38_fu_533_p0),
    .din1(mul_ln38_fu_533_p1),
    .dout(mul_ln38_fu_533_p2)
);

DelayAndSum_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U7(
    .din0(fc_read_reg_12053_pp0_iter8_reg),
    .din1(mul_ln13_fu_1711_p1),
    .dout(mul_ln13_fu_1711_p2)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_9_3_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 10 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 10 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 10 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
sparsemux_9_3_10_1_1_U8(
    .din0(outcos_2_fu_1801_p2),
    .din1(outcos_2_fu_1801_p4),
    .din2(outcos_2_fu_1801_p6),
    .din3(outcos_2_fu_1801_p8),
    .def(outcos_2_fu_1801_p9),
    .sel(outcos_2_fu_1801_p10),
    .dout(outcos_2_fu_1801_p11)
);

DelayAndSum_mul_8ns_11ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
mul_8ns_11ns_18_1_1_U9(
    .din0(mul_ln38_1_fu_1917_p0),
    .din1(mul_ln38_1_fu_1917_p1),
    .dout(mul_ln38_1_fu_1917_p2)
);

DelayAndSum_mul_8ns_11ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
mul_8ns_11ns_18_1_1_U10(
    .din0(mul_ln38_2_fu_1952_p0),
    .din1(mul_ln38_2_fu_1952_p1),
    .dout(mul_ln38_2_fu_1952_p2)
);

DelayAndSum_mul_8ns_11ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
mul_8ns_11ns_18_1_1_U11(
    .din0(mul_ln38_3_fu_3498_p0),
    .din1(mul_ln38_3_fu_3498_p1),
    .dout(mul_ln38_3_fu_3498_p2)
);

DelayAndSum_mul_8ns_11ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
mul_8ns_11ns_18_1_1_U12(
    .din0(mul_ln38_4_fu_6639_p0),
    .din1(mul_ln38_4_fu_6639_p1),
    .dout(mul_ln38_4_fu_6639_p2)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U13(
    .din0(outcos_3_reg_12823),
    .din1(add_ln76_20_reg_12813),
    .din2(sub_ln81_21_reg_12818),
    .def(outcos_4_fu_6659_p7),
    .sel(outcos_4_fu_6659_p8),
    .dout(outcos_4_fu_6659_p9)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U14(
    .din0(outcos_5_reg_12860),
    .din1(outcos_6_fu_6979_p4),
    .din2(outcos_6_fu_6979_p6),
    .def(outcos_6_fu_6979_p7),
    .sel(outcos_6_fu_6979_p8),
    .dout(outcos_6_fu_6979_p9)
);

DelayAndSum_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U15(
    .din0(mul_ln89_1_fu_9260_p0),
    .din1(mul_ln89_1_fu_9260_p1),
    .dout(mul_ln89_1_fu_9260_p2)
);

DelayAndSum_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U16(
    .din0(mul_ln94_fu_9275_p0),
    .din1(mul_ln94_fu_9275_p1),
    .dout(mul_ln94_fu_9275_p2)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U17(
    .din0(outcos_7_reg_13178),
    .din1(outcos_8_fu_9457_p4),
    .din2(outcos_8_fu_9457_p6),
    .def(outcos_8_fu_9457_p7),
    .sel(outcos_8_fu_9457_p8),
    .dout(outcos_8_fu_9457_p9)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U18(
    .din0(outcos_9_reg_13474),
    .din1(outcos_10_fu_11492_p4),
    .din2(outcos_10_fu_11492_p6),
    .def(outcos_10_fu_11492_p7),
    .sel(outcos_10_fu_11492_p8),
    .dout(outcos_10_fu_11492_p9)
);

DelayAndSum_mac_muladd_12ns_4ns_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_12ns_4ns_14ns_14_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11897_p0),
    .din1(grp_fu_11897_p1),
    .din2(grp_fu_11897_p2),
    .ce(1'b1),
    .dout(grp_fu_11897_p3)
);

DelayAndSum_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(w1_real_fu_6732_p3),
    .din1(grp_fu_11907_p1),
    .din2(mul_ln89_1_reg_13288),
    .ce(1'b1),
    .dout(grp_fu_11907_p3)
);

DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31s_31_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(w1_imag_fu_6801_p3),
    .din1(grp_fu_11914_p1),
    .din2(mul_ln94_reg_13311),
    .ce(1'b1),
    .dout(grp_fu_11914_p3)
);

DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11921_p0),
    .din1(in2_real_buffer_reg_12023_pp0_iter17_reg),
    .din2(grp_fu_11907_p3),
    .ce(1'b1),
    .dout(grp_fu_11921_p3)
);

DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11929_p0),
    .din1(in2_imag_buffer_reg_12028_pp0_iter17_reg),
    .din2(grp_fu_11914_p3),
    .ce(1'b1),
    .dout(grp_fu_11929_p3)
);

DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11937_p0),
    .din1(grp_fu_11937_p1),
    .din2(grp_fu_11921_p3),
    .ce(1'b1),
    .dout(grp_fu_11937_p3)
);

DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31ns_31_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11944_p0),
    .din1(grp_fu_11944_p1),
    .din2(grp_fu_11929_p3),
    .ce(1'b1),
    .dout(grp_fu_11944_p3)
);

DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11951_p0),
    .din1(in3_real_buffer_reg_12033_pp0_iter19_reg),
    .din2(grp_fu_11937_p3),
    .ce(1'b1),
    .dout(grp_fu_11951_p3)
);

DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11959_p0),
    .din1(in3_imag_buffer_reg_12038_pp0_iter19_reg),
    .din2(grp_fu_11944_p3),
    .ce(1'b1),
    .dout(grp_fu_11959_p3)
);

DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11967_p0),
    .din1(grp_fu_11967_p1),
    .din2(grp_fu_11951_p3),
    .ce(1'b1),
    .dout(grp_fu_11967_p3)
);

DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31ns_31_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11974_p0),
    .din1(grp_fu_11974_p1),
    .din2(grp_fu_11959_p3),
    .ce(1'b1),
    .dout(grp_fu_11974_p3)
);

DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11981_p0),
    .din1(in4_real_buffer_reg_12043_pp0_iter21_reg),
    .din2(grp_fu_11967_p3),
    .ce(1'b1),
    .dout(grp_fu_11981_p3)
);

DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11989_p0),
    .din1(in4_imag_buffer_reg_12048_pp0_iter21_reg),
    .din2(grp_fu_11974_p3),
    .ce(1'b1),
    .dout(grp_fu_11989_p3)
);

DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11997_p0),
    .din1(grp_fu_11997_p1),
    .din2(grp_fu_11981_p3),
    .ce(1'b1),
    .dout(grp_fu_11997_p3)
);

DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31ns_31_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_12005_p0),
    .din1(grp_fu_12005_p1),
    .din2(grp_fu_11989_p3),
    .ce(1'b1),
    .dout(grp_fu_12005_p3)
);

DelayAndSum_frp_pipeline_valid #(
    .PipelineLatency( 28 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 5 ),
    .ExitLatency( -1 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .valid_in(ap_frp_vld_in),
    .exitcond(1'b0),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

DelayAndSum_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 28 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 5 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_out_imag_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pf_out_imag_U_frpsig_data_in),
    .data_out(pf_out_imag_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_out_imag_U_data_in_vld),
    .data_out_vld(pf_out_imag_U_data_out_vld),
    .data_in_last(pf_data_in_last),
    .pf_continue(pf_all_done),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_out_imag_U_pf_ready),
    .pf_done(pf_out_imag_U_pf_done),
    .data_out_read(out_imag_TREADY),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

DelayAndSum_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 28 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 5 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_out_real_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pf_out_real_U_frpsig_data_in),
    .data_out(pf_out_real_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_out_real_U_data_in_vld),
    .data_out_vld(pf_out_real_U_data_out_vld),
    .data_in_last(pf_data_in_last),
    .pf_continue(pf_all_done),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_out_real_U_pf_ready),
    .pf_done(pf_out_real_U_pf_done),
    .data_out_read(out_real_TREADY),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in1_real_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_real_TDATA),
    .vld_in(in1_real_TVALID),
    .ack_in(regslice_both_in1_real_U_ack_in),
    .data_out(in1_real_TDATA_int_regslice),
    .vld_out(in1_real_TVALID_int_regslice),
    .ack_out(in1_real_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_real_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in1_imag_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_imag_TDATA),
    .vld_in(in1_imag_TVALID),
    .ack_in(regslice_both_in1_imag_U_ack_in),
    .data_out(in1_imag_TDATA_int_regslice),
    .vld_out(in1_imag_TVALID_int_regslice),
    .ack_out(in1_imag_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_imag_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in2_real_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_real_TDATA),
    .vld_in(in2_real_TVALID),
    .ack_in(regslice_both_in2_real_U_ack_in),
    .data_out(in2_real_TDATA_int_regslice),
    .vld_out(in2_real_TVALID_int_regslice),
    .ack_out(in2_real_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_real_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in2_imag_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_imag_TDATA),
    .vld_in(in2_imag_TVALID),
    .ack_in(regslice_both_in2_imag_U_ack_in),
    .data_out(in2_imag_TDATA_int_regslice),
    .vld_out(in2_imag_TVALID_int_regslice),
    .ack_out(in2_imag_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_imag_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in3_real_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in3_real_TDATA),
    .vld_in(in3_real_TVALID),
    .ack_in(regslice_both_in3_real_U_ack_in),
    .data_out(in3_real_TDATA_int_regslice),
    .vld_out(in3_real_TVALID_int_regslice),
    .ack_out(in3_real_TREADY_int_regslice),
    .apdone_blk(regslice_both_in3_real_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in3_imag_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in3_imag_TDATA),
    .vld_in(in3_imag_TVALID),
    .ack_in(regslice_both_in3_imag_U_ack_in),
    .data_out(in3_imag_TDATA_int_regslice),
    .vld_out(in3_imag_TVALID_int_regslice),
    .ack_out(in3_imag_TREADY_int_regslice),
    .apdone_blk(regslice_both_in3_imag_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in4_real_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in4_real_TDATA),
    .vld_in(in4_real_TVALID),
    .ack_in(regslice_both_in4_real_U_ack_in),
    .data_out(in4_real_TDATA_int_regslice),
    .vld_out(in4_real_TVALID_int_regslice),
    .ack_out(in4_real_TREADY_int_regslice),
    .apdone_blk(regslice_both_in4_real_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in4_imag_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in4_imag_TDATA),
    .vld_in(in4_imag_TVALID),
    .ack_in(regslice_both_in4_imag_U_ack_in),
    .data_out(in4_imag_TDATA_int_regslice),
    .vld_out(in4_imag_TVALID_int_regslice),
    .ack_out(in4_imag_TREADY_int_regslice),
    .apdone_blk(regslice_both_in4_imag_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= (pf_out_real_U_pf_done & pf_out_imag_U_pf_done);
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln76_20_reg_12813 <= add_ln76_20_fu_5195_p2;
        add_ln76_24_reg_12476 <= add_ln76_24_fu_3098_p2;
        add_ln76_27_reg_12662 <= add_ln76_27_fu_4124_p2;
        add_ln76_9_reg_12224 <= add_ln76_9_fu_1624_p2;
        add_ln81_reg_12229 <= add_ln81_fu_1702_p2;
        add_ln82_26_reg_12491 <= add_ln82_26_fu_3116_p2;
        and_ln68_1_reg_12756 <= and_ln68_1_fu_4749_p2;
        and_ln68_1_reg_12756_pp0_iter16_reg <= and_ln68_1_reg_12756;
        and_ln68_2_reg_13076 <= and_ln68_2_fu_7820_p2;
        and_ln68_2_reg_13076_pp0_iter18_reg <= and_ln68_2_reg_13076;
        and_ln68_3_reg_13404 <= and_ln68_3_fu_10298_p2;
        and_ln68_3_reg_13404_pp0_iter20_reg <= and_ln68_3_reg_13404;
        and_ln68_reg_12459 <= and_ln68_fu_2810_p2;
        and_ln68_reg_12459_pp0_iter15_reg <= and_ln68_reg_12459;
        and_ln68_reg_12459_pp0_iter16_reg <= and_ln68_reg_12459_pp0_iter15_reg;
        d_102_reg_13485 <= tz_81_fu_11203_p2[32'd8];
        d_10_reg_12207 <= tz_9_fu_1440_p2[32'd12];
        d_10_reg_12207_pp0_iter8_reg <= d_10_reg_12207;
        d_12_reg_12318 <= sub_ln228_1_fu_2000_p2[32'd9];
        d_14_reg_12327 <= tz_11_fu_2038_p2[32'd8];
        d_15_reg_12335 <= tz_12_fu_2060_p2[32'd8];
        d_17_reg_12346 <= tz_14_fu_2082_p2[32'd8];
        d_18_reg_12398 <= tz_15_fu_2501_p2[32'd9];
        d_21_reg_12437 <= tz_18_fu_2713_p2[32'd8];
        d_23_reg_12453 <= tz_20_fu_2755_p2[32'd8];
        d_24_reg_12592 <= tz_21_fu_3768_p2[32'd8];
        d_27_reg_12353 <= z_5_fu_2096_p3[32'd8];
        d_28_reg_12366 <= tz_22_fu_2123_p2[32'd9];
        d_31_reg_12469 <= tz_25_fu_3056_p2[32'd9];
        d_33_reg_12647 <= tz_27_fu_4014_p2[32'd8];
        d_35_reg_12379 <= sub_ln228_2_fu_2171_p2[32'd9];
        d_37_reg_12496 <= tz_29_fu_3149_p2[32'd8];
        d_38_reg_12504 <= tz_30_fu_3171_p2[32'd8];
        d_3_reg_12130 <= tz_2_fu_822_p2[32'd13];
        d_40_reg_12515 <= tz_32_fu_3295_p2[32'd8];
        d_41_reg_12527 <= tz_33_fu_3361_p2[32'd9];
        d_44_reg_12701 <= tz_36_fu_4412_p2[32'd8];
        d_46_reg_12717 <= tz_38_fu_4544_p2[32'd8];
        d_47_reg_12729 <= tz_39_fu_4618_p2[32'd8];
        d_50_reg_12559 <= z_8_fu_3463_p3[32'd8];
        d_53_reg_12766 <= tz_42_fu_4933_p2[32'd9];
        d_56_reg_12871 <= tz_45_fu_6161_p2[32'd8];
        d_58_reg_12799 <= sub_ln228_3_fu_5069_p2[32'd9];
        d_60_reg_12898 <= tz_47_fu_6290_p2[32'd8];
        d_61_reg_12906 <= tz_48_fu_6312_p2[32'd8];
        d_63_reg_12917 <= tz_50_fu_6436_p2[32'd8];
        d_64_reg_12929 <= tz_51_fu_6502_p2[32'd9];
        d_67_reg_13021 <= tz_54_fu_7483_p2[32'd8];
        d_69_reg_13037 <= tz_56_fu_7615_p2[32'd8];
        d_6_reg_12162 <= tz_5_fu_1088_p2[32'd12];
        d_70_reg_13049 <= tz_57_fu_7689_p2[32'd8];
        d_73_reg_12961 <= z_11_fu_6604_p3[32'd8];
        d_76_reg_13086 <= tz_60_fu_8004_p2[32'd9];
        d_79_reg_13189 <= tz_63_fu_8800_p2[32'd8];
        d_81_reg_13119 <= sub_ln228_4_fu_8140_p2[32'd9];
        d_83_reg_13216 <= tz_65_fu_8929_p2[32'd8];
        d_84_reg_13224 <= tz_66_fu_8951_p2[32'd8];
        d_86_reg_13235 <= tz_68_fu_9075_p2[32'd8];
        d_87_reg_13247 <= tz_69_fu_9141_p2[32'd9];
        d_90_reg_13349 <= tz_72_fu_9961_p2[32'd8];
        d_92_reg_13365 <= tz_74_fu_10093_p2[32'd8];
        d_93_reg_13377 <= tz_75_fu_10167_p2[32'd8];
        d_96_reg_13279 <= z_14_fu_9243_p3[32'd8];
        d_99_reg_13414 <= tz_78_fu_10482_p2[32'd9];
        d_reg_12116 <= z_2_fu_628_p3[32'd12];
        fc_read_reg_12053_pp0_iter2_reg <= fc_read_reg_12053_pp0_iter1_reg;
        fc_read_reg_12053_pp0_iter3_reg <= fc_read_reg_12053_pp0_iter2_reg;
        fc_read_reg_12053_pp0_iter4_reg <= fc_read_reg_12053_pp0_iter3_reg;
        fc_read_reg_12053_pp0_iter5_reg <= fc_read_reg_12053_pp0_iter4_reg;
        fc_read_reg_12053_pp0_iter6_reg <= fc_read_reg_12053_pp0_iter5_reg;
        fc_read_reg_12053_pp0_iter7_reg <= fc_read_reg_12053_pp0_iter6_reg;
        fc_read_reg_12053_pp0_iter8_reg <= fc_read_reg_12053_pp0_iter7_reg;
        icmp_ln225_1_reg_12106 <= icmp_ln225_1_fu_617_p2;
        icmp_ln225_1_reg_12106_pp0_iter5_reg <= icmp_ln225_1_reg_12106;
        icmp_ln225_1_reg_12106_pp0_iter6_reg <= icmp_ln225_1_reg_12106_pp0_iter5_reg;
        icmp_ln225_1_reg_12106_pp0_iter7_reg <= icmp_ln225_1_reg_12106_pp0_iter6_reg;
        icmp_ln225_1_reg_12106_pp0_iter8_reg <= icmp_ln225_1_reg_12106_pp0_iter7_reg;
        in1_imag_buffer_reg_12018_pp0_iter10_reg <= in1_imag_buffer_reg_12018_pp0_iter9_reg;
        in1_imag_buffer_reg_12018_pp0_iter11_reg <= in1_imag_buffer_reg_12018_pp0_iter10_reg;
        in1_imag_buffer_reg_12018_pp0_iter12_reg <= in1_imag_buffer_reg_12018_pp0_iter11_reg;
        in1_imag_buffer_reg_12018_pp0_iter13_reg <= in1_imag_buffer_reg_12018_pp0_iter12_reg;
        in1_imag_buffer_reg_12018_pp0_iter14_reg <= in1_imag_buffer_reg_12018_pp0_iter13_reg;
        in1_imag_buffer_reg_12018_pp0_iter15_reg <= in1_imag_buffer_reg_12018_pp0_iter14_reg;
        in1_imag_buffer_reg_12018_pp0_iter16_reg <= in1_imag_buffer_reg_12018_pp0_iter15_reg;
        in1_imag_buffer_reg_12018_pp0_iter17_reg <= in1_imag_buffer_reg_12018_pp0_iter16_reg;
        in1_imag_buffer_reg_12018_pp0_iter2_reg <= in1_imag_buffer_reg_12018_pp0_iter1_reg;
        in1_imag_buffer_reg_12018_pp0_iter3_reg <= in1_imag_buffer_reg_12018_pp0_iter2_reg;
        in1_imag_buffer_reg_12018_pp0_iter4_reg <= in1_imag_buffer_reg_12018_pp0_iter3_reg;
        in1_imag_buffer_reg_12018_pp0_iter5_reg <= in1_imag_buffer_reg_12018_pp0_iter4_reg;
        in1_imag_buffer_reg_12018_pp0_iter6_reg <= in1_imag_buffer_reg_12018_pp0_iter5_reg;
        in1_imag_buffer_reg_12018_pp0_iter7_reg <= in1_imag_buffer_reg_12018_pp0_iter6_reg;
        in1_imag_buffer_reg_12018_pp0_iter8_reg <= in1_imag_buffer_reg_12018_pp0_iter7_reg;
        in1_imag_buffer_reg_12018_pp0_iter9_reg <= in1_imag_buffer_reg_12018_pp0_iter8_reg;
        in1_real_buffer_reg_12013_pp0_iter10_reg <= in1_real_buffer_reg_12013_pp0_iter9_reg;
        in1_real_buffer_reg_12013_pp0_iter11_reg <= in1_real_buffer_reg_12013_pp0_iter10_reg;
        in1_real_buffer_reg_12013_pp0_iter12_reg <= in1_real_buffer_reg_12013_pp0_iter11_reg;
        in1_real_buffer_reg_12013_pp0_iter13_reg <= in1_real_buffer_reg_12013_pp0_iter12_reg;
        in1_real_buffer_reg_12013_pp0_iter14_reg <= in1_real_buffer_reg_12013_pp0_iter13_reg;
        in1_real_buffer_reg_12013_pp0_iter15_reg <= in1_real_buffer_reg_12013_pp0_iter14_reg;
        in1_real_buffer_reg_12013_pp0_iter16_reg <= in1_real_buffer_reg_12013_pp0_iter15_reg;
        in1_real_buffer_reg_12013_pp0_iter2_reg <= in1_real_buffer_reg_12013_pp0_iter1_reg;
        in1_real_buffer_reg_12013_pp0_iter3_reg <= in1_real_buffer_reg_12013_pp0_iter2_reg;
        in1_real_buffer_reg_12013_pp0_iter4_reg <= in1_real_buffer_reg_12013_pp0_iter3_reg;
        in1_real_buffer_reg_12013_pp0_iter5_reg <= in1_real_buffer_reg_12013_pp0_iter4_reg;
        in1_real_buffer_reg_12013_pp0_iter6_reg <= in1_real_buffer_reg_12013_pp0_iter5_reg;
        in1_real_buffer_reg_12013_pp0_iter7_reg <= in1_real_buffer_reg_12013_pp0_iter6_reg;
        in1_real_buffer_reg_12013_pp0_iter8_reg <= in1_real_buffer_reg_12013_pp0_iter7_reg;
        in1_real_buffer_reg_12013_pp0_iter9_reg <= in1_real_buffer_reg_12013_pp0_iter8_reg;
        in2_imag_buffer_reg_12028_pp0_iter10_reg <= in2_imag_buffer_reg_12028_pp0_iter9_reg;
        in2_imag_buffer_reg_12028_pp0_iter11_reg <= in2_imag_buffer_reg_12028_pp0_iter10_reg;
        in2_imag_buffer_reg_12028_pp0_iter12_reg <= in2_imag_buffer_reg_12028_pp0_iter11_reg;
        in2_imag_buffer_reg_12028_pp0_iter13_reg <= in2_imag_buffer_reg_12028_pp0_iter12_reg;
        in2_imag_buffer_reg_12028_pp0_iter14_reg <= in2_imag_buffer_reg_12028_pp0_iter13_reg;
        in2_imag_buffer_reg_12028_pp0_iter15_reg <= in2_imag_buffer_reg_12028_pp0_iter14_reg;
        in2_imag_buffer_reg_12028_pp0_iter16_reg <= in2_imag_buffer_reg_12028_pp0_iter15_reg;
        in2_imag_buffer_reg_12028_pp0_iter17_reg <= in2_imag_buffer_reg_12028_pp0_iter16_reg;
        in2_imag_buffer_reg_12028_pp0_iter2_reg <= in2_imag_buffer_reg_12028_pp0_iter1_reg;
        in2_imag_buffer_reg_12028_pp0_iter3_reg <= in2_imag_buffer_reg_12028_pp0_iter2_reg;
        in2_imag_buffer_reg_12028_pp0_iter4_reg <= in2_imag_buffer_reg_12028_pp0_iter3_reg;
        in2_imag_buffer_reg_12028_pp0_iter5_reg <= in2_imag_buffer_reg_12028_pp0_iter4_reg;
        in2_imag_buffer_reg_12028_pp0_iter6_reg <= in2_imag_buffer_reg_12028_pp0_iter5_reg;
        in2_imag_buffer_reg_12028_pp0_iter7_reg <= in2_imag_buffer_reg_12028_pp0_iter6_reg;
        in2_imag_buffer_reg_12028_pp0_iter8_reg <= in2_imag_buffer_reg_12028_pp0_iter7_reg;
        in2_imag_buffer_reg_12028_pp0_iter9_reg <= in2_imag_buffer_reg_12028_pp0_iter8_reg;
        in2_real_buffer_reg_12023_pp0_iter10_reg <= in2_real_buffer_reg_12023_pp0_iter9_reg;
        in2_real_buffer_reg_12023_pp0_iter11_reg <= in2_real_buffer_reg_12023_pp0_iter10_reg;
        in2_real_buffer_reg_12023_pp0_iter12_reg <= in2_real_buffer_reg_12023_pp0_iter11_reg;
        in2_real_buffer_reg_12023_pp0_iter13_reg <= in2_real_buffer_reg_12023_pp0_iter12_reg;
        in2_real_buffer_reg_12023_pp0_iter14_reg <= in2_real_buffer_reg_12023_pp0_iter13_reg;
        in2_real_buffer_reg_12023_pp0_iter15_reg <= in2_real_buffer_reg_12023_pp0_iter14_reg;
        in2_real_buffer_reg_12023_pp0_iter16_reg <= in2_real_buffer_reg_12023_pp0_iter15_reg;
        in2_real_buffer_reg_12023_pp0_iter17_reg <= in2_real_buffer_reg_12023_pp0_iter16_reg;
        in2_real_buffer_reg_12023_pp0_iter2_reg <= in2_real_buffer_reg_12023_pp0_iter1_reg;
        in2_real_buffer_reg_12023_pp0_iter3_reg <= in2_real_buffer_reg_12023_pp0_iter2_reg;
        in2_real_buffer_reg_12023_pp0_iter4_reg <= in2_real_buffer_reg_12023_pp0_iter3_reg;
        in2_real_buffer_reg_12023_pp0_iter5_reg <= in2_real_buffer_reg_12023_pp0_iter4_reg;
        in2_real_buffer_reg_12023_pp0_iter6_reg <= in2_real_buffer_reg_12023_pp0_iter5_reg;
        in2_real_buffer_reg_12023_pp0_iter7_reg <= in2_real_buffer_reg_12023_pp0_iter6_reg;
        in2_real_buffer_reg_12023_pp0_iter8_reg <= in2_real_buffer_reg_12023_pp0_iter7_reg;
        in2_real_buffer_reg_12023_pp0_iter9_reg <= in2_real_buffer_reg_12023_pp0_iter8_reg;
        in3_imag_buffer_reg_12038_pp0_iter10_reg <= in3_imag_buffer_reg_12038_pp0_iter9_reg;
        in3_imag_buffer_reg_12038_pp0_iter11_reg <= in3_imag_buffer_reg_12038_pp0_iter10_reg;
        in3_imag_buffer_reg_12038_pp0_iter12_reg <= in3_imag_buffer_reg_12038_pp0_iter11_reg;
        in3_imag_buffer_reg_12038_pp0_iter13_reg <= in3_imag_buffer_reg_12038_pp0_iter12_reg;
        in3_imag_buffer_reg_12038_pp0_iter14_reg <= in3_imag_buffer_reg_12038_pp0_iter13_reg;
        in3_imag_buffer_reg_12038_pp0_iter15_reg <= in3_imag_buffer_reg_12038_pp0_iter14_reg;
        in3_imag_buffer_reg_12038_pp0_iter16_reg <= in3_imag_buffer_reg_12038_pp0_iter15_reg;
        in3_imag_buffer_reg_12038_pp0_iter17_reg <= in3_imag_buffer_reg_12038_pp0_iter16_reg;
        in3_imag_buffer_reg_12038_pp0_iter18_reg <= in3_imag_buffer_reg_12038_pp0_iter17_reg;
        in3_imag_buffer_reg_12038_pp0_iter19_reg <= in3_imag_buffer_reg_12038_pp0_iter18_reg;
        in3_imag_buffer_reg_12038_pp0_iter2_reg <= in3_imag_buffer_reg_12038_pp0_iter1_reg;
        in3_imag_buffer_reg_12038_pp0_iter3_reg <= in3_imag_buffer_reg_12038_pp0_iter2_reg;
        in3_imag_buffer_reg_12038_pp0_iter4_reg <= in3_imag_buffer_reg_12038_pp0_iter3_reg;
        in3_imag_buffer_reg_12038_pp0_iter5_reg <= in3_imag_buffer_reg_12038_pp0_iter4_reg;
        in3_imag_buffer_reg_12038_pp0_iter6_reg <= in3_imag_buffer_reg_12038_pp0_iter5_reg;
        in3_imag_buffer_reg_12038_pp0_iter7_reg <= in3_imag_buffer_reg_12038_pp0_iter6_reg;
        in3_imag_buffer_reg_12038_pp0_iter8_reg <= in3_imag_buffer_reg_12038_pp0_iter7_reg;
        in3_imag_buffer_reg_12038_pp0_iter9_reg <= in3_imag_buffer_reg_12038_pp0_iter8_reg;
        in3_real_buffer_reg_12033_pp0_iter10_reg <= in3_real_buffer_reg_12033_pp0_iter9_reg;
        in3_real_buffer_reg_12033_pp0_iter11_reg <= in3_real_buffer_reg_12033_pp0_iter10_reg;
        in3_real_buffer_reg_12033_pp0_iter12_reg <= in3_real_buffer_reg_12033_pp0_iter11_reg;
        in3_real_buffer_reg_12033_pp0_iter13_reg <= in3_real_buffer_reg_12033_pp0_iter12_reg;
        in3_real_buffer_reg_12033_pp0_iter14_reg <= in3_real_buffer_reg_12033_pp0_iter13_reg;
        in3_real_buffer_reg_12033_pp0_iter15_reg <= in3_real_buffer_reg_12033_pp0_iter14_reg;
        in3_real_buffer_reg_12033_pp0_iter16_reg <= in3_real_buffer_reg_12033_pp0_iter15_reg;
        in3_real_buffer_reg_12033_pp0_iter17_reg <= in3_real_buffer_reg_12033_pp0_iter16_reg;
        in3_real_buffer_reg_12033_pp0_iter18_reg <= in3_real_buffer_reg_12033_pp0_iter17_reg;
        in3_real_buffer_reg_12033_pp0_iter19_reg <= in3_real_buffer_reg_12033_pp0_iter18_reg;
        in3_real_buffer_reg_12033_pp0_iter2_reg <= in3_real_buffer_reg_12033_pp0_iter1_reg;
        in3_real_buffer_reg_12033_pp0_iter3_reg <= in3_real_buffer_reg_12033_pp0_iter2_reg;
        in3_real_buffer_reg_12033_pp0_iter4_reg <= in3_real_buffer_reg_12033_pp0_iter3_reg;
        in3_real_buffer_reg_12033_pp0_iter5_reg <= in3_real_buffer_reg_12033_pp0_iter4_reg;
        in3_real_buffer_reg_12033_pp0_iter6_reg <= in3_real_buffer_reg_12033_pp0_iter5_reg;
        in3_real_buffer_reg_12033_pp0_iter7_reg <= in3_real_buffer_reg_12033_pp0_iter6_reg;
        in3_real_buffer_reg_12033_pp0_iter8_reg <= in3_real_buffer_reg_12033_pp0_iter7_reg;
        in3_real_buffer_reg_12033_pp0_iter9_reg <= in3_real_buffer_reg_12033_pp0_iter8_reg;
        in4_imag_buffer_reg_12048_pp0_iter10_reg <= in4_imag_buffer_reg_12048_pp0_iter9_reg;
        in4_imag_buffer_reg_12048_pp0_iter11_reg <= in4_imag_buffer_reg_12048_pp0_iter10_reg;
        in4_imag_buffer_reg_12048_pp0_iter12_reg <= in4_imag_buffer_reg_12048_pp0_iter11_reg;
        in4_imag_buffer_reg_12048_pp0_iter13_reg <= in4_imag_buffer_reg_12048_pp0_iter12_reg;
        in4_imag_buffer_reg_12048_pp0_iter14_reg <= in4_imag_buffer_reg_12048_pp0_iter13_reg;
        in4_imag_buffer_reg_12048_pp0_iter15_reg <= in4_imag_buffer_reg_12048_pp0_iter14_reg;
        in4_imag_buffer_reg_12048_pp0_iter16_reg <= in4_imag_buffer_reg_12048_pp0_iter15_reg;
        in4_imag_buffer_reg_12048_pp0_iter17_reg <= in4_imag_buffer_reg_12048_pp0_iter16_reg;
        in4_imag_buffer_reg_12048_pp0_iter18_reg <= in4_imag_buffer_reg_12048_pp0_iter17_reg;
        in4_imag_buffer_reg_12048_pp0_iter19_reg <= in4_imag_buffer_reg_12048_pp0_iter18_reg;
        in4_imag_buffer_reg_12048_pp0_iter20_reg <= in4_imag_buffer_reg_12048_pp0_iter19_reg;
        in4_imag_buffer_reg_12048_pp0_iter21_reg <= in4_imag_buffer_reg_12048_pp0_iter20_reg;
        in4_imag_buffer_reg_12048_pp0_iter2_reg <= in4_imag_buffer_reg_12048_pp0_iter1_reg;
        in4_imag_buffer_reg_12048_pp0_iter3_reg <= in4_imag_buffer_reg_12048_pp0_iter2_reg;
        in4_imag_buffer_reg_12048_pp0_iter4_reg <= in4_imag_buffer_reg_12048_pp0_iter3_reg;
        in4_imag_buffer_reg_12048_pp0_iter5_reg <= in4_imag_buffer_reg_12048_pp0_iter4_reg;
        in4_imag_buffer_reg_12048_pp0_iter6_reg <= in4_imag_buffer_reg_12048_pp0_iter5_reg;
        in4_imag_buffer_reg_12048_pp0_iter7_reg <= in4_imag_buffer_reg_12048_pp0_iter6_reg;
        in4_imag_buffer_reg_12048_pp0_iter8_reg <= in4_imag_buffer_reg_12048_pp0_iter7_reg;
        in4_imag_buffer_reg_12048_pp0_iter9_reg <= in4_imag_buffer_reg_12048_pp0_iter8_reg;
        in4_real_buffer_reg_12043_pp0_iter10_reg <= in4_real_buffer_reg_12043_pp0_iter9_reg;
        in4_real_buffer_reg_12043_pp0_iter11_reg <= in4_real_buffer_reg_12043_pp0_iter10_reg;
        in4_real_buffer_reg_12043_pp0_iter12_reg <= in4_real_buffer_reg_12043_pp0_iter11_reg;
        in4_real_buffer_reg_12043_pp0_iter13_reg <= in4_real_buffer_reg_12043_pp0_iter12_reg;
        in4_real_buffer_reg_12043_pp0_iter14_reg <= in4_real_buffer_reg_12043_pp0_iter13_reg;
        in4_real_buffer_reg_12043_pp0_iter15_reg <= in4_real_buffer_reg_12043_pp0_iter14_reg;
        in4_real_buffer_reg_12043_pp0_iter16_reg <= in4_real_buffer_reg_12043_pp0_iter15_reg;
        in4_real_buffer_reg_12043_pp0_iter17_reg <= in4_real_buffer_reg_12043_pp0_iter16_reg;
        in4_real_buffer_reg_12043_pp0_iter18_reg <= in4_real_buffer_reg_12043_pp0_iter17_reg;
        in4_real_buffer_reg_12043_pp0_iter19_reg <= in4_real_buffer_reg_12043_pp0_iter18_reg;
        in4_real_buffer_reg_12043_pp0_iter20_reg <= in4_real_buffer_reg_12043_pp0_iter19_reg;
        in4_real_buffer_reg_12043_pp0_iter21_reg <= in4_real_buffer_reg_12043_pp0_iter20_reg;
        in4_real_buffer_reg_12043_pp0_iter2_reg <= in4_real_buffer_reg_12043_pp0_iter1_reg;
        in4_real_buffer_reg_12043_pp0_iter3_reg <= in4_real_buffer_reg_12043_pp0_iter2_reg;
        in4_real_buffer_reg_12043_pp0_iter4_reg <= in4_real_buffer_reg_12043_pp0_iter3_reg;
        in4_real_buffer_reg_12043_pp0_iter5_reg <= in4_real_buffer_reg_12043_pp0_iter4_reg;
        in4_real_buffer_reg_12043_pp0_iter6_reg <= in4_real_buffer_reg_12043_pp0_iter5_reg;
        in4_real_buffer_reg_12043_pp0_iter7_reg <= in4_real_buffer_reg_12043_pp0_iter6_reg;
        in4_real_buffer_reg_12043_pp0_iter8_reg <= in4_real_buffer_reg_12043_pp0_iter7_reg;
        in4_real_buffer_reg_12043_pp0_iter9_reg <= in4_real_buffer_reg_12043_pp0_iter8_reg;
        inabs_1_reg_12282 <= inabs_1_fu_1906_p3;
        inabs_2_reg_12300 <= inabs_2_fu_1941_p3;
        inabs_3_reg_12573 <= inabs_3_fu_3487_p3;
        inabs_4_reg_12975 <= inabs_4_fu_6628_p3;
        k_reg_12088_pp0_iter2_reg <= k_reg_12088;
        k_reg_12088_pp0_iter3_reg <= k_reg_12088_pp0_iter2_reg;
        k_reg_12088_pp0_iter4_reg <= k_reg_12088_pp0_iter3_reg;
        k_reg_12088_pp0_iter5_reg <= k_reg_12088_pp0_iter4_reg;
        k_reg_12088_pp0_iter6_reg <= k_reg_12088_pp0_iter5_reg;
        k_reg_12088_pp0_iter7_reg <= k_reg_12088_pp0_iter6_reg;
        k_reg_12088_pp0_iter8_reg <= k_reg_12088_pp0_iter7_reg;
        kint_1_reg_12287 <= mul_ln38_1_fu_1917_p2[32'd17];
        kint_1_reg_12287_pp0_iter13_reg <= kint_1_reg_12287;
        kint_1_reg_12287_pp0_iter14_reg <= kint_1_reg_12287_pp0_iter13_reg;
        kint_1_reg_12287_pp0_iter15_reg <= kint_1_reg_12287_pp0_iter14_reg;
        kint_1_reg_12287_pp0_iter16_reg <= kint_1_reg_12287_pp0_iter15_reg;
        kint_2_reg_12305 <= mul_ln38_2_fu_1952_p2[32'd17];
        kint_2_reg_12305_pp0_iter13_reg <= kint_2_reg_12305;
        kint_2_reg_12305_pp0_iter14_reg <= kint_2_reg_12305_pp0_iter13_reg;
        kint_2_reg_12305_pp0_iter15_reg <= kint_2_reg_12305_pp0_iter14_reg;
        kint_2_reg_12305_pp0_iter16_reg <= kint_2_reg_12305_pp0_iter15_reg;
        kint_3_reg_12578 <= mul_ln38_3_fu_3498_p2[32'd17];
        kint_3_reg_12578_pp0_iter15_reg <= kint_3_reg_12578;
        kint_3_reg_12578_pp0_iter16_reg <= kint_3_reg_12578_pp0_iter15_reg;
        kint_3_reg_12578_pp0_iter17_reg <= kint_3_reg_12578_pp0_iter16_reg;
        kint_3_reg_12578_pp0_iter18_reg <= kint_3_reg_12578_pp0_iter17_reg;
        kint_4_reg_12980 <= mul_ln38_4_fu_6639_p2[32'd17];
        kint_4_reg_12980_pp0_iter17_reg <= kint_4_reg_12980;
        kint_4_reg_12980_pp0_iter18_reg <= kint_4_reg_12980_pp0_iter17_reg;
        kint_4_reg_12980_pp0_iter19_reg <= kint_4_reg_12980_pp0_iter18_reg;
        kint_4_reg_12980_pp0_iter20_reg <= kint_4_reg_12980_pp0_iter19_reg;
        mul_ln13_1_reg_12244 <= mul_ln13_1_fu_486_p2;
        mul_ln13_reg_12234 <= mul_ln13_fu_1711_p2;
        mul_ln89_1_reg_13288 <= mul_ln89_1_fu_9260_p2;
        mul_ln94_reg_13311 <= mul_ln94_fu_9275_p2;
        outcos_10_reg_13540 <= outcos_10_fu_11492_p9;
        outcos_2_reg_12239 <= outcos_2_fu_1801_p11;
        outcos_3_reg_12823 <= outcos_3_fu_5476_p2;
        outcos_5_reg_12860 <= outcos_5_fu_5991_p2;
        outcos_6_reg_12988 <= outcos_6_fu_6979_p9;
        outcos_7_reg_13178 <= outcos_7_fu_8630_p2;
        outcos_8_reg_13316 <= outcos_8_fu_9457_p9;
        outcos_9_reg_13474 <= outcos_9_fu_11033_p2;
        outsin_1_reg_12833 <= outsin_1_fu_5650_p2;
        outsin_3_reg_13003 <= outsin_3_fu_7221_p3;
        outsin_6_reg_13331 <= outsin_6_fu_9699_p3;
        outsin_9_reg_13555 <= outsin_9_fu_11734_p3;
        outsin_reg_12828 <= outsin_fu_5642_p3;
        select_ln14_1_reg_13151 <= select_ln14_1_fu_8287_p3;
        select_ln14_2_reg_13447 <= select_ln14_2_fu_10690_p3;
        select_ln14_3_reg_13577 <= select_ln14_3_fu_11848_p3;
        sext_ln58_75_reg_12657 <= sext_ln58_75_fu_4106_p1;
        sext_ln89_2_reg_13145[30 : 8] <= sext_ln89_2_fu_8181_p1[30 : 8];
        sext_ln89_reg_13133[30 : 8] <= sext_ln89_fu_8174_p1[30 : 8];
        sext_ln90_1_reg_13299 <= sext_ln90_1_fu_9269_p1;
        sext_ln90_3_reg_13305 <= sext_ln90_3_fu_9272_p1;
        sext_ln91_1_reg_13523 <= sext_ln91_1_fu_11309_p1;
        sext_ln91_3_reg_13529 <= sext_ln91_3_fu_11312_p1;
        sext_ln92_1_reg_13593 <= sext_ln92_1_fu_11860_p1;
        sext_ln92_3_reg_13599 <= sext_ln92_3_fu_11863_p1;
        sign0_1_reg_12277 <= sign0_1_fu_1896_p2;
        sign0_1_reg_12277_pp0_iter13_reg <= sign0_1_reg_12277;
        sign0_1_reg_12277_pp0_iter14_reg <= sign0_1_reg_12277_pp0_iter13_reg;
        sign0_1_reg_12277_pp0_iter15_reg <= sign0_1_reg_12277_pp0_iter14_reg;
        sign0_1_reg_12277_pp0_iter16_reg <= sign0_1_reg_12277_pp0_iter15_reg;
        sign0_2_reg_12295 <= sign0_2_fu_1931_p2;
        sign0_2_reg_12295_pp0_iter13_reg <= sign0_2_reg_12295;
        sign0_2_reg_12295_pp0_iter14_reg <= sign0_2_reg_12295_pp0_iter13_reg;
        sign0_2_reg_12295_pp0_iter15_reg <= sign0_2_reg_12295_pp0_iter14_reg;
        sign0_2_reg_12295_pp0_iter16_reg <= sign0_2_reg_12295_pp0_iter15_reg;
        sign0_2_reg_12295_pp0_iter17_reg <= sign0_2_reg_12295_pp0_iter16_reg;
        sign0_3_reg_12568 <= sign0_3_fu_3477_p2;
        sign0_3_reg_12568_pp0_iter15_reg <= sign0_3_reg_12568;
        sign0_3_reg_12568_pp0_iter16_reg <= sign0_3_reg_12568_pp0_iter15_reg;
        sign0_3_reg_12568_pp0_iter17_reg <= sign0_3_reg_12568_pp0_iter16_reg;
        sign0_3_reg_12568_pp0_iter18_reg <= sign0_3_reg_12568_pp0_iter17_reg;
        sign0_3_reg_12568_pp0_iter19_reg <= sign0_3_reg_12568_pp0_iter18_reg;
        sign0_4_reg_12970 <= sign0_4_fu_6618_p2;
        sign0_4_reg_12970_pp0_iter17_reg <= sign0_4_reg_12970;
        sign0_4_reg_12970_pp0_iter18_reg <= sign0_4_reg_12970_pp0_iter17_reg;
        sign0_4_reg_12970_pp0_iter19_reg <= sign0_4_reg_12970_pp0_iter18_reg;
        sign0_4_reg_12970_pp0_iter20_reg <= sign0_4_reg_12970_pp0_iter19_reg;
        sign0_4_reg_12970_pp0_iter21_reg <= sign0_4_reg_12970_pp0_iter20_reg;
        sub_ln77_26_reg_12481 <= sub_ln77_26_fu_3104_p2;
        sub_ln77_29_reg_12667 <= sub_ln77_29_fu_4130_p2;
        sub_ln81_21_reg_12818 <= sub_ln81_21_fu_5271_p2;
        sub_ln81_25_reg_12486 <= sub_ln81_25_fu_3110_p2;
        sub_ln81_28_reg_12678 <= sub_ln81_28_fu_4144_p2;
        tmp_104_reg_12544 <= {{tx_33_fu_3427_p3[8:4]}};
        tmp_10_reg_12184 <= {{ty_5_fu_1162_p3[12:7]}};
        tmp_122_reg_12746 <= {{tx_39_fu_4708_p3[8:7]}};
        tmp_123_reg_12751 <= {{ty_37_fu_4716_p3[8:7]}};
        tmp_130_reg_12993 <= outcos_6_fu_6979_p9[32'd8];
        tmp_138_reg_12783 <= {{tx_43_fu_4999_p3[8:4]}};
        tmp_146_reg_12888 <= {{tx_46_fu_6227_p3[8:7]}};
        tmp_147_reg_12893 <= {{ty_43_fu_6235_p3[8:7]}};
        tmp_167_reg_12946 <= {{tx_51_fu_6568_p3[8:4]}};
        tmp_185_reg_13066 <= {{tx_57_fu_7779_p3[8:7]}};
        tmp_186_reg_13071 <= {{ty_54_fu_7787_p3[8:7]}};
        tmp_18_reg_12214 <= {{tx_8_fu_1416_p3[12:10]}};
        tmp_193_reg_13321 <= outcos_8_fu_9457_p9[32'd8];
        tmp_19_reg_12219 <= {{ty_8_fu_1424_p3[12:10]}};
        tmp_201_reg_13103 <= {{tx_61_fu_8070_p3[8:4]}};
        tmp_209_reg_13206 <= {{tx_64_fu_8866_p3[8:7]}};
        tmp_210_reg_13211 <= {{ty_60_fu_8874_p3[8:7]}};
        tmp_230_reg_13264 <= {{tx_69_fu_9207_p3[8:4]}};
        tmp_248_reg_13394 <= {{tx_75_fu_10257_p3[8:7]}};
        tmp_249_reg_13399 <= {{ty_71_fu_10265_p3[8:7]}};
        tmp_256_reg_13545 <= outcos_10_fu_11492_p9[32'd8];
        tmp_264_reg_13431 <= {{tx_79_fu_10548_p3[8:4]}};
        tmp_272_reg_13502 <= {{tx_82_fu_11269_p3[8:7]}};
        tmp_273_reg_13507 <= {{ty_77_fu_11277_p3[8:7]}};
        tmp_2_reg_12147 <= {{tx_2_fu_888_p3[12:4]}};
        tmp_41_reg_12415 <= {{tx_15_fu_2653_p3[8:4]}};
        tmp_59_reg_12631 <= {{tx_21_fu_3868_p3[8:7]}};
        tmp_60_reg_12636 <= {{ty_20_fu_3876_p3[8:7]}};
        tmp_85_reg_12673 <= add_ln76_27_fu_4124_p2[32'd8];
        tmp_88_reg_12683 <= sub_ln81_28_fu_4144_p2[32'd8];
        tmp_9_reg_12179 <= {{tx_5_fu_1154_p3[12:7]}};
        trunc_ln13_2_reg_12256 <= {{mul_ln13_3_fu_494_p2[52:45]}};
        trunc_ln13_4_reg_12263 <= {{mul_ln13_4_fu_498_p2[52:45]}};
        trunc_ln13_4_reg_12263_pp0_iter12_reg <= trunc_ln13_4_reg_12263;
        trunc_ln13_4_reg_12263_pp0_iter13_reg <= trunc_ln13_4_reg_12263_pp0_iter12_reg;
        trunc_ln13_6_reg_12270 <= {{mul_ln13_5_fu_502_p2[52:45]}};
        trunc_ln13_6_reg_12270_pp0_iter12_reg <= trunc_ln13_6_reg_12270;
        trunc_ln13_6_reg_12270_pp0_iter13_reg <= trunc_ln13_6_reg_12270_pp0_iter12_reg;
        trunc_ln13_6_reg_12270_pp0_iter14_reg <= trunc_ln13_6_reg_12270_pp0_iter13_reg;
        trunc_ln13_6_reg_12270_pp0_iter15_reg <= trunc_ln13_6_reg_12270_pp0_iter14_reg;
        trunc_ln13_7_reg_12998 <= {{outcos_6_fu_6979_p9[8:2]}};
        trunc_ln13_9_reg_13326 <= {{outcos_8_fu_9457_p9[8:2]}};
        trunc_ln13_s_reg_13550 <= {{outcos_10_fu_11492_p9[8:2]}};
        trunc_ln3_reg_12249 <= {{mul_ln13_2_fu_490_p2[52:45]}};
        trunc_ln42_reg_12083_pp0_iter2_reg <= trunc_ln42_reg_12083_pp0_iter1_reg;
        trunc_ln71_11_reg_13168 <= {{tx_56_fu_8387_p3[8:7]}};
        trunc_ln71_13_reg_13355 <= {{tx_70_fu_9937_p3[8:5]}};
        trunc_ln71_15_reg_13464 <= {{tx_74_fu_10790_p3[8:7]}};
        trunc_ln71_2_reg_12443 <= {{tx_16_fu_2689_p3[8:5]}};
        trunc_ln71_4_reg_12609 <= {{tx_20_fu_3810_p3[8:7]}};
        trunc_ln71_5_reg_12707 <= {{tx_34_fu_4388_p3[8:5]}};
        trunc_ln71_7_reg_12850 <= {{tx_38_fu_5748_p3[8:7]}};
        trunc_ln71_9_reg_13027 <= {{tx_52_fu_7459_p3[8:5]}};
        trunc_ln72_10_reg_12614 <= {{ty_19_fu_3817_p3[8:7]}};
        trunc_ln72_18_reg_12549 <= {{ty_31_fu_3435_p3[8:4]}};
        trunc_ln72_19_reg_12712 <= {{ty_32_fu_4396_p3[8:5]}};
        trunc_ln72_22_reg_12855 <= {{ty_36_fu_5755_p3[8:7]}};
        trunc_ln72_25_reg_12788 <= {{ty_40_fu_5007_p3[8:4]}};
        trunc_ln72_2_reg_12152 <= {{ty_2_fu_896_p3[12:4]}};
        trunc_ln72_30_reg_12951 <= {{ty_48_fu_6576_p3[8:4]}};
        trunc_ln72_31_reg_13032 <= {{ty_49_fu_7467_p3[8:5]}};
        trunc_ln72_34_reg_13173 <= {{ty_53_fu_8394_p3[8:7]}};
        trunc_ln72_37_reg_13108 <= {{ty_57_fu_8078_p3[8:4]}};
        trunc_ln72_42_reg_13269 <= {{ty_65_fu_9215_p3[8:4]}};
        trunc_ln72_43_reg_13360 <= {{ty_66_fu_9945_p3[8:5]}};
        trunc_ln72_46_reg_13469 <= {{ty_70_fu_10797_p3[8:7]}};
        trunc_ln72_49_reg_13436 <= {{ty_74_fu_10556_p3[8:4]}};
        trunc_ln72_8_reg_12420 <= {{ty_14_fu_2661_p3[8:4]}};
        trunc_ln72_9_reg_12448 <= {{ty_15_fu_2697_p3[8:5]}};
        tx_15_reg_12403 <= tx_15_fu_2653_p3;
        tx_16_reg_12425 <= tx_16_fu_2689_p3;
        tx_20_reg_12597 <= tx_20_fu_3810_p3;
        tx_21_reg_12619 <= tx_21_fu_3868_p3;
        tx_2_reg_12135 <= tx_2_fu_888_p3;
        tx_33_reg_12532 <= tx_33_fu_3427_p3;
        tx_34_reg_12689 <= tx_34_fu_4388_p3;
        tx_38_reg_12838 <= tx_38_fu_5748_p3;
        tx_39_reg_12734 <= tx_39_fu_4708_p3;
        tx_43_reg_12771 <= tx_43_fu_4999_p3;
        tx_46_reg_12876 <= tx_46_fu_6227_p3;
        tx_51_reg_12934 <= tx_51_fu_6568_p3;
        tx_52_reg_13009 <= tx_52_fu_7459_p3;
        tx_56_reg_13156 <= tx_56_fu_8387_p3;
        tx_57_reg_13054 <= tx_57_fu_7779_p3;
        tx_5_reg_12167 <= tx_5_fu_1154_p3;
        tx_61_reg_13091 <= tx_61_fu_8070_p3;
        tx_64_reg_13194 <= tx_64_fu_8866_p3;
        tx_69_reg_13252 <= tx_69_fu_9207_p3;
        tx_70_reg_13337 <= tx_70_fu_9937_p3;
        tx_74_reg_13452 <= tx_74_fu_10790_p3;
        tx_75_reg_13382 <= tx_75_fu_10257_p3;
        tx_79_reg_13419 <= tx_79_fu_10548_p3;
        tx_82_reg_13490 <= tx_82_fu_11269_p3;
        tx_8_reg_12189 <= tx_8_fu_1416_p3;
        ty_14_reg_12409 <= ty_14_fu_2661_p3;
        ty_15_reg_12431 <= ty_15_fu_2697_p3;
        ty_19_reg_12603 <= ty_19_fu_3817_p3;
        ty_20_reg_12625 <= ty_20_fu_3876_p3;
        ty_26_reg_12652 <= ty_26_fu_4088_p3;
        ty_2_reg_12141 <= ty_2_fu_896_p3;
        ty_31_reg_12538 <= ty_31_fu_3435_p3;
        ty_32_reg_12695 <= ty_32_fu_4396_p3;
        ty_36_reg_12844 <= ty_36_fu_5755_p3;
        ty_37_reg_12740 <= ty_37_fu_4716_p3;
        ty_40_reg_12777 <= ty_40_fu_5007_p3;
        ty_43_reg_12882 <= ty_43_fu_6235_p3;
        ty_48_reg_12940 <= ty_48_fu_6576_p3;
        ty_49_reg_13015 <= ty_49_fu_7467_p3;
        ty_53_reg_13162 <= ty_53_fu_8394_p3;
        ty_54_reg_13060 <= ty_54_fu_7787_p3;
        ty_57_reg_13097 <= ty_57_fu_8078_p3;
        ty_5_reg_12173 <= ty_5_fu_1162_p3;
        ty_60_reg_13200 <= ty_60_fu_8874_p3;
        ty_65_reg_13258 <= ty_65_fu_9215_p3;
        ty_66_reg_13343 <= ty_66_fu_9945_p3;
        ty_70_reg_13458 <= ty_70_fu_10797_p3;
        ty_71_reg_13388 <= ty_71_fu_10265_p3;
        ty_74_reg_13425 <= ty_74_fu_10556_p3;
        ty_77_reg_13496 <= ty_77_fu_11277_p3;
        ty_8_reg_12195 <= ty_8_fu_1424_p3;
        tz_14_reg_12341 <= tz_14_fu_2082_p2;
        tz_15_reg_12393 <= tz_15_fu_2501_p2;
        tz_21_reg_12586 <= tz_21_fu_3768_p2;
        tz_22_reg_12361 <= tz_22_fu_2123_p2;
        tz_25_reg_12464 <= tz_25_fu_3056_p2;
        tz_27_reg_12641 <= tz_27_fu_4014_p2;
        tz_2_reg_12125 <= tz_2_fu_822_p2;
        tz_32_reg_12510 <= tz_32_fu_3295_p2;
        tz_33_reg_12522 <= tz_33_fu_3361_p2;
        tz_39_reg_12723 <= tz_39_fu_4618_p2;
        tz_42_reg_12761 <= tz_42_fu_4933_p2;
        tz_45_reg_12865 <= tz_45_fu_6161_p2;
        tz_50_reg_12912 <= tz_50_fu_6436_p2;
        tz_51_reg_12924 <= tz_51_fu_6502_p2;
        tz_57_reg_13043 <= tz_57_fu_7689_p2;
        tz_5_reg_12157 <= tz_5_fu_1088_p2;
        tz_60_reg_13081 <= tz_60_fu_8004_p2;
        tz_63_reg_13183 <= tz_63_fu_8800_p2;
        tz_68_reg_13230 <= tz_68_fu_9075_p2;
        tz_69_reg_13242 <= tz_69_fu_9141_p2;
        tz_75_reg_13371 <= tz_75_fu_10167_p2;
        tz_78_reg_13409 <= tz_78_fu_10482_p2;
        tz_81_reg_13479 <= tz_81_fu_11203_p2;
        tz_9_reg_12201 <= tz_9_fu_1440_p2;
        tz_9_reg_12201_pp0_iter8_reg <= tz_9_reg_12201;
        xpos1_read_reg_12058_pp0_iter10_reg <= xpos1_read_reg_12058_pp0_iter9_reg;
        xpos1_read_reg_12058_pp0_iter2_reg <= xpos1_read_reg_12058_pp0_iter1_reg;
        xpos1_read_reg_12058_pp0_iter3_reg <= xpos1_read_reg_12058_pp0_iter2_reg;
        xpos1_read_reg_12058_pp0_iter4_reg <= xpos1_read_reg_12058_pp0_iter3_reg;
        xpos1_read_reg_12058_pp0_iter5_reg <= xpos1_read_reg_12058_pp0_iter4_reg;
        xpos1_read_reg_12058_pp0_iter6_reg <= xpos1_read_reg_12058_pp0_iter5_reg;
        xpos1_read_reg_12058_pp0_iter7_reg <= xpos1_read_reg_12058_pp0_iter6_reg;
        xpos1_read_reg_12058_pp0_iter8_reg <= xpos1_read_reg_12058_pp0_iter7_reg;
        xpos1_read_reg_12058_pp0_iter9_reg <= xpos1_read_reg_12058_pp0_iter8_reg;
        xpos2_read_reg_12063_pp0_iter10_reg <= xpos2_read_reg_12063_pp0_iter9_reg;
        xpos2_read_reg_12063_pp0_iter2_reg <= xpos2_read_reg_12063_pp0_iter1_reg;
        xpos2_read_reg_12063_pp0_iter3_reg <= xpos2_read_reg_12063_pp0_iter2_reg;
        xpos2_read_reg_12063_pp0_iter4_reg <= xpos2_read_reg_12063_pp0_iter3_reg;
        xpos2_read_reg_12063_pp0_iter5_reg <= xpos2_read_reg_12063_pp0_iter4_reg;
        xpos2_read_reg_12063_pp0_iter6_reg <= xpos2_read_reg_12063_pp0_iter5_reg;
        xpos2_read_reg_12063_pp0_iter7_reg <= xpos2_read_reg_12063_pp0_iter6_reg;
        xpos2_read_reg_12063_pp0_iter8_reg <= xpos2_read_reg_12063_pp0_iter7_reg;
        xpos2_read_reg_12063_pp0_iter9_reg <= xpos2_read_reg_12063_pp0_iter8_reg;
        xpos3_read_reg_12068_pp0_iter10_reg <= xpos3_read_reg_12068_pp0_iter9_reg;
        xpos3_read_reg_12068_pp0_iter2_reg <= xpos3_read_reg_12068_pp0_iter1_reg;
        xpos3_read_reg_12068_pp0_iter3_reg <= xpos3_read_reg_12068_pp0_iter2_reg;
        xpos3_read_reg_12068_pp0_iter4_reg <= xpos3_read_reg_12068_pp0_iter3_reg;
        xpos3_read_reg_12068_pp0_iter5_reg <= xpos3_read_reg_12068_pp0_iter4_reg;
        xpos3_read_reg_12068_pp0_iter6_reg <= xpos3_read_reg_12068_pp0_iter5_reg;
        xpos3_read_reg_12068_pp0_iter7_reg <= xpos3_read_reg_12068_pp0_iter6_reg;
        xpos3_read_reg_12068_pp0_iter8_reg <= xpos3_read_reg_12068_pp0_iter7_reg;
        xpos3_read_reg_12068_pp0_iter9_reg <= xpos3_read_reg_12068_pp0_iter8_reg;
        xpos4_read_reg_12073_pp0_iter10_reg <= xpos4_read_reg_12073_pp0_iter9_reg;
        xpos4_read_reg_12073_pp0_iter2_reg <= xpos4_read_reg_12073_pp0_iter1_reg;
        xpos4_read_reg_12073_pp0_iter3_reg <= xpos4_read_reg_12073_pp0_iter2_reg;
        xpos4_read_reg_12073_pp0_iter4_reg <= xpos4_read_reg_12073_pp0_iter3_reg;
        xpos4_read_reg_12073_pp0_iter5_reg <= xpos4_read_reg_12073_pp0_iter4_reg;
        xpos4_read_reg_12073_pp0_iter6_reg <= xpos4_read_reg_12073_pp0_iter5_reg;
        xpos4_read_reg_12073_pp0_iter7_reg <= xpos4_read_reg_12073_pp0_iter6_reg;
        xpos4_read_reg_12073_pp0_iter8_reg <= xpos4_read_reg_12073_pp0_iter7_reg;
        xpos4_read_reg_12073_pp0_iter9_reg <= xpos4_read_reg_12073_pp0_iter8_reg;
        z_10_reg_12808 <= {{sub_ln42_2_fu_5049_p2[9:2]}};
        z_11_reg_12956 <= z_11_fu_6604_p3;
        z_12_reg_13113 <= {{sub_ln228_4_fu_8140_p2[9:1]}};
        z_13_reg_13128 <= {{sub_ln42_3_fu_8120_p2[9:2]}};
        z_14_reg_13274 <= z_14_fu_9243_p3;
        z_2_reg_12111 <= z_2_fu_628_p3;
        z_3_reg_12313 <= {{sub_ln228_1_fu_2000_p2[9:1]}};
        z_6_reg_12373 <= {{sub_ln228_2_fu_2171_p2[9:1]}};
        z_7_reg_12388 <= {{sub_ln42_1_fu_2151_p2[9:2]}};
        z_8_reg_12554 <= z_8_fu_3463_p3;
        z_9_reg_12793 <= {{sub_ln228_3_fu_5069_p2[9:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fc_read_reg_12053 <= fc;
        fc_read_reg_12053_pp0_iter1_reg <= fc_read_reg_12053;
        in1_imag_buffer_reg_12018 <= in1_imag_TDATA_int_regslice;
        in1_imag_buffer_reg_12018_pp0_iter1_reg <= in1_imag_buffer_reg_12018;
        in1_real_buffer_reg_12013 <= in1_real_TDATA_int_regslice;
        in1_real_buffer_reg_12013_pp0_iter1_reg <= in1_real_buffer_reg_12013;
        in2_imag_buffer_reg_12028 <= in2_imag_TDATA_int_regslice;
        in2_imag_buffer_reg_12028_pp0_iter1_reg <= in2_imag_buffer_reg_12028;
        in2_real_buffer_reg_12023 <= in2_real_TDATA_int_regslice;
        in2_real_buffer_reg_12023_pp0_iter1_reg <= in2_real_buffer_reg_12023;
        in3_imag_buffer_reg_12038 <= in3_imag_TDATA_int_regslice;
        in3_imag_buffer_reg_12038_pp0_iter1_reg <= in3_imag_buffer_reg_12038;
        in3_real_buffer_reg_12033 <= in3_real_TDATA_int_regslice;
        in3_real_buffer_reg_12033_pp0_iter1_reg <= in3_real_buffer_reg_12033;
        in4_imag_buffer_reg_12048 <= in4_imag_TDATA_int_regslice;
        in4_imag_buffer_reg_12048_pp0_iter1_reg <= in4_imag_buffer_reg_12048;
        in4_real_buffer_reg_12043 <= in4_real_TDATA_int_regslice;
        in4_real_buffer_reg_12043_pp0_iter1_reg <= in4_real_buffer_reg_12043;
        inabs_reg_12078 <= inabs_fu_518_p3;
        k_reg_12088 <= {{mul_ln38_fu_533_p2[26:25]}};
        trunc_ln42_reg_12083 <= trunc_ln42_fu_526_p1;
        trunc_ln42_reg_12083_pp0_iter1_reg <= trunc_ln42_reg_12083;
        xpos1_read_reg_12058 <= xpos1;
        xpos1_read_reg_12058_pp0_iter1_reg <= xpos1_read_reg_12058;
        xpos2_read_reg_12063 <= xpos2;
        xpos2_read_reg_12063_pp0_iter1_reg <= xpos2_read_reg_12063;
        xpos3_read_reg_12068 <= xpos3;
        xpos3_read_reg_12068_pp0_iter1_reg <= xpos3_read_reg_12068;
        xpos4_read_reg_12073 <= xpos4;
        xpos4_read_reg_12073_pp0_iter1_reg <= xpos4_read_reg_12073;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd17] == 1'b1)) begin
        ap_enable_reg_pp0_iter17 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter17 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd18] == 1'b1)) begin
        ap_enable_reg_pp0_iter18 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter18 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd19] == 1'b1)) begin
        ap_enable_reg_pp0_iter19 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter19 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd20] == 1'b1)) begin
        ap_enable_reg_pp0_iter20 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter20 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd21] == 1'b1)) begin
        ap_enable_reg_pp0_iter21 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter21 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd22] == 1'b1)) begin
        ap_enable_reg_pp0_iter22 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter22 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd23] == 1'b1)) begin
        ap_enable_reg_pp0_iter23 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter23 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd24] == 1'b1)) begin
        ap_enable_reg_pp0_iter24 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter24 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd25] == 1'b1)) begin
        ap_enable_reg_pp0_iter25 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter25 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd26] == 1'b1)) begin
        ap_enable_reg_pp0_iter26 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter26 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd27] == 1'b1)) begin
        ap_enable_reg_pp0_iter27 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter27 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (1'b1 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in1_imag_TREADY_int_regslice = 1'b1;
    end else begin
        in1_imag_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in1_real_TREADY_int_regslice = 1'b1;
    end else begin
        in1_real_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in2_imag_TREADY_int_regslice = 1'b1;
    end else begin
        in2_imag_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in2_real_TREADY_int_regslice = 1'b1;
    end else begin
        in2_real_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in3_imag_TREADY_int_regslice = 1'b1;
    end else begin
        in3_imag_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in3_real_TREADY_int_regslice = 1'b1;
    end else begin
        in3_real_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in4_imag_TREADY_int_regslice = 1'b1;
    end else begin
        in4_imag_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in4_real_TREADY_int_regslice = 1'b1;
    end else begin
        in4_real_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((pf_out_imag_U_data_out_vld == 1'b1)) begin
        out_imag_TVALID = 1'b1;
    end else begin
        out_imag_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((pf_out_real_U_data_out_vld == 1'b1)) begin
        out_real_TVALID = 1'b1;
    end else begin
        out_real_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd27] == 1'b1)) begin
        pf_data_in_last = 1'b1;
    end else begin
        pf_data_in_last = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pf_out_imag_U_data_in_vld = 1'b1;
    end else begin
        pf_out_imag_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pf_out_real_U_data_in_vld = 1'b1;
    end else begin
        pf_out_real_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln76_10_fu_2409_p2 = ($signed(tx_11_cast3_fu_2293_p1) + $signed(sext_ln71_fu_2355_p1));

assign add_ln76_11_fu_2433_p2 = (zext_ln72_fu_2366_p1 + zext_ln58_3_fu_2405_p1);

assign add_ln76_12_fu_2605_p2 = ($signed(tx_13_cast4_fu_2481_p1) + $signed(trunc_ln72_6_cast_fu_2539_p1));

assign add_ln76_13_fu_2629_p2 = ($signed(tx_14_fu_2543_p3) + $signed(sext_ln58_6_fu_2601_p1));

assign add_ln76_14_fu_3544_p2 = ($signed(tx_15_reg_12403) + $signed(trunc_ln72_8_cast_fu_3535_p1));

assign add_ln76_15_fu_3564_p2 = ($signed(tx_16_reg_12425) + $signed(sext_ln58_9_fu_3541_p1));

assign add_ln76_16_fu_3696_p2 = ($signed(tx_17_fu_3584_p3) + $signed(trunc_ln72_10_cast_fu_3650_p1));

assign add_ln76_17_fu_3720_p2 = ($signed(tx_18_fu_3654_p3) + $signed(sext_ln58_12_fu_3692_p1));

assign add_ln76_18_fu_3844_p2 = ($signed(tx_19_fu_3744_p3) + $signed(sext_ln58_55_fu_3806_p1));

assign add_ln76_19_fu_5119_p2 = ($signed(tx_20_reg_12597) + $signed(sext_ln58_14_fu_5106_p1));

assign add_ln76_1_fu_864_p2 = ($signed(tx_1_cast2_fu_802_p1) + $signed(sext_ln76_2_fu_860_p1));

assign add_ln76_20_fu_5195_p2 = ($signed(sext_ln76_3_fu_5191_p1) + $signed(add_ln76_19_fu_5119_p2));

assign add_ln76_21_fu_5386_p2 = ($signed(sext_ln76_5_fu_5382_p1) + $signed(add_ln77_1_fu_5306_p2));

assign add_ln76_22_fu_2914_p2 = ($signed(tx_23_cast_fu_2851_p1) + $signed(sext_ln76_8_fu_2910_p1));

assign add_ln76_23_fu_3008_p2 = ($signed(tx_24_cast_fu_2946_p1) + $signed(sext_ln76_10_fu_3004_p1));

assign add_ln76_24_fu_3098_p2 = ($signed(tx_25_fu_3032_p3) + $signed(sext_ln76_12_fu_3094_p1));

assign add_ln76_25_fu_3966_p2 = ($signed(tx_26_fu_3904_p3) + $signed(sext_ln76_14_fu_3962_p1));

assign add_ln76_26_fu_4056_p2 = ($signed(tx_27_fu_3990_p3) + $signed(sext_ln58_73_fu_4052_p1));

assign add_ln76_27_fu_4124_p2 = ($signed(tx_28_fu_4080_p3) + $signed(sext_ln58_76_fu_4120_p1));

assign add_ln76_28_fu_5530_p2 = (add_ln76_27_reg_12662 + select_ln58_6_fu_5522_p3);

assign add_ln76_29_fu_3309_p2 = ($signed(tx_29_cast_fu_3221_p1) + $signed(sext_ln71_1_fu_3283_p1));

assign add_ln76_2_fu_950_p2 = ($signed(tx_2_reg_12135) + $signed(sext_ln76_4_fu_947_p1));

assign add_ln76_30_fu_4236_p2 = (zext_ln72_1_fu_4193_p1 + zext_ln58_7_fu_4232_p1);

assign add_ln76_31_fu_3403_p2 = ($signed(tx_31_cast_fu_3341_p1) + $signed(trunc_ln72_25_cast_fu_3399_p1));

assign add_ln76_32_fu_4338_p2 = ($signed(tx_32_fu_4276_p3) + $signed(sext_ln58_24_fu_4334_p1));

assign add_ln76_33_fu_4446_p2 = ($signed(tx_33_reg_12532) + $signed(trunc_ln72_27_cast_fu_4385_p1));

assign add_ln76_34_fu_5662_p2 = ($signed(tx_34_reg_12689) + $signed(sext_ln58_27_fu_5659_p1));

assign add_ln76_35_fu_4558_p2 = ($signed(tx_35_fu_4466_p3) + $signed(trunc_ln72_29_cast_fu_4532_p1));

assign add_ln76_36_fu_5724_p2 = ($signed(tx_36_fu_5682_p3) + $signed(sext_ln58_30_fu_5720_p1));

assign add_ln76_37_fu_4684_p2 = ($signed(tx_37_fu_4594_p3) + $signed(sext_ln58_79_fu_4656_p1));

assign add_ln76_38_fu_6815_p2 = ($signed(tx_38_reg_12838) + $signed(sext_ln58_32_fu_6812_p1));

assign add_ln76_3_fu_1040_p2 = ($signed(tx_3_fu_970_p3) + $signed(sext_ln76_6_fu_1036_p1));

assign add_ln76_40_fu_5901_p2 = ($signed(sext_ln76_9_fu_5897_p1) + $signed(add_ln77_2_fu_5821_p2));

assign add_ln76_41_fu_4881_p2 = ($signed(tx_41_cast_fu_4815_p1) + $signed(sext_ln76_16_fu_4877_p1));

assign add_ln76_42_fu_4975_p2 = ($signed(tx_42_cast_fu_4913_p1) + $signed(sext_ln76_18_fu_4971_p1));

assign add_ln76_43_fu_6023_p2 = ($signed(tx_43_reg_12771) + $signed(sext_ln76_19_fu_6020_p1));

assign add_ln76_44_fu_6113_p2 = ($signed(tx_44_fu_6043_p3) + $signed(sext_ln76_20_fu_6109_p1));

assign add_ln76_45_fu_6203_p2 = ($signed(tx_45_fu_6137_p3) + $signed(sext_ln58_84_fu_6199_p1));

assign add_ln76_46_fu_7055_p2 = ($signed(tx_46_reg_12876) + $signed(sext_ln58_86_fu_7052_p1));

assign add_ln76_47_fu_7089_p2 = (add_ln76_46_fu_7055_p2 + select_ln58_11_fu_7081_p3);

assign add_ln76_48_fu_6450_p2 = ($signed(tx_47_cast_fu_6362_p1) + $signed(sext_ln71_2_fu_6424_p1));

assign add_ln76_49_fu_7307_p2 = (zext_ln72_2_fu_7264_p1 + zext_ln58_11_fu_7303_p1);

assign add_ln76_4_fu_1130_p2 = ($signed(tx_4_fu_1064_p3) + $signed(sext_ln58_4_fu_1126_p1));

assign add_ln76_50_fu_6544_p2 = ($signed(tx_49_cast_fu_6482_p1) + $signed(trunc_ln72_44_cast_fu_6540_p1));

assign add_ln76_51_fu_7409_p2 = ($signed(tx_50_fu_7347_p3) + $signed(sext_ln58_42_fu_7405_p1));

assign add_ln76_52_fu_7517_p2 = ($signed(tx_51_reg_12934) + $signed(trunc_ln72_46_cast_fu_7456_p1));

assign add_ln76_53_fu_8301_p2 = ($signed(tx_52_reg_13009) + $signed(sext_ln58_45_fu_8298_p1));

assign add_ln76_54_fu_7629_p2 = ($signed(tx_53_fu_7537_p3) + $signed(trunc_ln72_48_cast_fu_7603_p1));

assign add_ln76_55_fu_8363_p2 = ($signed(tx_54_fu_8321_p3) + $signed(sext_ln58_48_fu_8359_p1));

assign add_ln76_56_fu_7755_p2 = ($signed(tx_55_fu_7665_p3) + $signed(sext_ln58_89_fu_7727_p1));

assign add_ln76_57_fu_9293_p2 = ($signed(tx_56_reg_13156) + $signed(sext_ln58_50_fu_9290_p1));

assign add_ln76_59_fu_8540_p2 = ($signed(sext_ln76_13_fu_8536_p1) + $signed(add_ln77_3_fu_8460_p2));

assign add_ln76_5_fu_1216_p2 = ($signed(tx_5_reg_12167) + $signed(sext_ln58_17_fu_1213_p1));

assign add_ln76_60_fu_7952_p2 = ($signed(tx_59_cast_fu_7886_p1) + $signed(sext_ln76_21_fu_7948_p1));

assign add_ln76_61_fu_8046_p2 = ($signed(tx_60_cast_fu_7984_p1) + $signed(sext_ln76_22_fu_8042_p1));

assign add_ln76_62_fu_8662_p2 = ($signed(tx_61_reg_13091) + $signed(sext_ln76_23_fu_8659_p1));

assign add_ln76_63_fu_8752_p2 = ($signed(tx_62_fu_8682_p3) + $signed(sext_ln76_24_fu_8748_p1));

assign add_ln76_64_fu_8842_p2 = ($signed(tx_63_fu_8776_p3) + $signed(sext_ln58_94_fu_8838_p1));

assign add_ln76_65_fu_9533_p2 = ($signed(tx_64_reg_13194) + $signed(sext_ln58_96_fu_9530_p1));

assign add_ln76_66_fu_9567_p2 = (add_ln76_65_fu_9533_p2 + select_ln58_16_fu_9559_p3);

assign add_ln76_67_fu_9089_p2 = ($signed(tx_65_cast_fu_9001_p1) + $signed(sext_ln71_3_fu_9063_p1));

assign add_ln76_68_fu_9785_p2 = (zext_ln72_3_fu_9742_p1 + zext_ln58_15_fu_9781_p1);

assign add_ln76_69_fu_9183_p2 = ($signed(tx_67_cast_fu_9121_p1) + $signed(trunc_ln72_63_cast_fu_9179_p1));

assign add_ln76_6_fu_1302_p2 = ($signed(tx_6_fu_1236_p3) + $signed(sext_ln58_21_fu_1298_p1));

assign add_ln76_70_fu_9887_p2 = ($signed(tx_68_fu_9825_p3) + $signed(sext_ln58_60_fu_9883_p1));

assign add_ln76_71_fu_9995_p2 = ($signed(tx_69_reg_13252) + $signed(trunc_ln72_65_cast_fu_9934_p1));

assign add_ln76_72_fu_10704_p2 = ($signed(tx_70_reg_13337) + $signed(sext_ln58_63_fu_10701_p1));

assign add_ln76_73_fu_10107_p2 = ($signed(tx_71_fu_10015_p3) + $signed(trunc_ln72_67_cast_fu_10081_p1));

assign add_ln76_74_fu_10766_p2 = ($signed(tx_72_fu_10724_p3) + $signed(sext_ln58_66_fu_10762_p1));

assign add_ln76_75_fu_10233_p2 = ($signed(tx_73_fu_10143_p3) + $signed(sext_ln58_99_fu_10205_p1));

assign add_ln76_76_fu_11328_p2 = ($signed(tx_74_reg_13452) + $signed(sext_ln58_68_fu_11325_p1));

assign add_ln76_78_fu_10943_p2 = ($signed(sext_ln76_17_fu_10939_p1) + $signed(add_ln77_4_fu_10863_p2));

assign add_ln76_79_fu_10430_p2 = ($signed(tx_77_cast_fu_10364_p1) + $signed(sext_ln76_25_fu_10426_p1));

assign add_ln76_7_fu_1392_p2 = ($signed(tx_7_fu_1326_p3) + $signed(sext_ln58_28_fu_1388_p1));

assign add_ln76_80_fu_10524_p2 = ($signed(tx_78_cast_fu_10462_p1) + $signed(sext_ln76_26_fu_10520_p1));

assign add_ln76_81_fu_11065_p2 = ($signed(tx_79_reg_13419) + $signed(sext_ln76_27_fu_11062_p1));

assign add_ln76_82_fu_11155_p2 = ($signed(tx_80_fu_11085_p3) + $signed(sext_ln76_28_fu_11151_p1));

assign add_ln76_83_fu_11245_p2 = ($signed(tx_81_fu_11179_p3) + $signed(sext_ln58_104_fu_11241_p1));

assign add_ln76_84_fu_11568_p2 = ($signed(tx_82_reg_13490) + $signed(sext_ln58_106_fu_11565_p1));

assign add_ln76_85_fu_11602_p2 = (add_ln76_84_fu_11568_p2 + select_ln58_21_fu_11594_p3);

assign add_ln76_8_fu_1480_p2 = ($signed(tx_8_reg_12189) + $signed(sext_ln58_37_fu_1477_p1));

assign add_ln76_9_fu_1624_p2 = ($signed(sext_ln76_1_fu_1620_p1) + $signed(add_ln77_fu_1542_p2));

assign add_ln76_fu_770_p2 = ($signed(tx_cast1_fu_704_p1) + $signed(sext_ln76_fu_766_p1));

assign add_ln77_1_fu_5306_p2 = ($signed(tx_21_reg_12619) + $signed(sext_ln58_58_fu_5303_p1));

assign add_ln77_2_fu_5821_p2 = ($signed(tx_39_reg_12734) + $signed(sext_ln58_81_fu_5818_p1));

assign add_ln77_3_fu_8460_p2 = ($signed(tx_57_reg_13054) + $signed(sext_ln58_91_fu_8457_p1));

assign add_ln77_4_fu_10863_p2 = ($signed(tx_75_reg_13382) + $signed(sext_ln58_101_fu_10860_p1));

assign add_ln77_fu_1542_p2 = ($signed(tx_9_fu_1500_p3) + $signed(sext_ln58_40_fu_1538_p1));

assign add_ln78_10_fu_10131_p2 = (tz_74_fu_10093_p2 + 9'd1);

assign add_ln78_11_fu_10824_p2 = (tz_75_reg_13371 + 9'd1);

assign add_ln78_12_fu_11529_p2 = (tz_81_reg_13479 + 9'd1);

assign add_ln78_1_fu_2769_p2 = (tz_20_fu_2755_p2 + 9'd1);

assign add_ln78_2_fu_5109_p2 = (tz_21_reg_12586 + 9'd1);

assign add_ln78_3_fu_5482_p2 = (tz_27_reg_12641 + 9'd1);

assign add_ln78_4_fu_4582_p2 = (tz_38_fu_4544_p2 + 9'd1);

assign add_ln78_5_fu_5782_p2 = (tz_39_reg_12723 + 9'd1);

assign add_ln78_6_fu_7016_p2 = (tz_45_reg_12865 + 9'd1);

assign add_ln78_7_fu_7653_p2 = (tz_56_fu_7615_p2 + 9'd1);

assign add_ln78_8_fu_8421_p2 = (tz_57_reg_13043 + 9'd1);

assign add_ln78_9_fu_9494_p2 = (tz_63_reg_13183 + 9'd1);

assign add_ln78_fu_1717_p2 = (tz_9_reg_12201_pp0_iter8_reg + 13'd1);

assign add_ln81_1_fu_5462_p2 = (sub_ln81_22_fu_5434_p2 + zext_ln81_1_fu_5458_p1);

assign add_ln81_2_fu_5977_p2 = (sub_ln81_42_fu_5949_p2 + zext_ln81_2_fu_5973_p1);

assign add_ln81_3_fu_8616_p2 = (sub_ln81_62_fu_8588_p2 + zext_ln81_3_fu_8612_p1);

assign add_ln81_4_fu_11019_p2 = (sub_ln81_82_fu_10991_p2 + zext_ln81_4_fu_11015_p1);

assign add_ln81_fu_1702_p2 = (sub_ln81_9_fu_1674_p2 + zext_ln81_fu_1698_p1);

assign add_ln82_10_fu_1680_p2 = (add_ln82_9_fu_1636_p2 + select_ln72_fu_1650_p3);

assign add_ln82_11_fu_2427_p2 = ($signed(ty_10_cast_fu_2305_p1) + $signed(zext_ln58_1_fu_2341_p1));

assign add_ln82_12_fu_2463_p2 = (trunc_ln72_14_cast_fu_2377_p1 + zext_ln58_2_fu_2391_p1);

assign add_ln82_13_fu_2623_p2 = (ty_12_fu_2485_p3 + zext_ln58_18_fu_2525_p1);

assign add_ln82_14_fu_2647_p2 = ($signed(ty_13_fu_2550_p3) + $signed(sext_ln58_5_fu_2587_p1));

assign add_ln82_15_fu_3559_p2 = ($signed(ty_14_reg_12409) + $signed(sext_ln58_7_fu_3532_p1));

assign add_ln82_16_fu_3579_p2 = ($signed(ty_15_reg_12431) + $signed(sext_ln58_8_fu_3538_p1));

assign add_ln82_17_fu_3714_p2 = ($signed(ty_16_fu_3592_p3) + $signed(sext_ln58_46_fu_3636_p1));

assign add_ln82_18_fu_3738_p2 = ($signed(ty_17_fu_3661_p3) + $signed(sext_ln58_11_fu_3678_p1));

assign add_ln82_19_fu_3862_p2 = ($signed(ty_18_fu_3752_p3) + $signed(sext_ln58_53_fu_3792_p1));

assign add_ln82_1_fu_882_p2 = (ty_1_fu_806_p3 + zext_ln58_17_fu_846_p1);

assign add_ln82_20_fu_5206_p2 = ($signed(ty_19_reg_12603) + $signed(sext_ln58_13_fu_5103_p1));

assign add_ln82_21_fu_5243_p2 = (add_ln82_20_fu_5206_p2 + select_ln58_3_fu_5219_p3);

assign add_ln82_22_fu_5397_p2 = ($signed(ty_20_reg_12625) + $signed(sext_ln58_57_fu_5300_p1));

assign add_ln82_23_fu_5440_p2 = (add_ln82_22_fu_5397_p2 + select_ln72_2_fu_5410_p3);

assign add_ln82_24_fu_2932_p2 = ($signed(ty_31_cast_fu_2862_p1) + $signed(zext_ln58_4_fu_2896_p1));

assign add_ln82_25_fu_3026_p2 = (ty_22_fu_2950_p3 + zext_ln58_19_fu_2990_p1);

assign add_ln82_26_fu_3116_p2 = ($signed(ty_23_fu_3040_p3) + $signed(sext_ln58_20_fu_3080_p1));

assign add_ln82_27_fu_3984_p2 = ($signed(ty_24_fu_3909_p3) + $signed(sext_ln58_64_fu_3948_p1));

assign add_ln82_28_fu_4074_p2 = ($signed(ty_25_fu_3998_p3) + $signed(sext_ln58_71_fu_4038_p1));

assign add_ln82_29_fu_5573_p2 = ($signed(ty_26_reg_12652) + $signed(sext_ln58_75_reg_12657));

assign add_ln82_2_fu_965_p2 = ($signed(ty_2_reg_12141) + $signed(sext_ln58_fu_944_p1));

assign add_ln82_30_fu_5636_p2 = ($signed(sext_ln82_2_fu_5632_p1) + $signed(add_ln82_29_fu_5573_p2));

assign add_ln82_31_fu_3327_p2 = ($signed(ty_47_cast_fu_3233_p1) + $signed(zext_ln58_5_fu_3269_p1));

assign add_ln82_32_fu_4266_p2 = (trunc_ln72_66_cast_fu_4204_p1 + zext_ln58_6_fu_4218_p1);

assign add_ln82_33_fu_3421_p2 = (ty_29_fu_3345_p3 + zext_ln58_20_fu_3385_p1);

assign add_ln82_34_fu_4356_p2 = ($signed(ty_30_fu_4283_p3) + $signed(sext_ln58_23_fu_4320_p1));

assign add_ln82_35_fu_4461_p2 = ($signed(ty_31_reg_12538) + $signed(sext_ln58_25_fu_4382_p1));

assign add_ln82_36_fu_5677_p2 = ($signed(ty_32_reg_12695) + $signed(sext_ln58_26_fu_5656_p1));

assign add_ln82_37_fu_4576_p2 = ($signed(ty_33_fu_4474_p3) + $signed(sext_ln58_77_fu_4518_p1));

assign add_ln82_38_fu_5742_p2 = ($signed(ty_34_fu_5689_p3) + $signed(sext_ln58_29_fu_5706_p1));

assign add_ln82_39_fu_4702_p2 = ($signed(ty_35_fu_4602_p3) + $signed(sext_ln58_78_fu_4642_p1));

assign add_ln82_3_fu_1058_p2 = ($signed(ty_3_fu_978_p3) + $signed(sext_ln58_1_fu_1022_p1));

assign add_ln82_40_fu_6902_p2 = ($signed(ty_36_reg_12844) + $signed(sext_ln58_31_fu_6809_p1));

assign add_ln82_41_fu_6939_p2 = (add_ln82_40_fu_6902_p2 + select_ln58_8_fu_6915_p3);

assign add_ln82_42_fu_5912_p2 = ($signed(ty_37_reg_12740) + $signed(sext_ln58_80_fu_5815_p1));

assign add_ln82_43_fu_5955_p2 = (add_ln82_42_fu_5912_p2 + select_ln72_4_fu_5925_p3);

assign add_ln82_44_fu_4899_p2 = ($signed(ty_68_cast_fu_4827_p1) + $signed(zext_ln58_8_fu_4863_p1));

assign add_ln82_45_fu_4993_p2 = (ty_39_fu_4917_p3 + zext_ln58_21_fu_4957_p1);

assign add_ln82_46_fu_6038_p2 = ($signed(ty_40_reg_12777) + $signed(sext_ln58_38_fu_6017_p1));

assign add_ln82_47_fu_6131_p2 = ($signed(ty_41_fu_6051_p3) + $signed(sext_ln58_82_fu_6095_p1));

assign add_ln82_48_fu_6221_p2 = ($signed(ty_42_fu_6145_p3) + $signed(sext_ln58_83_fu_6185_p1));

assign add_ln82_49_fu_7140_p2 = ($signed(ty_43_reg_12882) + $signed(sext_ln58_85_fu_7049_p1));

assign add_ln82_4_fu_1148_p2 = ($signed(ty_4_fu_1072_p3) + $signed(sext_ln58_2_fu_1112_p1));

assign add_ln82_50_fu_7215_p2 = ($signed(sext_ln82_5_fu_7211_p1) + $signed(add_ln82_49_fu_7140_p2));

assign add_ln82_51_fu_6468_p2 = ($signed(ty_84_cast_fu_6374_p1) + $signed(zext_ln58_9_fu_6410_p1));

assign add_ln82_52_fu_7337_p2 = (trunc_ln72_118_cast_fu_7275_p1 + zext_ln58_10_fu_7289_p1);

assign add_ln82_53_fu_6562_p2 = (ty_46_fu_6486_p3 + zext_ln58_22_fu_6526_p1);

assign add_ln82_54_fu_7427_p2 = ($signed(ty_47_fu_7354_p3) + $signed(sext_ln58_41_fu_7391_p1));

assign add_ln82_55_fu_7532_p2 = ($signed(ty_48_reg_12940) + $signed(sext_ln58_43_fu_7453_p1));

assign add_ln82_56_fu_8316_p2 = ($signed(ty_49_reg_13015) + $signed(sext_ln58_44_fu_8295_p1));

assign add_ln82_57_fu_7647_p2 = ($signed(ty_50_fu_7545_p3) + $signed(sext_ln58_87_fu_7589_p1));

assign add_ln82_58_fu_8381_p2 = ($signed(ty_51_fu_8328_p3) + $signed(sext_ln58_47_fu_8345_p1));

assign add_ln82_59_fu_7773_p2 = ($signed(ty_52_fu_7673_p3) + $signed(sext_ln58_88_fu_7713_p1));

assign add_ln82_5_fu_1231_p2 = ($signed(ty_5_reg_12173) + $signed(sext_ln58_10_fu_1210_p1));

assign add_ln82_60_fu_9380_p2 = ($signed(ty_53_reg_13162) + $signed(sext_ln58_49_fu_9287_p1));

assign add_ln82_61_fu_9417_p2 = (add_ln82_60_fu_9380_p2 + select_ln58_13_fu_9393_p3);

assign add_ln82_62_fu_8551_p2 = ($signed(ty_54_reg_13060) + $signed(sext_ln58_90_fu_8454_p1));

assign add_ln82_63_fu_8594_p2 = (add_ln82_62_fu_8551_p2 + select_ln72_6_fu_8564_p3);

assign add_ln82_64_fu_7970_p2 = ($signed(ty_105_cast_fu_7898_p1) + $signed(zext_ln58_12_fu_7934_p1));

assign add_ln82_65_fu_8064_p2 = (ty_56_fu_7988_p3 + zext_ln58_23_fu_8028_p1);

assign add_ln82_66_fu_8677_p2 = ($signed(ty_57_reg_13097) + $signed(sext_ln58_56_fu_8656_p1));

assign add_ln82_67_fu_8770_p2 = ($signed(ty_58_fu_8690_p3) + $signed(sext_ln58_92_fu_8734_p1));

assign add_ln82_68_fu_8860_p2 = ($signed(ty_59_fu_8784_p3) + $signed(sext_ln58_93_fu_8824_p1));

assign add_ln82_69_fu_9618_p2 = ($signed(ty_60_reg_13200) + $signed(sext_ln58_95_fu_9527_p1));

assign add_ln82_6_fu_1320_p2 = ($signed(ty_6_fu_1244_p3) + $signed(sext_ln58_19_fu_1284_p1));

assign add_ln82_70_fu_9693_p2 = ($signed(sext_ln82_8_fu_9689_p1) + $signed(add_ln82_69_fu_9618_p2));

assign add_ln82_71_fu_9107_p2 = ($signed(ty_121_cast_fu_9013_p1) + $signed(zext_ln58_13_fu_9049_p1));

assign add_ln82_72_fu_9815_p2 = (trunc_ln72_170_cast_fu_9753_p1 + zext_ln58_14_fu_9767_p1);

assign add_ln82_73_fu_9201_p2 = (ty_63_fu_9125_p3 + zext_ln58_24_fu_9165_p1);

assign add_ln82_74_fu_9905_p2 = ($signed(ty_64_fu_9832_p3) + $signed(sext_ln58_59_fu_9869_p1));

assign add_ln82_75_fu_10010_p2 = ($signed(ty_65_reg_13258) + $signed(sext_ln58_61_fu_9931_p1));

assign add_ln82_76_fu_10719_p2 = ($signed(ty_66_reg_13343) + $signed(sext_ln58_62_fu_10698_p1));

assign add_ln82_77_fu_10125_p2 = ($signed(ty_67_fu_10023_p3) + $signed(sext_ln58_97_fu_10067_p1));

assign add_ln82_78_fu_10784_p2 = ($signed(ty_68_fu_10731_p3) + $signed(sext_ln58_65_fu_10748_p1));

assign add_ln82_79_fu_10251_p2 = ($signed(ty_69_fu_10151_p3) + $signed(sext_ln58_98_fu_10191_p1));

assign add_ln82_7_fu_1410_p2 = ($signed(ty_7_fu_1334_p3) + $signed(sext_ln58_22_fu_1374_p1));

assign add_ln82_80_fu_11415_p2 = ($signed(ty_70_reg_13458) + $signed(sext_ln58_67_fu_11322_p1));

assign add_ln82_81_fu_11452_p2 = (add_ln82_80_fu_11415_p2 + select_ln58_18_fu_11428_p3);

assign add_ln82_82_fu_10954_p2 = ($signed(ty_71_reg_13388) + $signed(sext_ln58_100_fu_10857_p1));

assign add_ln82_83_fu_10997_p2 = (add_ln82_82_fu_10954_p2 + select_ln72_8_fu_10967_p3);

assign add_ln82_84_fu_10448_p2 = ($signed(ty_142_cast_fu_10376_p1) + $signed(zext_ln58_16_fu_10412_p1));

assign add_ln82_85_fu_10542_p2 = (ty_73_fu_10466_p3 + zext_ln58_25_fu_10506_p1);

assign add_ln82_86_fu_11080_p2 = ($signed(ty_74_reg_13425) + $signed(sext_ln58_74_fu_11059_p1));

assign add_ln82_87_fu_11173_p2 = ($signed(ty_75_fu_11093_p3) + $signed(sext_ln58_102_fu_11137_p1));

assign add_ln82_88_fu_11263_p2 = ($signed(ty_76_fu_11187_p3) + $signed(sext_ln58_103_fu_11227_p1));

assign add_ln82_89_fu_11653_p2 = ($signed(ty_77_reg_13496) + $signed(sext_ln58_105_fu_11562_p1));

assign add_ln82_8_fu_1495_p2 = ($signed(ty_8_reg_12195) + $signed(sext_ln58_35_fu_1474_p1));

assign add_ln82_90_fu_11728_p2 = ($signed(sext_ln82_11_fu_11724_p1) + $signed(add_ln82_89_fu_11653_p2));

assign add_ln82_9_fu_1636_p2 = ($signed(ty_9_fu_1507_p3) + $signed(sext_ln58_39_fu_1524_p1));

assign add_ln82_fu_788_p2 = ($signed(ty_cast_fu_716_p1) + $signed(zext_ln58_fu_752_p1));

assign add_ln83_10_fu_10137_p2 = ($signed(tz_74_fu_10093_p2) + $signed(9'd511));

assign add_ln83_11_fu_10829_p2 = ($signed(tz_75_reg_13371) + $signed(9'd511));

assign add_ln83_12_fu_11534_p2 = ($signed(tz_81_reg_13479) + $signed(9'd511));

assign add_ln83_1_fu_2775_p2 = ($signed(tz_20_fu_2755_p2) + $signed(9'd511));

assign add_ln83_2_fu_5114_p2 = ($signed(tz_21_reg_12586) + $signed(9'd511));

assign add_ln83_3_fu_5487_p2 = ($signed(tz_27_reg_12641) + $signed(9'd511));

assign add_ln83_4_fu_4588_p2 = ($signed(tz_38_fu_4544_p2) + $signed(9'd511));

assign add_ln83_5_fu_5787_p2 = ($signed(tz_39_reg_12723) + $signed(9'd511));

assign add_ln83_6_fu_7021_p2 = ($signed(tz_45_reg_12865) + $signed(9'd511));

assign add_ln83_7_fu_7659_p2 = ($signed(tz_56_fu_7615_p2) + $signed(9'd511));

assign add_ln83_8_fu_8426_p2 = ($signed(tz_57_reg_13043) + $signed(9'd511));

assign add_ln83_9_fu_9499_p2 = ($signed(tz_63_reg_13183) + $signed(9'd511));

assign add_ln83_fu_1722_p2 = ($signed(tz_9_reg_12201_pp0_iter8_reg) + $signed(13'd8191));

assign and_ln68_1_fu_4749_p2 = (xor_ln39_1_fu_4744_p2 & d_48_fu_4676_p3);

assign and_ln68_2_fu_7820_p2 = (xor_ln39_2_fu_7815_p2 & d_71_fu_7747_p3);

assign and_ln68_3_fu_10298_p2 = (xor_ln39_3_fu_10293_p2 & d_94_fu_10225_p3);

assign and_ln68_fu_2810_p2 = (xor_ln39_fu_2805_p2 & d_25_fu_2797_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state1_pp0_stage0_iter0 = (1'b1 == 1'b0);

assign ap_block_state27_pp0_stage0_iter26 = (1'b1 == 1'b0);

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27 = ((1'b1 == 1'b0) | (regslice_both_out_imag_U_apdone_blk == 1'b1) | (regslice_both_out_real_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = ((pf_out_real_U_pf_ready == 1'b1) & (pf_out_imag_U_pf_ready == 1'b1));
end

always @ (*) begin
    ap_condition_frp_pvb_no_fwd_prs = ~((in4_imag_TVALID_int_regslice == 1'b0) | (in4_real_TVALID_int_regslice == 1'b0) | (in3_imag_TVALID_int_regslice == 1'b0) | (in3_real_TVALID_int_regslice == 1'b0) | (in2_imag_TVALID_int_regslice == 1'b0) | (in2_real_TVALID_int_regslice == 1'b0) | (in1_imag_TVALID_int_regslice == 1'b0) | (in1_real_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = (1'b1 == ap_CS_fsm_pp0_stage0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign d_100_fu_11051_p3 = tz_79_fu_11046_p2[32'd9];

assign d_101_fu_11119_p3 = tz_80_fu_11109_p2[32'd9];

assign d_102_fu_11209_p3 = tz_81_fu_11203_p2[32'd8];

assign d_103_fu_11555_p3 = ((d_102_reg_13485[0:0] == 1'b1) ? tmp_270_fu_11539_p3 : tmp_271_fu_11547_p3);

assign d_11_fu_1743_p3 = ((d_10_reg_12207_pp0_iter8_reg[0:0] == 1'b1) ? tmp_20_fu_1727_p3 : tmp_21_fu_1735_p3);

assign d_13_fu_2221_p3 = tz_10_fu_2215_p2[32'd9];

assign d_14_fu_2044_p3 = tz_11_fu_2038_p2[32'd8];

assign d_15_fu_2066_p3 = tz_12_fu_2060_p2[32'd8];

assign d_16_fu_2323_p3 = tz_13_fu_2317_p2[32'd9];

assign d_18_fu_2507_p3 = tz_15_fu_2501_p2[32'd9];

assign d_19_fu_2569_p3 = tz_16_fu_2564_p2[32'd8];

assign d_1_fu_660_p3 = tz_fu_654_p2[32'd13];

assign d_20_fu_3524_p3 = tz_17_fu_3519_p2[32'd9];

assign d_21_fu_2719_p3 = tz_18_fu_2713_p2[32'd8];

assign d_22_fu_3618_p3 = tz_19_fu_3608_p2[32'd9];

assign d_23_fu_2761_p3 = tz_20_fu_2755_p2[32'd8];

assign d_24_fu_3774_p3 = tz_21_fu_3768_p2[32'd8];

assign d_25_fu_2797_p3 = ((d_23_fu_2761_p3[0:0] == 1'b1) ? tmp_49_fu_2781_p3 : tmp_50_fu_2789_p3);

assign d_26_fu_5293_p3 = ((d_24_reg_12592[0:0] == 1'b1) ? tmp_57_fu_5277_p3 : tmp_58_fu_5285_p3);

assign d_27_fu_2107_p3 = z_5_fu_2096_p3[32'd8];

assign d_29_fu_2878_p3 = tz_23_fu_2873_p2[32'd9];

assign d_2_fu_734_p3 = tz_1_fu_728_p2[32'd13];

assign d_30_fu_2972_p3 = tz_24_fu_2966_p2[32'd9];

assign d_32_fu_3930_p3 = tz_26_fu_3921_p2[32'd9];

assign d_33_fu_4020_p3 = tz_27_fu_4014_p2[32'd8];

assign d_34_fu_5508_p3 = ((d_33_reg_12647[0:0] == 1'b1) ? tmp_81_fu_5492_p3 : tmp_82_fu_5500_p3);

assign d_36_fu_3138_p3 = tz_28_fu_3132_p2[32'd9];

assign d_37_fu_3155_p3 = tz_29_fu_3149_p2[32'd8];

assign d_38_fu_3177_p3 = tz_30_fu_3171_p2[32'd8];

assign d_39_fu_3251_p3 = tz_31_fu_3245_p2[32'd9];

assign d_3_fu_828_p3 = tz_2_fu_822_p2[32'd13];

assign d_41_fu_3367_p3 = tz_33_fu_3361_p2[32'd9];

assign d_42_fu_4302_p3 = tz_34_fu_4297_p2[32'd8];

assign d_43_fu_4374_p3 = tz_35_fu_4369_p2[32'd9];

assign d_44_fu_4418_p3 = tz_36_fu_4412_p2[32'd8];

assign d_45_fu_4500_p3 = tz_37_fu_4490_p2[32'd9];

assign d_46_fu_4550_p3 = tz_38_fu_4544_p2[32'd8];

assign d_47_fu_4624_p3 = tz_39_fu_4618_p2[32'd8];

assign d_48_fu_4676_p3 = ((d_46_fu_4550_p3[0:0] == 1'b1) ? tmp_112_fu_4660_p3 : tmp_113_fu_4668_p3);

assign d_49_fu_5808_p3 = ((d_47_reg_12729[0:0] == 1'b1) ? tmp_120_fu_5792_p3 : tmp_121_fu_5800_p3);

assign d_4_fu_936_p3 = tz_3_fu_931_p2[32'd13];

assign d_51_fu_4771_p3 = tz_40_fu_4765_p2[32'd9];

assign d_52_fu_4845_p3 = tz_41_fu_4839_p2[32'd9];

assign d_53_fu_4939_p3 = tz_42_fu_4933_p2[32'd9];

assign d_54_fu_6009_p3 = tz_43_fu_6004_p2[32'd9];

assign d_55_fu_6077_p3 = tz_44_fu_6067_p2[32'd9];

assign d_56_fu_6167_p3 = tz_45_fu_6161_p2[32'd8];

assign d_57_fu_7042_p3 = ((d_56_reg_12871[0:0] == 1'b1) ? tmp_144_fu_7026_p3 : tmp_145_fu_7034_p3);

assign d_59_fu_6279_p3 = tz_46_fu_6273_p2[32'd9];

assign d_5_fu_1004_p3 = tz_4_fu_994_p2[32'd13];

assign d_60_fu_6296_p3 = tz_47_fu_6290_p2[32'd8];

assign d_61_fu_6318_p3 = tz_48_fu_6312_p2[32'd8];

assign d_62_fu_6392_p3 = tz_49_fu_6386_p2[32'd9];

assign d_64_fu_6508_p3 = tz_51_fu_6502_p2[32'd9];

assign d_65_fu_7373_p3 = tz_52_fu_7368_p2[32'd8];

assign d_66_fu_7445_p3 = tz_53_fu_7440_p2[32'd9];

assign d_67_fu_7489_p3 = tz_54_fu_7483_p2[32'd8];

assign d_68_fu_7571_p3 = tz_55_fu_7561_p2[32'd9];

assign d_69_fu_7621_p3 = tz_56_fu_7615_p2[32'd8];

assign d_6_fu_1094_p3 = tz_5_fu_1088_p2[32'd12];

assign d_70_fu_7695_p3 = tz_57_fu_7689_p2[32'd8];

assign d_71_fu_7747_p3 = ((d_69_fu_7621_p3[0:0] == 1'b1) ? tmp_175_fu_7731_p3 : tmp_176_fu_7739_p3);

assign d_72_fu_8447_p3 = ((d_70_reg_13049[0:0] == 1'b1) ? tmp_183_fu_8431_p3 : tmp_184_fu_8439_p3);

assign d_74_fu_7842_p3 = tz_58_fu_7836_p2[32'd9];

assign d_75_fu_7916_p3 = tz_59_fu_7910_p2[32'd9];

assign d_76_fu_8010_p3 = tz_60_fu_8004_p2[32'd9];

assign d_77_fu_8648_p3 = tz_61_fu_8643_p2[32'd9];

assign d_78_fu_8716_p3 = tz_62_fu_8706_p2[32'd9];

assign d_79_fu_8806_p3 = tz_63_fu_8800_p2[32'd8];

assign d_7_fu_1202_p3 = tz_6_fu_1197_p2[32'd12];

assign d_80_fu_9520_p3 = ((d_79_reg_13189[0:0] == 1'b1) ? tmp_207_fu_9504_p3 : tmp_208_fu_9512_p3);

assign d_82_fu_8918_p3 = tz_64_fu_8912_p2[32'd9];

assign d_83_fu_8935_p3 = tz_65_fu_8929_p2[32'd8];

assign d_84_fu_8957_p3 = tz_66_fu_8951_p2[32'd8];

assign d_85_fu_9031_p3 = tz_67_fu_9025_p2[32'd9];

assign d_87_fu_9147_p3 = tz_69_fu_9141_p2[32'd9];

assign d_88_fu_9851_p3 = tz_70_fu_9846_p2[32'd8];

assign d_89_fu_9923_p3 = tz_71_fu_9918_p2[32'd9];

assign d_8_fu_1266_p3 = tz_7_fu_1260_p2[32'd12];

assign d_90_fu_9967_p3 = tz_72_fu_9961_p2[32'd8];

assign d_91_fu_10049_p3 = tz_73_fu_10039_p2[32'd9];

assign d_92_fu_10099_p3 = tz_74_fu_10093_p2[32'd8];

assign d_93_fu_10173_p3 = tz_75_fu_10167_p2[32'd8];

assign d_94_fu_10225_p3 = ((d_92_fu_10099_p3[0:0] == 1'b1) ? tmp_238_fu_10209_p3 : tmp_239_fu_10217_p3);

assign d_95_fu_10850_p3 = ((d_93_reg_13377[0:0] == 1'b1) ? tmp_246_fu_10834_p3 : tmp_247_fu_10842_p3);

assign d_97_fu_10320_p3 = tz_76_fu_10314_p2[32'd9];

assign d_98_fu_10394_p3 = tz_77_fu_10388_p2[32'd9];

assign d_99_fu_10488_p3 = tz_78_fu_10482_p2[32'd9];

assign d_9_fu_1356_p3 = tz_8_fu_1350_p2[32'd12];

assign grp_fu_11897_p0 = 14'd3517;

assign grp_fu_11897_p1 = grp_fu_11897_p10;

assign grp_fu_11897_p10 = kint_fu_539_p4;

assign grp_fu_11897_p2 = {{trunc_ln42_reg_12083_pp0_iter2_reg}, {5'd0}};

assign grp_fu_11907_p1 = sext_ln89_1_fu_8178_p1;

assign grp_fu_11914_p1 = sext_ln89_1_fu_8178_p1;

assign grp_fu_11921_p0 = sext_ln90_fu_9265_p1;

assign grp_fu_11929_p0 = sext_ln90_fu_9265_p1;

assign grp_fu_11937_p0 = sext_ln90_2_fu_10584_p1;

assign grp_fu_11937_p1 = sext_ln90_3_reg_13305;

assign grp_fu_11944_p0 = sext_ln90_2_fu_10584_p1;

assign grp_fu_11944_p1 = sext_ln90_1_reg_13299;

assign grp_fu_11951_p0 = sext_ln91_fu_11305_p1;

assign grp_fu_11959_p0 = sext_ln91_fu_11305_p1;

assign grp_fu_11967_p0 = sext_ln91_2_fu_11742_p1;

assign grp_fu_11967_p1 = sext_ln91_3_reg_13529;

assign grp_fu_11974_p0 = sext_ln91_2_fu_11742_p1;

assign grp_fu_11974_p1 = sext_ln91_1_reg_13523;

assign grp_fu_11981_p0 = sext_ln92_fu_11856_p1;

assign grp_fu_11989_p0 = sext_ln92_fu_11856_p1;

assign grp_fu_11997_p0 = sext_ln92_2_fu_11873_p1;

assign grp_fu_11997_p1 = sext_ln92_3_reg_13599;

assign grp_fu_12005_p0 = sext_ln92_2_fu_11873_p1;

assign grp_fu_12005_p1 = sext_ln92_1_reg_13593;

assign icmp_ln225_1_fu_617_p2 = ((k_reg_12088_pp0_iter3_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_612_p2 = ((k_reg_12088_pp0_iter3_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln248_1_fu_1787_p2 = ((k_reg_12088_pp0_iter8_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_1782_p2 = ((k_reg_12088_pp0_iter8_reg == 2'd0) ? 1'b1 : 1'b0);

assign in1_imag_TDATA_blk_n = 1'b1;

assign in1_imag_TREADY = regslice_both_in1_imag_U_ack_in;

assign in1_real_TDATA_blk_n = 1'b1;

assign in1_real_TREADY = regslice_both_in1_real_U_ack_in;

assign in2_imag_TDATA_blk_n = 1'b1;

assign in2_imag_TREADY = regslice_both_in2_imag_U_ack_in;

assign in2_real_TDATA_blk_n = 1'b1;

assign in2_real_TREADY = regslice_both_in2_real_U_ack_in;

assign in3_imag_TDATA_blk_n = 1'b1;

assign in3_imag_TREADY = regslice_both_in3_imag_U_ack_in;

assign in3_real_TDATA_blk_n = 1'b1;

assign in3_real_TREADY = regslice_both_in3_real_U_ack_in;

assign in4_imag_TDATA_blk_n = 1'b1;

assign in4_imag_TREADY = regslice_both_in4_imag_U_ack_in;

assign in4_real_TDATA_blk_n = 1'b1;

assign in4_real_TREADY = regslice_both_in4_real_U_ack_in;

assign inabs_1_fu_1906_p3 = ((sign0_1_fu_1896_p2[0:0] == 1'b1) ? trunc_ln3_reg_12249 : sub_ln211_1_fu_1901_p2);

assign inabs_2_fu_1941_p3 = ((sign0_2_fu_1931_p2[0:0] == 1'b1) ? trunc_ln13_2_reg_12256 : sub_ln211_2_fu_1936_p2);

assign inabs_3_fu_3487_p3 = ((sign0_3_fu_3477_p2[0:0] == 1'b1) ? trunc_ln13_4_reg_12263_pp0_iter13_reg : sub_ln211_3_fu_3482_p2);

assign inabs_4_fu_6628_p3 = ((sign0_4_fu_6618_p2[0:0] == 1'b1) ? trunc_ln13_6_reg_12270_pp0_iter15_reg : sub_ln211_4_fu_6623_p2);

assign inabs_fu_518_p3 = ((sign0_fu_506_p2[0:0] == 1'b1) ? phi : sub_ln211_fu_512_p2);

assign kint_fu_539_p4 = {{mul_ln38_fu_533_p2[28:25]}};

assign mul_ln13_2_fu_490_p0 = sext_ln13_3_fu_1833_p1;

assign mul_ln13_3_fu_494_p0 = sext_ln13_3_fu_1833_p1;

assign mul_ln13_4_fu_498_p0 = sext_ln13_3_fu_1833_p1;

assign mul_ln13_5_fu_502_p0 = sext_ln13_3_fu_1833_p1;

assign mul_ln13_fu_1711_p1 = 32'd4294946767;

assign mul_ln38_1_fu_1917_p0 = mul_ln38_1_fu_1917_p00;

assign mul_ln38_1_fu_1917_p00 = inabs_1_fu_1906_p3;

assign mul_ln38_1_fu_1917_p1 = 18'd651;

assign mul_ln38_2_fu_1952_p0 = mul_ln38_2_fu_1952_p00;

assign mul_ln38_2_fu_1952_p00 = inabs_2_fu_1941_p3;

assign mul_ln38_2_fu_1952_p1 = 18'd651;

assign mul_ln38_3_fu_3498_p0 = mul_ln38_3_fu_3498_p00;

assign mul_ln38_3_fu_3498_p00 = inabs_3_fu_3487_p3;

assign mul_ln38_3_fu_3498_p1 = 18'd651;

assign mul_ln38_4_fu_6639_p0 = mul_ln38_4_fu_6639_p00;

assign mul_ln38_4_fu_6639_p00 = inabs_4_fu_6628_p3;

assign mul_ln38_4_fu_6639_p1 = 18'd651;

assign mul_ln38_fu_533_p0 = mul_ln38_fu_533_p00;

assign mul_ln38_fu_533_p00 = inabs_reg_12078;

assign mul_ln38_fu_533_p1 = 29'd83443;

assign mul_ln89_1_fu_9260_p0 = sext_ln89_2_reg_13145;

assign mul_ln89_1_fu_9260_p1 = sext_ln89_3_fu_9257_p1;

assign mul_ln94_fu_9275_p0 = sext_ln89_reg_13133;

assign mul_ln94_fu_9275_p1 = sext_ln89_3_fu_9257_p1;

assign or_ln225_fu_622_p2 = (icmp_ln225_fu_612_p2 | icmp_ln225_1_fu_617_p2);

assign out_imag_TDATA = pf_out_imag_U_data_out;

assign out_imag_TDATA_blk_n = 1'b1;

assign out_real_TDATA = pf_out_real_U_data_out;

assign out_real_TDATA_blk_n = 1'b1;

assign outcos_10_fu_11492_p4 = ($signed(sext_ln76_15_fu_11400_p1) + $signed(add_ln76_76_fu_11328_p2));

assign outcos_10_fu_11492_p6 = (sub_ln81_80_fu_11466_p2 - select_ln81_19_fu_11472_p3);

assign outcos_10_fu_11492_p7 = 'bx;

assign outcos_10_fu_11492_p8 = {{kint_4_reg_12980_pp0_iter20_reg}, {and_ln68_3_reg_13404_pp0_iter20_reg}};

assign outcos_2_fu_1801_p10 = {{{icmp_ln248_fu_1782_p2}, {icmp_ln225_1_reg_12106_pp0_iter8_reg}}, {icmp_ln248_1_fu_1787_p2}};

assign outcos_2_fu_1801_p2 = {{tx_83_fu_1750_p3[12:3]}};

assign outcos_2_fu_1801_p4 = {{sub_ln254_fu_1766_p2[12:3]}};

assign outcos_2_fu_1801_p6 = {{sub_ln254_fu_1766_p2[12:3]}};

assign outcos_2_fu_1801_p8 = {{tx_83_fu_1750_p3[12:3]}};

assign outcos_2_fu_1801_p9 = 'bx;

assign outcos_3_fu_5476_p2 = (9'd0 - tx_84_fu_5468_p3);

assign outcos_4_fu_6659_p7 = 'bx;

assign outcos_4_fu_6659_p8 = {{kint_1_reg_12287_pp0_iter16_reg}, {and_ln68_reg_12459_pp0_iter16_reg}};

assign outcos_5_fu_5991_p2 = (9'd0 - tx_85_fu_5983_p3);

assign outcos_6_fu_6979_p4 = ($signed(sext_ln76_7_fu_6887_p1) + $signed(add_ln76_38_fu_6815_p2));

assign outcos_6_fu_6979_p6 = (sub_ln81_40_fu_6953_p2 - select_ln81_13_fu_6959_p3);

assign outcos_6_fu_6979_p7 = 'bx;

assign outcos_6_fu_6979_p8 = {{kint_2_reg_12305_pp0_iter16_reg}, {and_ln68_1_reg_12756_pp0_iter16_reg}};

assign outcos_7_fu_8630_p2 = (9'd0 - tx_86_fu_8622_p3);

assign outcos_8_fu_9457_p4 = ($signed(sext_ln76_11_fu_9365_p1) + $signed(add_ln76_57_fu_9293_p2));

assign outcos_8_fu_9457_p6 = (sub_ln81_60_fu_9431_p2 - select_ln81_16_fu_9437_p3);

assign outcos_8_fu_9457_p7 = 'bx;

assign outcos_8_fu_9457_p8 = {{kint_3_reg_12578_pp0_iter18_reg}, {and_ln68_2_reg_13076_pp0_iter18_reg}};

assign outcos_9_fu_11033_p2 = (9'd0 - tx_87_fu_11025_p3);

assign outsin_10_fu_11789_p2 = (9'd0 - outsin_9_reg_13555);

assign outsin_11_fu_11794_p3 = ((sign0_4_reg_12970_pp0_iter21_reg[0:0] == 1'b1) ? outsin_9_reg_13555 : outsin_10_fu_11789_p2);

assign outsin_1_fu_5650_p2 = (9'd0 - outsin_fu_5642_p3);

assign outsin_2_fu_6740_p3 = ((sign0_1_reg_12277_pp0_iter16_reg[0:0] == 1'b1) ? outsin_reg_12828 : outsin_1_reg_12833);

assign outsin_3_fu_7221_p3 = ((d_57_fu_7042_p3[0:0] == 1'b1) ? sub_ln77_52_fu_7129_p2 : add_ln82_50_fu_7215_p2);

assign outsin_4_fu_8228_p2 = (9'd0 - outsin_3_reg_13003);

assign outsin_5_fu_8233_p3 = ((sign0_2_reg_12295_pp0_iter17_reg[0:0] == 1'b1) ? outsin_3_reg_13003 : outsin_4_fu_8228_p2);

assign outsin_6_fu_9699_p3 = ((d_80_fu_9520_p3[0:0] == 1'b1) ? sub_ln77_73_fu_9607_p2 : add_ln82_70_fu_9693_p2);

assign outsin_7_fu_10631_p2 = (9'd0 - outsin_6_reg_13331);

assign outsin_8_fu_10636_p3 = ((sign0_3_reg_12568_pp0_iter19_reg[0:0] == 1'b1) ? outsin_6_reg_13331 : outsin_7_fu_10631_p2);

assign outsin_9_fu_11734_p3 = ((d_103_fu_11555_p3[0:0] == 1'b1) ? sub_ln77_94_fu_11642_p2 : add_ln82_90_fu_11728_p2);

assign outsin_fu_5642_p3 = ((d_34_fu_5508_p3[0:0] == 1'b1) ? sub_ln77_31_fu_5567_p2 : add_ln82_30_fu_5636_p2);

assign p_0_fu_11887_p1 = grp_fu_12005_p3;

assign p_s_fu_11877_p1 = grp_fu_11997_p3;

assign pf_out_imag_U_frpsig_data_in = {{p_0_fu_11887_p1[30:15]}};

assign pf_out_real_U_frpsig_data_in = {{p_s_fu_11877_p1[30:15]}};

assign pf_sync_continue = pf_all_done;

assign r_1_fu_1986_p4 = {{sub_ln42_fu_1980_p2[9:1]}};

assign r_2_fu_2157_p4 = {{sub_ln42_1_fu_2151_p2[9:1]}};

assign r_3_fu_5055_p4 = {{sub_ln42_2_fu_5049_p2[9:1]}};

assign r_4_fu_8126_p4 = {{sub_ln42_3_fu_8120_p2[9:1]}};

assign r_fu_570_p4 = {{grp_fu_11897_p3[13:1]}};

assign regslice_both_out_imag_U_apdone_blk = 1'b0;

assign regslice_both_out_real_U_apdone_blk = 1'b0;

assign select_ln13_1_fu_8213_p3 = ((tmp_130_reg_12993[0:0] == 1'b1) ? sub_ln13_3_fu_8204_p2 : sext_ln13_9_fu_8210_p1);

assign select_ln13_2_fu_10616_p3 = ((tmp_193_reg_13321[0:0] == 1'b1) ? sub_ln13_5_fu_10607_p2 : sext_ln13_12_fu_10613_p1);

assign select_ln13_3_fu_11774_p3 = ((tmp_256_reg_13545[0:0] == 1'b1) ? sub_ln13_7_fu_11765_p2 : sext_ln13_15_fu_11771_p1);

assign select_ln13_fu_6724_p3 = ((tmp_67_fu_6676_p3[0:0] == 1'b1) ? sub_ln13_1_fu_6704_p2 : sext_ln13_6_fu_6720_p1);

assign select_ln14_1_fu_8287_p3 = ((tmp_154_fu_8239_p3[0:0] == 1'b1) ? sub_ln14_3_fu_8267_p2 : sext_ln14_3_fu_8283_p1);

assign select_ln14_2_fu_10690_p3 = ((tmp_217_fu_10642_p3[0:0] == 1'b1) ? sub_ln14_5_fu_10670_p2 : sext_ln14_5_fu_10686_p1);

assign select_ln14_3_fu_11848_p3 = ((tmp_280_fu_11800_p3[0:0] == 1'b1) ? sub_ln14_7_fu_11828_p2 : sext_ln14_7_fu_11844_p1);

assign select_ln14_fu_6793_p3 = ((tmp_91_fu_6745_p3[0:0] == 1'b1) ? sub_ln14_1_fu_6773_p2 : sext_ln14_1_fu_6789_p1);

assign select_ln42_1_fu_2144_p3 = ((kint_2_reg_12305[0:0] == 1'b1) ? 10'd804 : 10'd0);

assign select_ln42_2_fu_5042_p3 = ((kint_3_reg_12578[0:0] == 1'b1) ? 10'd804 : 10'd0);

assign select_ln42_3_fu_8113_p3 = ((kint_4_reg_12980[0:0] == 1'b1) ? 10'd804 : 10'd0);

assign select_ln42_fu_1973_p3 = ((kint_1_reg_12287[0:0] == 1'b1) ? 10'd804 : 10'd0);

assign select_ln58_10_fu_5941_p3 = ((tmp_128_fu_5933_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_11_fu_7081_p3 = ((tmp_149_fu_7073_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_12_fu_9311_p3 = ((tmp_177_fu_9303_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_13_fu_9393_p3 = ((tmp_180_fu_9385_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_14_fu_8478_p3 = ((tmp_187_fu_8470_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_15_fu_8580_p3 = ((tmp_191_fu_8572_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_16_fu_9559_p3 = ((tmp_212_fu_9551_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_17_fu_11346_p3 = ((tmp_240_fu_11338_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_18_fu_11428_p3 = ((tmp_243_fu_11420_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_19_fu_10881_p3 = ((tmp_250_fu_10873_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_1_fu_1666_p3 = ((tmp_28_fu_1658_p3[0:0] == 1'b1) ? 13'd8191 : 13'd0);

assign select_ln58_20_fu_10983_p3 = ((tmp_254_fu_10975_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_21_fu_11594_p3 = ((tmp_275_fu_11586_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_2_fu_5137_p3 = ((tmp_51_fu_5129_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_3_fu_5219_p3 = ((tmp_54_fu_5211_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_4_fu_5324_p3 = ((tmp_61_fu_5316_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_5_fu_5426_p3 = ((tmp_65_fu_5418_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_6_fu_5522_p3 = ((tmp_86_fu_5515_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_7_fu_6833_p3 = ((tmp_114_fu_6825_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_8_fu_6915_p3 = ((tmp_117_fu_6907_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_9_fu_5839_p3 = ((tmp_124_fu_5831_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln58_fu_1562_p3 = ((tmp_24_fu_1554_p3[0:0] == 1'b1) ? 13'd8191 : 13'd0);

assign select_ln72_2_fu_5410_p3 = ((tmp_64_fu_5402_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln72_4_fu_5925_p3 = ((tmp_127_fu_5917_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln72_6_fu_8564_p3 = ((tmp_190_fu_8556_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln72_8_fu_10967_p3 = ((tmp_253_fu_10959_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln72_fu_1650_p3 = ((tmp_27_fu_1642_p3[0:0] == 1'b1) ? 13'd8191 : 13'd0);

assign select_ln75_10_fu_8905_p3 = ((d_81_reg_13119[0:0] == 1'b1) ? 10'd100 : 10'd924);

assign select_ln75_11_fu_8943_p3 = ((d_83_fu_8935_p3[0:0] == 1'b1) ? 9'd471 : 9'd353);

assign select_ln75_12_fu_10307_p3 = ((d_96_reg_13279[0:0] == 1'b1) ? 10'd100 : 10'd924);

assign select_ln75_1_fu_2208_p3 = ((d_12_reg_12318[0:0] == 1'b1) ? 10'd100 : 10'd924);

assign select_ln75_2_fu_2052_p3 = ((d_14_fu_2044_p3[0:0] == 1'b1) ? 9'd471 : 9'd353);

assign select_ln75_3_fu_2115_p3 = ((d_27_fu_2107_p3[0:0] == 1'b1) ? 10'd100 : 10'd924);

assign select_ln75_4_fu_3125_p3 = ((d_35_reg_12379[0:0] == 1'b1) ? 10'd100 : 10'd924);

assign select_ln75_5_fu_3163_p3 = ((d_37_fu_3155_p3[0:0] == 1'b1) ? 9'd471 : 9'd353);

assign select_ln75_6_fu_4758_p3 = ((d_50_reg_12559[0:0] == 1'b1) ? 10'd100 : 10'd924);

assign select_ln75_7_fu_6266_p3 = ((d_58_reg_12799[0:0] == 1'b1) ? 10'd100 : 10'd924);

assign select_ln75_8_fu_6304_p3 = ((d_60_fu_6296_p3[0:0] == 1'b1) ? 9'd471 : 9'd353);

assign select_ln75_9_fu_7829_p3 = ((d_73_reg_12961[0:0] == 1'b1) ? 10'd100 : 10'd924);

assign select_ln75_fu_647_p3 = ((d_reg_12116[0:0] == 1'b1) ? 14'd1608 : 14'd14776);

assign select_ln76_10_fu_6879_p3 = ((tmp_116_fu_6855_p3[0:0] == 1'b1) ? select_ln76_8_fu_6863_p3 : select_ln76_28_fu_6871_p3);

assign select_ln76_11_fu_6326_p3 = ((d_58_reg_12799[0:0] == 1'b1) ? 7'd38 : 7'd115);

assign select_ln76_12_fu_7229_p3 = ((d_60_reg_12898[0:0] == 1'b1) ? 7'd124 : 7'd67);

assign select_ln76_13_fu_9341_p3 = ((tmp_178_fu_9319_p3[0:0] == 1'b1) ? 2'd2 : 2'd3);

assign select_ln76_14_fu_7850_p3 = ((d_73_reg_12961[0:0] == 1'b1) ? 7'd38 : 7'd115);

assign select_ln76_15_fu_9357_p3 = ((tmp_179_fu_9333_p3[0:0] == 1'b1) ? select_ln76_13_fu_9341_p3 : select_ln76_32_fu_9349_p3);

assign select_ln76_16_fu_8965_p3 = ((d_81_reg_13119[0:0] == 1'b1) ? 7'd38 : 7'd115);

assign select_ln76_17_fu_9707_p3 = ((d_83_reg_13216[0:0] == 1'b1) ? 7'd124 : 7'd67);

assign select_ln76_18_fu_11376_p3 = ((tmp_241_fu_11354_p3[0:0] == 1'b1) ? 2'd2 : 2'd3);

assign select_ln76_19_fu_10328_p3 = ((d_96_reg_13279[0:0] == 1'b1) ? 7'd38 : 7'd115);

assign select_ln76_1_fu_2229_p3 = ((d_12_reg_12318[0:0] == 1'b1) ? 7'd38 : 7'd115);

assign select_ln76_20_fu_11392_p3 = ((tmp_242_fu_11368_p3[0:0] == 1'b1) ? select_ln76_18_fu_11376_p3 : select_ln76_36_fu_11384_p3);

assign select_ln76_21_fu_1596_p3 = ((tmp_25_fu_1570_p3[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln76_22_fu_1604_p3 = ((tmp_25_fu_1570_p3[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign select_ln76_23_fu_1612_p3 = ((tmp_26_fu_1588_p3[0:0] == 1'b1) ? select_ln76_21_fu_1596_p3 : select_ln76_22_fu_1604_p3);

assign select_ln76_24_fu_5175_p3 = ((tmp_52_fu_5145_p3[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln76_25_fu_5358_p3 = ((tmp_62_fu_5332_p3[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln76_26_fu_5366_p3 = ((tmp_62_fu_5332_p3[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign select_ln76_27_fu_5374_p3 = ((tmp_63_fu_5350_p3[0:0] == 1'b1) ? select_ln76_25_fu_5358_p3 : select_ln76_26_fu_5366_p3);

assign select_ln76_28_fu_6871_p3 = ((tmp_115_fu_6841_p3[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln76_29_fu_5873_p3 = ((tmp_125_fu_5847_p3[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln76_2_fu_2257_p3 = ((d_14_reg_12327[0:0] == 1'b1) ? 7'd124 : 7'd67);

assign select_ln76_30_fu_5881_p3 = ((tmp_125_fu_5847_p3[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign select_ln76_31_fu_5889_p3 = ((tmp_126_fu_5865_p3[0:0] == 1'b1) ? select_ln76_29_fu_5873_p3 : select_ln76_30_fu_5881_p3);

assign select_ln76_32_fu_9349_p3 = ((tmp_178_fu_9319_p3[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln76_33_fu_8512_p3 = ((tmp_188_fu_8486_p3[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln76_34_fu_8520_p3 = ((tmp_188_fu_8486_p3[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign select_ln76_35_fu_8528_p3 = ((tmp_189_fu_8504_p3[0:0] == 1'b1) ? select_ln76_33_fu_8512_p3 : select_ln76_34_fu_8520_p3);

assign select_ln76_36_fu_11384_p3 = ((tmp_241_fu_11354_p3[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln76_37_fu_10915_p3 = ((tmp_251_fu_10889_p3[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln76_38_fu_10923_p3 = ((tmp_251_fu_10889_p3[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign select_ln76_39_fu_10931_p3 = ((tmp_252_fu_10907_p3[0:0] == 1'b1) ? select_ln76_37_fu_10915_p3 : select_ln76_38_fu_10923_p3);

assign select_ln76_3_fu_5167_p3 = ((tmp_52_fu_5145_p3[0:0] == 1'b1) ? 2'd2 : 2'd3);

assign select_ln76_4_fu_2816_p3 = ((d_27_reg_12353[0:0] == 1'b1) ? 7'd38 : 7'd115);

assign select_ln76_5_fu_5183_p3 = ((tmp_53_fu_5159_p3[0:0] == 1'b1) ? select_ln76_3_fu_5167_p3 : select_ln76_24_fu_5175_p3);

assign select_ln76_6_fu_3185_p3 = ((d_35_reg_12379[0:0] == 1'b1) ? 7'd38 : 7'd115);

assign select_ln76_7_fu_4158_p3 = ((d_37_reg_12496[0:0] == 1'b1) ? 7'd124 : 7'd67);

assign select_ln76_8_fu_6863_p3 = ((tmp_115_fu_6841_p3[0:0] == 1'b1) ? 2'd2 : 2'd3);

assign select_ln76_9_fu_4779_p3 = ((d_50_reg_12559[0:0] == 1'b1) ? 7'd38 : 7'd115);

assign select_ln76_fu_668_p3 = ((d_reg_12116[0:0] == 1'b1) ? 11'd621 : 11'd1864);

assign select_ln77_10_fu_5559_p3 = ((tmp_87_fu_5546_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln77_11_fu_7099_p3 = ((tmp_148_fu_7065_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln77_12_fu_7121_p3 = ((tmp_150_fu_7107_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln77_13_fu_9577_p3 = ((tmp_211_fu_9543_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln77_14_fu_9599_p3 = ((tmp_213_fu_9585_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln77_15_fu_11612_p3 = ((tmp_274_fu_11578_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln77_16_fu_11634_p3 = ((tmp_276_fu_11620_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln77_1_fu_2236_p3 = ((d_12_reg_12318[0:0] == 1'b1) ? 8'd141 : 8'd39);

assign select_ln77_2_fu_2823_p3 = ((d_27_reg_12353[0:0] == 1'b1) ? 8'd141 : 8'd39);

assign select_ln77_3_fu_3192_p3 = ((d_35_reg_12379[0:0] == 1'b1) ? 8'd141 : 8'd39);

assign select_ln77_4_fu_4786_p3 = ((d_50_reg_12559[0:0] == 1'b1) ? 8'd141 : 8'd39);

assign select_ln77_5_fu_6333_p3 = ((d_58_reg_12799[0:0] == 1'b1) ? 8'd141 : 8'd39);

assign select_ln77_6_fu_7857_p3 = ((d_73_reg_12961[0:0] == 1'b1) ? 8'd141 : 8'd39);

assign select_ln77_7_fu_8972_p3 = ((d_81_reg_13119[0:0] == 1'b1) ? 8'd141 : 8'd39);

assign select_ln77_8_fu_10335_p3 = ((d_96_reg_13279[0:0] == 1'b1) ? 8'd141 : 8'd39);

assign select_ln77_9_fu_5539_p3 = ((tmp_85_reg_12673[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln77_fu_675_p3 = ((d_reg_12116[0:0] == 1'b1) ? 12'd2232 : 12'd622);

assign select_ln81_10_fu_5263_p3 = ((tmp_56_fu_5249_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_11_fu_5585_p3 = ((tmp_89_fu_5577_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_12_fu_6931_p3 = ((tmp_118_fu_6923_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_13_fu_6959_p3 = ((tmp_119_fu_6945_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_14_fu_7161_p3 = ((tmp_152_fu_7153_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_15_fu_9409_p3 = ((tmp_181_fu_9401_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_16_fu_9437_p3 = ((tmp_182_fu_9423_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_17_fu_9639_p3 = ((tmp_215_fu_9631_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_18_fu_11444_p3 = ((tmp_244_fu_11436_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_19_fu_11472_p3 = ((tmp_245_fu_11458_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_1_fu_2243_p3 = ((d_12_reg_12318[0:0] == 1'b1) ? 7'd116 : 7'd39);

assign select_ln81_20_fu_11674_p3 = ((tmp_278_fu_11666_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_2_fu_2830_p3 = ((d_27_reg_12353[0:0] == 1'b1) ? 7'd116 : 7'd39);

assign select_ln81_3_fu_3199_p3 = ((d_35_reg_12379[0:0] == 1'b1) ? 7'd116 : 7'd39);

assign select_ln81_4_fu_4793_p3 = ((d_50_reg_12559[0:0] == 1'b1) ? 7'd116 : 7'd39);

assign select_ln81_5_fu_6340_p3 = ((d_58_reg_12799[0:0] == 1'b1) ? 7'd116 : 7'd39);

assign select_ln81_6_fu_7864_p3 = ((d_73_reg_12961[0:0] == 1'b1) ? 7'd116 : 7'd39);

assign select_ln81_7_fu_8979_p3 = ((d_81_reg_13119[0:0] == 1'b1) ? 7'd116 : 7'd39);

assign select_ln81_8_fu_10342_p3 = ((d_96_reg_13279[0:0] == 1'b1) ? 7'd116 : 7'd39);

assign select_ln81_9_fu_5235_p3 = ((tmp_55_fu_5227_p3[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln81_fu_682_p3 = ((d_reg_12116[0:0] == 1'b1) ? 11'd1865 : 11'd622);

assign select_ln82_10_fu_5610_p3 = ((tmp_88_reg_12683[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln82_11_fu_7250_p3 = ((d_60_reg_12898[0:0] == 1'b1) ? 7'd67 : 7'd124);

assign select_ln82_12_fu_7871_p3 = ((d_73_reg_12961[0:0] == 1'b1) ? 8'd217 : 8'd115);

assign select_ln82_13_fu_8986_p3 = ((d_81_reg_13119[0:0] == 1'b1) ? 8'd217 : 8'd115);

assign select_ln82_14_fu_5617_p3 = ((tmp_88_reg_12683[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign select_ln82_15_fu_9728_p3 = ((d_83_reg_13216[0:0] == 1'b1) ? 7'd67 : 7'd124);

assign select_ln82_16_fu_10349_p3 = ((d_96_reg_13279[0:0] == 1'b1) ? 8'd217 : 8'd115);

assign select_ln82_17_fu_5624_p3 = ((tmp_90_fu_5602_p3[0:0] == 1'b1) ? select_ln82_10_fu_5610_p3 : select_ln82_14_fu_5617_p3);

assign select_ln82_18_fu_4165_p3 = ((d_37_reg_12496[0:0] == 1'b1) ? 7'd11 : 7'd106);

assign select_ln82_19_fu_4172_p3 = ((d_37_reg_12496[0:0] == 1'b1) ? 7'd106 : 7'd11);

assign select_ln82_1_fu_2250_p3 = ((d_12_reg_12318[0:0] == 1'b1) ? 8'd217 : 8'd115);

assign select_ln82_20_fu_7187_p3 = ((tmp_151_fu_7145_p3[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln82_21_fu_7195_p3 = ((tmp_151_fu_7145_p3[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign select_ln82_22_fu_7203_p3 = ((tmp_153_fu_7179_p3[0:0] == 1'b1) ? select_ln82_20_fu_7187_p3 : select_ln82_21_fu_7195_p3);

assign select_ln82_23_fu_7236_p3 = ((d_60_reg_12898[0:0] == 1'b1) ? 7'd11 : 7'd106);

assign select_ln82_24_fu_7243_p3 = ((d_60_reg_12898[0:0] == 1'b1) ? 7'd106 : 7'd11);

assign select_ln82_25_fu_9665_p3 = ((tmp_214_fu_9623_p3[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln82_26_fu_9673_p3 = ((tmp_214_fu_9623_p3[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign select_ln82_27_fu_9681_p3 = ((tmp_216_fu_9657_p3[0:0] == 1'b1) ? select_ln82_25_fu_9665_p3 : select_ln82_26_fu_9673_p3);

assign select_ln82_28_fu_9714_p3 = ((d_83_reg_13216[0:0] == 1'b1) ? 7'd11 : 7'd106);

assign select_ln82_29_fu_9721_p3 = ((d_83_reg_13216[0:0] == 1'b1) ? 7'd106 : 7'd11);

assign select_ln82_2_fu_2278_p3 = ((d_14_reg_12327[0:0] == 1'b1) ? 7'd67 : 7'd124);

assign select_ln82_30_fu_11700_p3 = ((tmp_277_fu_11658_p3[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln82_31_fu_11708_p3 = ((tmp_277_fu_11658_p3[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign select_ln82_32_fu_11716_p3 = ((tmp_279_fu_11692_p3[0:0] == 1'b1) ? select_ln82_30_fu_11700_p3 : select_ln82_31_fu_11708_p3);

assign select_ln82_3_fu_2264_p3 = ((d_14_reg_12327[0:0] == 1'b1) ? 7'd11 : 7'd106);

assign select_ln82_4_fu_2837_p3 = ((d_27_reg_12353[0:0] == 1'b1) ? 8'd217 : 8'd115);

assign select_ln82_5_fu_3206_p3 = ((d_35_reg_12379[0:0] == 1'b1) ? 8'd217 : 8'd115);

assign select_ln82_6_fu_2271_p3 = ((d_14_reg_12327[0:0] == 1'b1) ? 7'd106 : 7'd11);

assign select_ln82_7_fu_4179_p3 = ((d_37_reg_12496[0:0] == 1'b1) ? 7'd67 : 7'd124);

assign select_ln82_8_fu_4800_p3 = ((d_50_reg_12559[0:0] == 1'b1) ? 8'd217 : 8'd115);

assign select_ln82_9_fu_6347_p3 = ((d_58_reg_12799[0:0] == 1'b1) ? 8'd217 : 8'd115);

assign select_ln82_fu_689_p3 = ((d_reg_12116[0:0] == 1'b1) ? 12'd3474 : 12'd1864);

assign sext_ln13_11_fu_10603_p1 = $signed(tmp_194_fu_10593_p4);

assign sext_ln13_12_fu_10613_p1 = $signed(trunc_ln13_9_reg_13326);

assign sext_ln13_14_fu_11761_p1 = $signed(tmp_257_fu_11751_p4);

assign sext_ln13_15_fu_11771_p1 = $signed(trunc_ln13_s_reg_13550);

assign sext_ln13_3_fu_1833_p1 = $signed(mul_ln13_1_reg_12244);

assign sext_ln13_5_fu_6700_p1 = $signed(tmp_68_fu_6690_p4);

assign sext_ln13_6_fu_6720_p1 = $signed(trunc_ln13_3_fu_6710_p4);

assign sext_ln13_8_fu_8200_p1 = $signed(tmp_131_fu_8190_p4);

assign sext_ln13_9_fu_8210_p1 = $signed(trunc_ln13_7_reg_12998);

assign sext_ln14_1_fu_6789_p1 = $signed(trunc_ln14_2_fu_6779_p4);

assign sext_ln14_2_fu_8263_p1 = $signed(tmp_155_fu_8253_p4);

assign sext_ln14_3_fu_8283_p1 = $signed(trunc_ln14_5_fu_8273_p4);

assign sext_ln14_4_fu_10666_p1 = $signed(tmp_218_fu_10656_p4);

assign sext_ln14_5_fu_10686_p1 = $signed(trunc_ln14_8_fu_10676_p4);

assign sext_ln14_6_fu_11824_p1 = $signed(tmp_281_fu_11814_p4);

assign sext_ln14_7_fu_11844_p1 = $signed(trunc_ln14_s_fu_11834_p4);

assign sext_ln14_fu_6769_p1 = $signed(tmp_92_fu_6759_p4);

assign sext_ln219_1_fu_2103_p1 = z_5_fu_2096_p3;

assign sext_ln219_2_fu_4755_p1 = z_8_reg_12554;

assign sext_ln219_3_fu_7826_p1 = z_11_reg_12956;

assign sext_ln219_4_fu_10304_p1 = z_14_reg_13274;

assign sext_ln219_fu_644_p1 = z_2_reg_12111;

assign sext_ln228_1_fu_3122_p1 = z_6_reg_12373;

assign sext_ln228_2_fu_6263_p1 = z_9_reg_12793;

assign sext_ln228_3_fu_8902_p1 = z_12_reg_13113;

assign sext_ln228_fu_2205_p1 = z_3_reg_12313;

assign sext_ln58_100_fu_10857_p1 = $signed(tmp_248_reg_13394);

assign sext_ln58_101_fu_10860_p1 = $signed(tmp_249_reg_13399);

assign sext_ln58_102_fu_11137_p1 = $signed(tmp_266_fu_11127_p4);

assign sext_ln58_103_fu_11227_p1 = $signed(tmp_268_fu_11217_p4);

assign sext_ln58_104_fu_11241_p1 = $signed(tmp_269_fu_11231_p4);

assign sext_ln58_105_fu_11562_p1 = $signed(tmp_272_reg_13502);

assign sext_ln58_106_fu_11565_p1 = $signed(tmp_273_reg_13507);

assign sext_ln58_10_fu_1210_p1 = $signed(tmp_9_reg_12179);

assign sext_ln58_11_fu_3678_p1 = $signed(trunc_ln71_3_fu_3668_p4);

assign sext_ln58_12_fu_3692_p1 = $signed(trunc_ln72_4_fu_3682_p4);

assign sext_ln58_13_fu_5103_p1 = $signed(trunc_ln71_4_reg_12609);

assign sext_ln58_14_fu_5106_p1 = $signed(trunc_ln72_10_reg_12614);

assign sext_ln58_17_fu_1213_p1 = $signed(tmp_10_reg_12184);

assign sext_ln58_19_fu_1284_p1 = $signed(tmp_12_fu_1274_p4);

assign sext_ln58_1_fu_1022_p1 = $signed(tmp_4_fu_1012_p4);

assign sext_ln58_20_fu_3080_p1 = $signed(tmp_75_fu_3070_p4);

assign sext_ln58_21_fu_1298_p1 = $signed(tmp_13_fu_1288_p4);

assign sext_ln58_22_fu_1374_p1 = $signed(tmp_15_fu_1364_p4);

assign sext_ln58_23_fu_4320_p1 = $signed(trunc_ln71_s_fu_4310_p4);

assign sext_ln58_24_fu_4334_p1 = $signed(trunc_ln72_17_fu_4324_p4);

assign sext_ln58_25_fu_4382_p1 = $signed(tmp_104_reg_12544);

assign sext_ln58_26_fu_5656_p1 = $signed(trunc_ln71_5_reg_12707);

assign sext_ln58_27_fu_5659_p1 = $signed(trunc_ln72_19_reg_12712);

assign sext_ln58_28_fu_1388_p1 = $signed(tmp_16_fu_1378_p4);

assign sext_ln58_29_fu_5706_p1 = $signed(trunc_ln71_6_fu_5696_p4);

assign sext_ln58_2_fu_1112_p1 = $signed(tmp_6_fu_1102_p4);

assign sext_ln58_30_fu_5720_p1 = $signed(trunc_ln72_21_fu_5710_p4);

assign sext_ln58_31_fu_6809_p1 = $signed(trunc_ln71_7_reg_12850);

assign sext_ln58_32_fu_6812_p1 = $signed(trunc_ln72_22_reg_12855);

assign sext_ln58_35_fu_1474_p1 = $signed(tmp_18_reg_12214);

assign sext_ln58_37_fu_1477_p1 = $signed(tmp_19_reg_12219);

assign sext_ln58_38_fu_6017_p1 = $signed(tmp_138_reg_12783);

assign sext_ln58_39_fu_1524_p1 = $signed(tmp_22_fu_1514_p4);

assign sext_ln58_40_fu_1538_p1 = $signed(tmp_23_fu_1528_p4);

assign sext_ln58_41_fu_7391_p1 = $signed(trunc_ln71_8_fu_7381_p4);

assign sext_ln58_42_fu_7405_p1 = $signed(trunc_ln72_29_fu_7395_p4);

assign sext_ln58_43_fu_7453_p1 = $signed(tmp_167_reg_12946);

assign sext_ln58_44_fu_8295_p1 = $signed(trunc_ln71_9_reg_13027);

assign sext_ln58_45_fu_8298_p1 = $signed(trunc_ln72_31_reg_13032);

assign sext_ln58_46_fu_3636_p1 = $signed(tmp_44_fu_3626_p4);

assign sext_ln58_47_fu_8345_p1 = $signed(trunc_ln71_10_fu_8335_p4);

assign sext_ln58_48_fu_8359_p1 = $signed(trunc_ln72_33_fu_8349_p4);

assign sext_ln58_49_fu_9287_p1 = $signed(trunc_ln71_11_reg_13168);

assign sext_ln58_4_fu_1126_p1 = $signed(tmp_7_fu_1116_p4);

assign sext_ln58_50_fu_9290_p1 = $signed(trunc_ln72_34_reg_13173);

assign sext_ln58_53_fu_3792_p1 = $signed(tmp_47_fu_3782_p4);

assign sext_ln58_55_fu_3806_p1 = $signed(tmp_48_fu_3796_p4);

assign sext_ln58_56_fu_8656_p1 = $signed(tmp_201_reg_13103);

assign sext_ln58_57_fu_5300_p1 = $signed(tmp_59_reg_12631);

assign sext_ln58_58_fu_5303_p1 = $signed(tmp_60_reg_12636);

assign sext_ln58_59_fu_9869_p1 = $signed(trunc_ln71_12_fu_9859_p4);

assign sext_ln58_5_fu_2587_p1 = $signed(trunc_ln71_1_fu_2577_p4);

assign sext_ln58_60_fu_9883_p1 = $signed(trunc_ln72_41_fu_9873_p4);

assign sext_ln58_61_fu_9931_p1 = $signed(tmp_230_reg_13264);

assign sext_ln58_62_fu_10698_p1 = $signed(trunc_ln71_13_reg_13355);

assign sext_ln58_63_fu_10701_p1 = $signed(trunc_ln72_43_reg_13360);

assign sext_ln58_64_fu_3948_p1 = $signed(tmp_77_fu_3938_p4);

assign sext_ln58_65_fu_10748_p1 = $signed(trunc_ln71_14_fu_10738_p4);

assign sext_ln58_66_fu_10762_p1 = $signed(trunc_ln72_45_fu_10752_p4);

assign sext_ln58_67_fu_11322_p1 = $signed(trunc_ln71_15_reg_13464);

assign sext_ln58_68_fu_11325_p1 = $signed(trunc_ln72_46_reg_13469);

assign sext_ln58_6_fu_2601_p1 = $signed(trunc_ln72_7_fu_2591_p4);

assign sext_ln58_71_fu_4038_p1 = $signed(tmp_79_fu_4028_p4);

assign sext_ln58_73_fu_4052_p1 = $signed(tmp_80_fu_4042_p4);

assign sext_ln58_74_fu_11059_p1 = $signed(tmp_264_reg_13431);

assign sext_ln58_75_fu_4106_p1 = $signed(tmp_83_fu_4096_p4);

assign sext_ln58_76_fu_4120_p1 = $signed(tmp_84_fu_4110_p4);

assign sext_ln58_77_fu_4518_p1 = $signed(tmp_107_fu_4508_p4);

assign sext_ln58_78_fu_4642_p1 = $signed(tmp_110_fu_4632_p4);

assign sext_ln58_79_fu_4656_p1 = $signed(tmp_111_fu_4646_p4);

assign sext_ln58_7_fu_3532_p1 = $signed(tmp_41_reg_12415);

assign sext_ln58_80_fu_5815_p1 = $signed(tmp_122_reg_12746);

assign sext_ln58_81_fu_5818_p1 = $signed(tmp_123_reg_12751);

assign sext_ln58_82_fu_6095_p1 = $signed(tmp_140_fu_6085_p4);

assign sext_ln58_83_fu_6185_p1 = $signed(tmp_142_fu_6175_p4);

assign sext_ln58_84_fu_6199_p1 = $signed(tmp_143_fu_6189_p4);

assign sext_ln58_85_fu_7049_p1 = $signed(tmp_146_reg_12888);

assign sext_ln58_86_fu_7052_p1 = $signed(tmp_147_reg_12893);

assign sext_ln58_87_fu_7589_p1 = $signed(tmp_170_fu_7579_p4);

assign sext_ln58_88_fu_7713_p1 = $signed(tmp_173_fu_7703_p4);

assign sext_ln58_89_fu_7727_p1 = $signed(tmp_174_fu_7717_p4);

assign sext_ln58_8_fu_3538_p1 = $signed(trunc_ln71_2_reg_12443);

assign sext_ln58_90_fu_8454_p1 = $signed(tmp_185_reg_13066);

assign sext_ln58_91_fu_8457_p1 = $signed(tmp_186_reg_13071);

assign sext_ln58_92_fu_8734_p1 = $signed(tmp_203_fu_8724_p4);

assign sext_ln58_93_fu_8824_p1 = $signed(tmp_205_fu_8814_p4);

assign sext_ln58_94_fu_8838_p1 = $signed(tmp_206_fu_8828_p4);

assign sext_ln58_95_fu_9527_p1 = $signed(tmp_209_reg_13206);

assign sext_ln58_96_fu_9530_p1 = $signed(tmp_210_reg_13211);

assign sext_ln58_97_fu_10067_p1 = $signed(tmp_233_fu_10057_p4);

assign sext_ln58_98_fu_10191_p1 = $signed(tmp_236_fu_10181_p4);

assign sext_ln58_99_fu_10205_p1 = $signed(tmp_237_fu_10195_p4);

assign sext_ln58_9_fu_3541_p1 = $signed(trunc_ln72_9_reg_12448);

assign sext_ln58_fu_944_p1 = $signed(tmp_2_reg_12147);

assign sext_ln71_1_fu_3283_p1 = $signed(trunc_ln72_15_fu_3273_p4);

assign sext_ln71_2_fu_6424_p1 = $signed(trunc_ln72_27_fu_6414_p4);

assign sext_ln71_3_fu_9063_p1 = $signed(trunc_ln72_39_fu_9053_p4);

assign sext_ln71_fu_2355_p1 = $signed(trunc_ln72_5_fu_2345_p4);

assign sext_ln72_1_fu_5346_p1 = $signed(sub_ln77_22_fu_5340_p2);

assign sext_ln72_2_fu_5861_p1 = $signed(sub_ln77_44_fu_5855_p2);

assign sext_ln72_3_fu_8500_p1 = $signed(sub_ln77_65_fu_8494_p2);

assign sext_ln72_4_fu_10903_p1 = $signed(sub_ln77_86_fu_10897_p2);

assign sext_ln72_fu_1584_p1 = $signed(sub_ln77_10_fu_1578_p2);

assign sext_ln76_10_fu_3004_p1 = $signed(trunc_ln72_12_fu_2994_p4);

assign sext_ln76_11_fu_9365_p1 = $signed(select_ln76_15_fu_9357_p3);

assign sext_ln76_12_fu_3094_p1 = $signed(trunc_ln72_13_fu_3084_p4);

assign sext_ln76_13_fu_8536_p1 = $signed(select_ln76_35_fu_8528_p3);

assign sext_ln76_14_fu_3962_p1 = $signed(trunc_ln72_14_fu_3952_p4);

assign sext_ln76_15_fu_11400_p1 = $signed(select_ln76_20_fu_11392_p3);

assign sext_ln76_16_fu_4877_p1 = $signed(trunc_ln72_23_fu_4867_p4);

assign sext_ln76_17_fu_10939_p1 = $signed(select_ln76_39_fu_10931_p3);

assign sext_ln76_18_fu_4971_p1 = $signed(trunc_ln72_24_fu_4961_p4);

assign sext_ln76_19_fu_6020_p1 = $signed(trunc_ln72_25_reg_12788);

assign sext_ln76_1_fu_1620_p1 = $signed(select_ln76_23_fu_1612_p3);

assign sext_ln76_20_fu_6109_p1 = $signed(trunc_ln72_26_fu_6099_p4);

assign sext_ln76_21_fu_7948_p1 = $signed(trunc_ln72_35_fu_7938_p4);

assign sext_ln76_22_fu_8042_p1 = $signed(trunc_ln72_36_fu_8032_p4);

assign sext_ln76_23_fu_8659_p1 = $signed(trunc_ln72_37_reg_13108);

assign sext_ln76_24_fu_8748_p1 = $signed(trunc_ln72_38_fu_8738_p4);

assign sext_ln76_25_fu_10426_p1 = $signed(trunc_ln72_47_fu_10416_p4);

assign sext_ln76_26_fu_10520_p1 = $signed(trunc_ln72_48_fu_10510_p4);

assign sext_ln76_27_fu_11062_p1 = $signed(trunc_ln72_49_reg_13436);

assign sext_ln76_28_fu_11151_p1 = $signed(trunc_ln72_50_fu_11141_p4);

assign sext_ln76_2_fu_860_p1 = $signed(trunc_ln72_1_fu_850_p4);

assign sext_ln76_3_fu_5191_p1 = $signed(select_ln76_5_fu_5183_p3);

assign sext_ln76_4_fu_947_p1 = $signed(trunc_ln72_2_reg_12152);

assign sext_ln76_5_fu_5382_p1 = $signed(select_ln76_27_fu_5374_p3);

assign sext_ln76_6_fu_1036_p1 = $signed(trunc_ln72_3_fu_1026_p4);

assign sext_ln76_7_fu_6887_p1 = $signed(select_ln76_10_fu_6879_p3);

assign sext_ln76_8_fu_2910_p1 = $signed(trunc_ln72_11_fu_2900_p4);

assign sext_ln76_9_fu_5897_p1 = $signed(select_ln76_31_fu_5889_p3);

assign sext_ln76_fu_766_p1 = $signed(trunc_ln_fu_756_p4);

assign sext_ln77_10_fu_11608_p1 = $signed(add_ln76_85_fu_11602_p2);

assign sext_ln77_8_fu_5535_p1 = $signed(add_ln76_28_fu_5530_p2);

assign sext_ln77_9_fu_9573_p1 = $signed(add_ln76_66_fu_9567_p2);

assign sext_ln77_fu_7095_p1 = $signed(add_ln76_47_fu_7089_p2);

assign sext_ln78_1_fu_4252_p1 = $signed(sub_ln77_33_fu_4246_p2);

assign sext_ln78_2_fu_7323_p1 = $signed(sub_ln77_54_fu_7317_p2);

assign sext_ln78_3_fu_9801_p1 = $signed(sub_ln77_75_fu_9795_p2);

assign sext_ln78_fu_2449_p1 = $signed(sub_ln77_12_fu_2443_p2);

assign sext_ln81_10_fu_8600_p1 = $signed(add_ln82_63_fu_8594_p2);

assign sext_ln81_11_fu_11003_p1 = $signed(add_ln82_83_fu_10997_p2);

assign sext_ln81_8_fu_1686_p1 = $signed(add_ln82_10_fu_1680_p2);

assign sext_ln81_9_fu_5961_p1 = $signed(add_ln82_43_fu_5955_p2);

assign sext_ln81_fu_5446_p1 = $signed(add_ln82_23_fu_5440_p2);

assign sext_ln82_10_fu_11688_p1 = $signed(sub_ln81_89_fu_11682_p2);

assign sext_ln82_11_fu_11724_p1 = $signed(select_ln82_32_fu_11716_p3);

assign sext_ln82_1_fu_5598_p1 = $signed(sub_ln81_29_fu_5593_p2);

assign sext_ln82_2_fu_5632_p1 = $signed(select_ln82_17_fu_5624_p3);

assign sext_ln82_3_fu_4262_p1 = $signed(sub_ln81_31_fu_4256_p2);

assign sext_ln82_4_fu_7175_p1 = $signed(sub_ln81_49_fu_7169_p2);

assign sext_ln82_5_fu_7211_p1 = $signed(select_ln82_22_fu_7203_p3);

assign sext_ln82_6_fu_7333_p1 = $signed(sub_ln81_51_fu_7327_p2);

assign sext_ln82_7_fu_9653_p1 = $signed(sub_ln81_69_fu_9647_p2);

assign sext_ln82_8_fu_9689_p1 = $signed(select_ln82_27_fu_9681_p3);

assign sext_ln82_9_fu_9811_p1 = $signed(sub_ln81_71_fu_9805_p2);

assign sext_ln82_fu_2459_p1 = $signed(sub_ln81_11_fu_2453_p2);

assign sext_ln89_1_fu_8178_p1 = $signed(in1_real_buffer_reg_12013_pp0_iter16_reg);

assign sext_ln89_2_fu_8181_p1 = w1_imag_fu_6801_p3;

assign sext_ln89_3_fu_9257_p1 = $signed(in1_imag_buffer_reg_12018_pp0_iter17_reg);

assign sext_ln89_fu_8174_p1 = w1_real_fu_6732_p3;

assign sext_ln90_1_fu_9269_p1 = in2_real_buffer_reg_12023_pp0_iter17_reg;

assign sext_ln90_2_fu_10584_p1 = $signed(w2_imag_fu_9280_p3);

assign sext_ln90_3_fu_9272_p1 = in2_imag_buffer_reg_12028_pp0_iter17_reg;

assign sext_ln90_fu_9265_p1 = $signed(w2_real_fu_8220_p3);

assign sext_ln91_1_fu_11309_p1 = in3_real_buffer_reg_12033_pp0_iter19_reg;

assign sext_ln91_2_fu_11742_p1 = $signed(w3_imag_fu_11315_p3);

assign sext_ln91_3_fu_11312_p1 = in3_imag_buffer_reg_12038_pp0_iter19_reg;

assign sext_ln91_fu_11305_p1 = $signed(w3_real_fu_10623_p3);

assign sext_ln92_1_fu_11860_p1 = in4_real_buffer_reg_12043_pp0_iter21_reg;

assign sext_ln92_2_fu_11873_p1 = $signed(w4_imag_fu_11866_p3);

assign sext_ln92_3_fu_11863_p1 = in4_imag_buffer_reg_12048_pp0_iter21_reg;

assign sext_ln92_fu_11856_p1 = $signed(w4_real_fu_11781_p3);

assign shl_ln42_1_fu_1966_p3 = {{inabs_1_reg_12282}, {2'd0}};

assign shl_ln42_2_fu_2137_p3 = {{inabs_2_reg_12300}, {2'd0}};

assign shl_ln42_3_fu_5035_p3 = {{inabs_3_reg_12573}, {2'd0}};

assign shl_ln42_4_fu_8106_p3 = {{inabs_4_reg_12975}, {2'd0}};

assign sign0_1_fu_1896_p2 = (($signed(trunc_ln3_reg_12249) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign sign0_2_fu_1931_p2 = (($signed(trunc_ln13_2_reg_12256) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign sign0_3_fu_3477_p2 = (($signed(trunc_ln13_4_reg_12263_pp0_iter13_reg) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign sign0_4_fu_6618_p2 = (($signed(trunc_ln13_6_reg_12270_pp0_iter15_reg) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign sign0_fu_506_p2 = (($signed(phi) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign sub_ln13_1_fu_6704_p2 = ($signed(8'd0) - $signed(sext_ln13_5_fu_6700_p1));

assign sub_ln13_2_fu_8185_p2 = (9'd0 - outcos_6_reg_12988);

assign sub_ln13_3_fu_8204_p2 = ($signed(8'd0) - $signed(sext_ln13_8_fu_8200_p1));

assign sub_ln13_4_fu_10588_p2 = (9'd0 - outcos_8_reg_13316);

assign sub_ln13_5_fu_10607_p2 = ($signed(8'd0) - $signed(sext_ln13_11_fu_10603_p1));

assign sub_ln13_6_fu_11746_p2 = (9'd0 - outcos_10_reg_13540);

assign sub_ln13_7_fu_11765_p2 = ($signed(8'd0) - $signed(sext_ln13_14_fu_11761_p1));

assign sub_ln13_fu_6684_p2 = (9'd0 - outcos_4_fu_6659_p9);

assign sub_ln14_1_fu_6773_p2 = ($signed(8'd0) - $signed(sext_ln14_fu_6769_p1));

assign sub_ln14_2_fu_8247_p2 = (9'd0 - outsin_5_fu_8233_p3);

assign sub_ln14_3_fu_8267_p2 = ($signed(8'd0) - $signed(sext_ln14_2_fu_8263_p1));

assign sub_ln14_4_fu_10650_p2 = (9'd0 - outsin_8_fu_10636_p3);

assign sub_ln14_5_fu_10670_p2 = ($signed(8'd0) - $signed(sext_ln14_4_fu_10666_p1));

assign sub_ln14_6_fu_11808_p2 = (9'd0 - outsin_11_fu_11794_p3);

assign sub_ln14_7_fu_11828_p2 = ($signed(8'd0) - $signed(sext_ln14_6_fu_11824_p1));

assign sub_ln14_fu_6753_p2 = (9'd0 - outsin_2_fu_6740_p3);

assign sub_ln211_1_fu_1901_p2 = (8'd0 - trunc_ln3_reg_12249);

assign sub_ln211_2_fu_1936_p2 = (8'd0 - trunc_ln13_2_reg_12256);

assign sub_ln211_3_fu_3482_p2 = (8'd0 - trunc_ln13_4_reg_12263_pp0_iter13_reg);

assign sub_ln211_4_fu_6623_p2 = (8'd0 - trunc_ln13_6_reg_12270_pp0_iter15_reg);

assign sub_ln211_fu_512_p2 = (12'd0 - phi);

assign sub_ln228_1_fu_2000_p2 = (10'd402 - zext_ln42_2_fu_1996_p1);

assign sub_ln228_2_fu_2171_p2 = (10'd402 - zext_ln42_3_fu_2167_p1);

assign sub_ln228_3_fu_5069_p2 = (10'd402 - zext_ln42_4_fu_5065_p1);

assign sub_ln228_4_fu_8140_p2 = (10'd402 - zext_ln42_5_fu_8136_p1);

assign sub_ln228_fu_596_p2 = (14'd6433 - zext_ln42_1_fu_579_p1);

assign sub_ln254_fu_1766_p2 = (13'd0 - tx_83_fu_1750_p3);

assign sub_ln42_1_fu_2151_p2 = (shl_ln42_2_fu_2137_p3 - select_ln42_1_fu_2144_p3);

assign sub_ln42_2_fu_5049_p2 = (shl_ln42_3_fu_5035_p3 - select_ln42_2_fu_5042_p3);

assign sub_ln42_3_fu_8120_p2 = (shl_ln42_4_fu_8106_p3 - select_ln42_3_fu_8113_p3);

assign sub_ln42_fu_1980_p2 = (shl_ln42_1_fu_1966_p3 - select_ln42_fu_1973_p3);

assign sub_ln77_10_fu_1578_p2 = (sub_ln77_9_fu_1548_p2 - select_ln58_fu_1562_p3);

assign sub_ln77_11_fu_2415_p2 = ($signed(ty_10_cast_fu_2305_p1) - $signed(zext_ln58_1_fu_2341_p1));

assign sub_ln77_12_fu_2443_p2 = (trunc_ln72_14_cast_fu_2377_p1 - zext_ln58_2_fu_2391_p1);

assign sub_ln77_13_fu_2611_p2 = (ty_12_fu_2485_p3 - zext_ln58_18_fu_2525_p1);

assign sub_ln77_14_fu_2635_p2 = ($signed(ty_13_fu_2550_p3) - $signed(sext_ln58_5_fu_2587_p1));

assign sub_ln77_15_fu_3549_p2 = ($signed(ty_14_reg_12409) - $signed(sext_ln58_7_fu_3532_p1));

assign sub_ln77_16_fu_3569_p2 = ($signed(ty_15_reg_12431) - $signed(sext_ln58_8_fu_3538_p1));

assign sub_ln77_17_fu_3702_p2 = ($signed(ty_16_fu_3592_p3) - $signed(sext_ln58_46_fu_3636_p1));

assign sub_ln77_18_fu_3726_p2 = ($signed(ty_17_fu_3661_p3) - $signed(sext_ln58_11_fu_3678_p1));

assign sub_ln77_19_fu_3850_p2 = ($signed(ty_18_fu_3752_p3) - $signed(sext_ln58_53_fu_3792_p1));

assign sub_ln77_1_fu_870_p2 = (ty_1_fu_806_p3 - zext_ln58_17_fu_846_p1);

assign sub_ln77_20_fu_5124_p2 = ($signed(ty_19_reg_12603) - $signed(sext_ln58_13_fu_5103_p1));

assign sub_ln77_21_fu_5311_p2 = ($signed(ty_20_reg_12625) - $signed(sext_ln58_57_fu_5300_p1));

assign sub_ln77_22_fu_5340_p2 = (sub_ln77_21_fu_5311_p2 - select_ln58_4_fu_5324_p3);

assign sub_ln77_23_fu_5153_p2 = (sub_ln77_20_fu_5124_p2 - select_ln58_2_fu_5137_p3);

assign sub_ln77_24_fu_2920_p2 = ($signed(ty_31_cast_fu_2862_p1) - $signed(zext_ln58_4_fu_2896_p1));

assign sub_ln77_25_fu_3014_p2 = (ty_22_fu_2950_p3 - zext_ln58_19_fu_2990_p1);

assign sub_ln77_26_fu_3104_p2 = ($signed(ty_23_fu_3040_p3) - $signed(sext_ln58_20_fu_3080_p1));

assign sub_ln77_27_fu_3972_p2 = ($signed(ty_24_fu_3909_p3) - $signed(sext_ln58_64_fu_3948_p1));

assign sub_ln77_28_fu_4062_p2 = ($signed(ty_25_fu_3998_p3) - $signed(sext_ln58_71_fu_4038_p1));

assign sub_ln77_29_fu_4130_p2 = ($signed(ty_26_fu_4088_p3) - $signed(sext_ln58_75_fu_4106_p1));

assign sub_ln77_2_fu_955_p2 = ($signed(ty_2_reg_12141) - $signed(sext_ln58_fu_944_p1));

assign sub_ln77_30_fu_5554_p2 = (sub_ln77_29_reg_12667 - select_ln77_9_fu_5539_p3);

assign sub_ln77_31_fu_5567_p2 = (sub_ln77_30_fu_5554_p2 - select_ln77_10_fu_5559_p3);

assign sub_ln77_32_fu_3315_p2 = ($signed(ty_47_cast_fu_3233_p1) - $signed(zext_ln58_5_fu_3269_p1));

assign sub_ln77_33_fu_4246_p2 = (trunc_ln72_66_cast_fu_4204_p1 - zext_ln58_6_fu_4218_p1);

assign sub_ln77_34_fu_3409_p2 = (ty_29_fu_3345_p3 - zext_ln58_20_fu_3385_p1);

assign sub_ln77_35_fu_4344_p2 = ($signed(ty_30_fu_4283_p3) - $signed(sext_ln58_23_fu_4320_p1));

assign sub_ln77_36_fu_4451_p2 = ($signed(ty_31_reg_12538) - $signed(sext_ln58_25_fu_4382_p1));

assign sub_ln77_37_fu_5667_p2 = ($signed(ty_32_reg_12695) - $signed(sext_ln58_26_fu_5656_p1));

assign sub_ln77_38_fu_4564_p2 = ($signed(ty_33_fu_4474_p3) - $signed(sext_ln58_77_fu_4518_p1));

assign sub_ln77_39_fu_5730_p2 = ($signed(ty_34_fu_5689_p3) - $signed(sext_ln58_29_fu_5706_p1));

assign sub_ln77_3_fu_1046_p2 = ($signed(ty_3_fu_978_p3) - $signed(sext_ln58_1_fu_1022_p1));

assign sub_ln77_40_fu_4690_p2 = ($signed(ty_35_fu_4602_p3) - $signed(sext_ln58_78_fu_4642_p1));

assign sub_ln77_41_fu_6820_p2 = ($signed(ty_36_reg_12844) - $signed(sext_ln58_31_fu_6809_p1));

assign sub_ln77_42_fu_6849_p2 = (sub_ln77_41_fu_6820_p2 - select_ln58_7_fu_6833_p3);

assign sub_ln77_43_fu_5826_p2 = ($signed(ty_37_reg_12740) - $signed(sext_ln58_80_fu_5815_p1));

assign sub_ln77_44_fu_5855_p2 = (sub_ln77_43_fu_5826_p2 - select_ln58_9_fu_5839_p3);

assign sub_ln77_45_fu_4887_p2 = ($signed(ty_68_cast_fu_4827_p1) - $signed(zext_ln58_8_fu_4863_p1));

assign sub_ln77_46_fu_4981_p2 = (ty_39_fu_4917_p3 - zext_ln58_21_fu_4957_p1);

assign sub_ln77_47_fu_6028_p2 = ($signed(ty_40_reg_12777) - $signed(sext_ln58_38_fu_6017_p1));

assign sub_ln77_48_fu_6119_p2 = ($signed(ty_41_fu_6051_p3) - $signed(sext_ln58_82_fu_6095_p1));

assign sub_ln77_49_fu_6209_p2 = ($signed(ty_42_fu_6145_p3) - $signed(sext_ln58_83_fu_6185_p1));

assign sub_ln77_4_fu_1136_p2 = ($signed(ty_4_fu_1072_p3) - $signed(sext_ln58_2_fu_1112_p1));

assign sub_ln77_50_fu_7060_p2 = ($signed(ty_43_reg_12882) - $signed(sext_ln58_85_fu_7049_p1));

assign sub_ln77_51_fu_7115_p2 = (sub_ln77_50_fu_7060_p2 - select_ln77_11_fu_7099_p3);

assign sub_ln77_52_fu_7129_p2 = (sub_ln77_51_fu_7115_p2 - select_ln77_12_fu_7121_p3);

assign sub_ln77_53_fu_6456_p2 = ($signed(ty_84_cast_fu_6374_p1) - $signed(zext_ln58_9_fu_6410_p1));

assign sub_ln77_54_fu_7317_p2 = (trunc_ln72_118_cast_fu_7275_p1 - zext_ln58_10_fu_7289_p1);

assign sub_ln77_55_fu_6550_p2 = (ty_46_fu_6486_p3 - zext_ln58_22_fu_6526_p1);

assign sub_ln77_56_fu_7415_p2 = ($signed(ty_47_fu_7354_p3) - $signed(sext_ln58_41_fu_7391_p1));

assign sub_ln77_57_fu_7522_p2 = ($signed(ty_48_reg_12940) - $signed(sext_ln58_43_fu_7453_p1));

assign sub_ln77_58_fu_8306_p2 = ($signed(ty_49_reg_13015) - $signed(sext_ln58_44_fu_8295_p1));

assign sub_ln77_59_fu_7635_p2 = ($signed(ty_50_fu_7545_p3) - $signed(sext_ln58_87_fu_7589_p1));

assign sub_ln77_5_fu_1221_p2 = ($signed(ty_5_reg_12173) - $signed(sext_ln58_10_fu_1210_p1));

assign sub_ln77_60_fu_8369_p2 = ($signed(ty_51_fu_8328_p3) - $signed(sext_ln58_47_fu_8345_p1));

assign sub_ln77_61_fu_7761_p2 = ($signed(ty_52_fu_7673_p3) - $signed(sext_ln58_88_fu_7713_p1));

assign sub_ln77_62_fu_9298_p2 = ($signed(ty_53_reg_13162) - $signed(sext_ln58_49_fu_9287_p1));

assign sub_ln77_63_fu_9327_p2 = (sub_ln77_62_fu_9298_p2 - select_ln58_12_fu_9311_p3);

assign sub_ln77_64_fu_8465_p2 = ($signed(ty_54_reg_13060) - $signed(sext_ln58_90_fu_8454_p1));

assign sub_ln77_65_fu_8494_p2 = (sub_ln77_64_fu_8465_p2 - select_ln58_14_fu_8478_p3);

assign sub_ln77_66_fu_7958_p2 = ($signed(ty_105_cast_fu_7898_p1) - $signed(zext_ln58_12_fu_7934_p1));

assign sub_ln77_67_fu_8052_p2 = (ty_56_fu_7988_p3 - zext_ln58_23_fu_8028_p1);

assign sub_ln77_68_fu_8667_p2 = ($signed(ty_57_reg_13097) - $signed(sext_ln58_56_fu_8656_p1));

assign sub_ln77_69_fu_8758_p2 = ($signed(ty_58_fu_8690_p3) - $signed(sext_ln58_92_fu_8734_p1));

assign sub_ln77_6_fu_1308_p2 = ($signed(ty_6_fu_1244_p3) - $signed(sext_ln58_19_fu_1284_p1));

assign sub_ln77_70_fu_8848_p2 = ($signed(ty_59_fu_8784_p3) - $signed(sext_ln58_93_fu_8824_p1));

assign sub_ln77_71_fu_9538_p2 = ($signed(ty_60_reg_13200) - $signed(sext_ln58_95_fu_9527_p1));

assign sub_ln77_72_fu_9593_p2 = (sub_ln77_71_fu_9538_p2 - select_ln77_13_fu_9577_p3);

assign sub_ln77_73_fu_9607_p2 = (sub_ln77_72_fu_9593_p2 - select_ln77_14_fu_9599_p3);

assign sub_ln77_74_fu_9095_p2 = ($signed(ty_121_cast_fu_9013_p1) - $signed(zext_ln58_13_fu_9049_p1));

assign sub_ln77_75_fu_9795_p2 = (trunc_ln72_170_cast_fu_9753_p1 - zext_ln58_14_fu_9767_p1);

assign sub_ln77_76_fu_9189_p2 = (ty_63_fu_9125_p3 - zext_ln58_24_fu_9165_p1);

assign sub_ln77_77_fu_9893_p2 = ($signed(ty_64_fu_9832_p3) - $signed(sext_ln58_59_fu_9869_p1));

assign sub_ln77_78_fu_10000_p2 = ($signed(ty_65_reg_13258) - $signed(sext_ln58_61_fu_9931_p1));

assign sub_ln77_79_fu_10709_p2 = ($signed(ty_66_reg_13343) - $signed(sext_ln58_62_fu_10698_p1));

assign sub_ln77_7_fu_1398_p2 = ($signed(ty_7_fu_1334_p3) - $signed(sext_ln58_22_fu_1374_p1));

assign sub_ln77_80_fu_10113_p2 = ($signed(ty_67_fu_10023_p3) - $signed(sext_ln58_97_fu_10067_p1));

assign sub_ln77_81_fu_10772_p2 = ($signed(ty_68_fu_10731_p3) - $signed(sext_ln58_65_fu_10748_p1));

assign sub_ln77_82_fu_10239_p2 = ($signed(ty_69_fu_10151_p3) - $signed(sext_ln58_98_fu_10191_p1));

assign sub_ln77_83_fu_11333_p2 = ($signed(ty_70_reg_13458) - $signed(sext_ln58_67_fu_11322_p1));

assign sub_ln77_84_fu_11362_p2 = (sub_ln77_83_fu_11333_p2 - select_ln58_17_fu_11346_p3);

assign sub_ln77_85_fu_10868_p2 = ($signed(ty_71_reg_13388) - $signed(sext_ln58_100_fu_10857_p1));

assign sub_ln77_86_fu_10897_p2 = (sub_ln77_85_fu_10868_p2 - select_ln58_19_fu_10881_p3);

assign sub_ln77_87_fu_10436_p2 = ($signed(ty_142_cast_fu_10376_p1) - $signed(zext_ln58_16_fu_10412_p1));

assign sub_ln77_88_fu_10530_p2 = (ty_73_fu_10466_p3 - zext_ln58_25_fu_10506_p1);

assign sub_ln77_89_fu_11070_p2 = ($signed(ty_74_reg_13425) - $signed(sext_ln58_74_fu_11059_p1));

assign sub_ln77_8_fu_1485_p2 = ($signed(ty_8_reg_12195) - $signed(sext_ln58_35_fu_1474_p1));

assign sub_ln77_90_fu_11161_p2 = ($signed(ty_75_fu_11093_p3) - $signed(sext_ln58_102_fu_11137_p1));

assign sub_ln77_91_fu_11251_p2 = ($signed(ty_76_fu_11187_p3) - $signed(sext_ln58_103_fu_11227_p1));

assign sub_ln77_92_fu_11573_p2 = ($signed(ty_77_reg_13496) - $signed(sext_ln58_105_fu_11562_p1));

assign sub_ln77_93_fu_11628_p2 = (sub_ln77_92_fu_11573_p2 - select_ln77_15_fu_11612_p3);

assign sub_ln77_94_fu_11642_p2 = (sub_ln77_93_fu_11628_p2 - select_ln77_16_fu_11634_p3);

assign sub_ln77_9_fu_1548_p2 = ($signed(ty_9_fu_1507_p3) - $signed(sext_ln58_39_fu_1524_p1));

assign sub_ln77_fu_776_p2 = ($signed(ty_cast_fu_716_p1) - $signed(zext_ln58_fu_752_p1));

assign sub_ln81_10_fu_2421_p2 = ($signed(tx_11_cast3_fu_2293_p1) - $signed(sext_ln71_fu_2355_p1));

assign sub_ln81_11_fu_2453_p2 = (zext_ln72_fu_2366_p1 - zext_ln58_3_fu_2405_p1);

assign sub_ln81_12_fu_2617_p2 = ($signed(tx_13_cast4_fu_2481_p1) - $signed(trunc_ln72_6_cast_fu_2539_p1));

assign sub_ln81_13_fu_2641_p2 = ($signed(tx_14_fu_2543_p3) - $signed(sext_ln58_6_fu_2601_p1));

assign sub_ln81_14_fu_3554_p2 = ($signed(tx_15_reg_12403) - $signed(trunc_ln72_8_cast_fu_3535_p1));

assign sub_ln81_15_fu_3574_p2 = ($signed(tx_16_reg_12425) - $signed(sext_ln58_9_fu_3541_p1));

assign sub_ln81_16_fu_3708_p2 = ($signed(tx_17_fu_3584_p3) - $signed(trunc_ln72_10_cast_fu_3650_p1));

assign sub_ln81_17_fu_3732_p2 = ($signed(tx_18_fu_3654_p3) - $signed(sext_ln58_12_fu_3692_p1));

assign sub_ln81_18_fu_3856_p2 = ($signed(tx_19_fu_3744_p3) - $signed(sext_ln58_55_fu_3806_p1));

assign sub_ln81_19_fu_5201_p2 = ($signed(tx_20_reg_12597) - $signed(sext_ln58_14_fu_5106_p1));

assign sub_ln81_1_fu_876_p2 = ($signed(tx_1_cast2_fu_802_p1) - $signed(sext_ln76_2_fu_860_p1));

assign sub_ln81_20_fu_5257_p2 = (sub_ln81_19_fu_5201_p2 - select_ln81_9_fu_5235_p3);

assign sub_ln81_21_fu_5271_p2 = (sub_ln81_20_fu_5257_p2 - select_ln81_10_fu_5263_p3);

assign sub_ln81_22_fu_5434_p2 = (sub_ln82_1_fu_5392_p2 - select_ln58_5_fu_5426_p3);

assign sub_ln81_23_fu_2926_p2 = ($signed(tx_23_cast_fu_2851_p1) - $signed(sext_ln76_8_fu_2910_p1));

assign sub_ln81_24_fu_3020_p2 = ($signed(tx_24_cast_fu_2946_p1) - $signed(sext_ln76_10_fu_3004_p1));

assign sub_ln81_25_fu_3110_p2 = ($signed(tx_25_fu_3032_p3) - $signed(sext_ln76_12_fu_3094_p1));

assign sub_ln81_26_fu_3978_p2 = ($signed(tx_26_fu_3904_p3) - $signed(sext_ln76_14_fu_3962_p1));

assign sub_ln81_27_fu_4068_p2 = ($signed(tx_27_fu_3990_p3) - $signed(sext_ln58_73_fu_4052_p1));

assign sub_ln81_28_fu_4144_p2 = ($signed(tx_28_fu_4080_p3) - $signed(sext_ln58_76_fu_4120_p1));

assign sub_ln81_29_fu_5593_p2 = (sub_ln81_28_reg_12678 - select_ln81_11_fu_5585_p3);

assign sub_ln81_2_fu_960_p2 = ($signed(tx_2_reg_12135) - $signed(sext_ln76_4_fu_947_p1));

assign sub_ln81_30_fu_3321_p2 = ($signed(tx_29_cast_fu_3221_p1) - $signed(sext_ln71_1_fu_3283_p1));

assign sub_ln81_31_fu_4256_p2 = (zext_ln72_1_fu_4193_p1 - zext_ln58_7_fu_4232_p1);

assign sub_ln81_32_fu_3415_p2 = ($signed(tx_31_cast_fu_3341_p1) - $signed(trunc_ln72_25_cast_fu_3399_p1));

assign sub_ln81_33_fu_4350_p2 = ($signed(tx_32_fu_4276_p3) - $signed(sext_ln58_24_fu_4334_p1));

assign sub_ln81_34_fu_4456_p2 = ($signed(tx_33_reg_12532) - $signed(trunc_ln72_27_cast_fu_4385_p1));

assign sub_ln81_35_fu_5672_p2 = ($signed(tx_34_reg_12689) - $signed(sext_ln58_27_fu_5659_p1));

assign sub_ln81_36_fu_4570_p2 = ($signed(tx_35_fu_4466_p3) - $signed(trunc_ln72_29_cast_fu_4532_p1));

assign sub_ln81_37_fu_5736_p2 = ($signed(tx_36_fu_5682_p3) - $signed(sext_ln58_30_fu_5720_p1));

assign sub_ln81_38_fu_4696_p2 = ($signed(tx_37_fu_4594_p3) - $signed(sext_ln58_79_fu_4656_p1));

assign sub_ln81_39_fu_6897_p2 = ($signed(tx_38_reg_12838) - $signed(sext_ln58_32_fu_6812_p1));

assign sub_ln81_3_fu_1052_p2 = ($signed(tx_3_fu_970_p3) - $signed(sext_ln76_6_fu_1036_p1));

assign sub_ln81_40_fu_6953_p2 = (sub_ln81_39_fu_6897_p2 - select_ln81_12_fu_6931_p3);

assign sub_ln81_42_fu_5949_p2 = (sub_ln82_2_fu_5907_p2 - select_ln58_10_fu_5941_p3);

assign sub_ln81_43_fu_4893_p2 = ($signed(tx_41_cast_fu_4815_p1) - $signed(sext_ln76_16_fu_4877_p1));

assign sub_ln81_44_fu_4987_p2 = ($signed(tx_42_cast_fu_4913_p1) - $signed(sext_ln76_18_fu_4971_p1));

assign sub_ln81_45_fu_6033_p2 = ($signed(tx_43_reg_12771) - $signed(sext_ln76_19_fu_6020_p1));

assign sub_ln81_46_fu_6125_p2 = ($signed(tx_44_fu_6043_p3) - $signed(sext_ln76_20_fu_6109_p1));

assign sub_ln81_47_fu_6215_p2 = ($signed(tx_45_fu_6137_p3) - $signed(sext_ln58_84_fu_6199_p1));

assign sub_ln81_48_fu_7135_p2 = ($signed(tx_46_reg_12876) - $signed(sext_ln58_86_fu_7052_p1));

assign sub_ln81_49_fu_7169_p2 = (sub_ln81_48_fu_7135_p2 - select_ln81_14_fu_7161_p3);

assign sub_ln81_4_fu_1142_p2 = ($signed(tx_4_fu_1064_p3) - $signed(sext_ln58_4_fu_1126_p1));

assign sub_ln81_50_fu_6462_p2 = ($signed(tx_47_cast_fu_6362_p1) - $signed(sext_ln71_2_fu_6424_p1));

assign sub_ln81_51_fu_7327_p2 = (zext_ln72_2_fu_7264_p1 - zext_ln58_11_fu_7303_p1);

assign sub_ln81_52_fu_6556_p2 = ($signed(tx_49_cast_fu_6482_p1) - $signed(trunc_ln72_44_cast_fu_6540_p1));

assign sub_ln81_53_fu_7421_p2 = ($signed(tx_50_fu_7347_p3) - $signed(sext_ln58_42_fu_7405_p1));

assign sub_ln81_54_fu_7527_p2 = ($signed(tx_51_reg_12934) - $signed(trunc_ln72_46_cast_fu_7456_p1));

assign sub_ln81_55_fu_8311_p2 = ($signed(tx_52_reg_13009) - $signed(sext_ln58_45_fu_8298_p1));

assign sub_ln81_56_fu_7641_p2 = ($signed(tx_53_fu_7537_p3) - $signed(trunc_ln72_48_cast_fu_7603_p1));

assign sub_ln81_57_fu_8375_p2 = ($signed(tx_54_fu_8321_p3) - $signed(sext_ln58_48_fu_8359_p1));

assign sub_ln81_58_fu_7767_p2 = ($signed(tx_55_fu_7665_p3) - $signed(sext_ln58_89_fu_7727_p1));

assign sub_ln81_59_fu_9375_p2 = ($signed(tx_56_reg_13156) - $signed(sext_ln58_50_fu_9290_p1));

assign sub_ln81_5_fu_1226_p2 = ($signed(tx_5_reg_12167) - $signed(sext_ln58_17_fu_1213_p1));

assign sub_ln81_60_fu_9431_p2 = (sub_ln81_59_fu_9375_p2 - select_ln81_15_fu_9409_p3);

assign sub_ln81_62_fu_8588_p2 = (sub_ln82_3_fu_8546_p2 - select_ln58_15_fu_8580_p3);

assign sub_ln81_63_fu_7964_p2 = ($signed(tx_59_cast_fu_7886_p1) - $signed(sext_ln76_21_fu_7948_p1));

assign sub_ln81_64_fu_8058_p2 = ($signed(tx_60_cast_fu_7984_p1) - $signed(sext_ln76_22_fu_8042_p1));

assign sub_ln81_65_fu_8672_p2 = ($signed(tx_61_reg_13091) - $signed(sext_ln76_23_fu_8659_p1));

assign sub_ln81_66_fu_8764_p2 = ($signed(tx_62_fu_8682_p3) - $signed(sext_ln76_24_fu_8748_p1));

assign sub_ln81_67_fu_8854_p2 = ($signed(tx_63_fu_8776_p3) - $signed(sext_ln58_94_fu_8838_p1));

assign sub_ln81_68_fu_9613_p2 = ($signed(tx_64_reg_13194) - $signed(sext_ln58_96_fu_9530_p1));

assign sub_ln81_69_fu_9647_p2 = (sub_ln81_68_fu_9613_p2 - select_ln81_17_fu_9639_p3);

assign sub_ln81_6_fu_1314_p2 = ($signed(tx_6_fu_1236_p3) - $signed(sext_ln58_21_fu_1298_p1));

assign sub_ln81_70_fu_9101_p2 = ($signed(tx_65_cast_fu_9001_p1) - $signed(sext_ln71_3_fu_9063_p1));

assign sub_ln81_71_fu_9805_p2 = (zext_ln72_3_fu_9742_p1 - zext_ln58_15_fu_9781_p1);

assign sub_ln81_72_fu_9195_p2 = ($signed(tx_67_cast_fu_9121_p1) - $signed(trunc_ln72_63_cast_fu_9179_p1));

assign sub_ln81_73_fu_9899_p2 = ($signed(tx_68_fu_9825_p3) - $signed(sext_ln58_60_fu_9883_p1));

assign sub_ln81_74_fu_10005_p2 = ($signed(tx_69_reg_13252) - $signed(trunc_ln72_65_cast_fu_9934_p1));

assign sub_ln81_75_fu_10714_p2 = ($signed(tx_70_reg_13337) - $signed(sext_ln58_63_fu_10701_p1));

assign sub_ln81_76_fu_10119_p2 = ($signed(tx_71_fu_10015_p3) - $signed(trunc_ln72_67_cast_fu_10081_p1));

assign sub_ln81_77_fu_10778_p2 = ($signed(tx_72_fu_10724_p3) - $signed(sext_ln58_66_fu_10762_p1));

assign sub_ln81_78_fu_10245_p2 = ($signed(tx_73_fu_10143_p3) - $signed(sext_ln58_99_fu_10205_p1));

assign sub_ln81_79_fu_11410_p2 = ($signed(tx_74_reg_13452) - $signed(sext_ln58_68_fu_11325_p1));

assign sub_ln81_7_fu_1404_p2 = ($signed(tx_7_fu_1326_p3) - $signed(sext_ln58_28_fu_1388_p1));

assign sub_ln81_80_fu_11466_p2 = (sub_ln81_79_fu_11410_p2 - select_ln81_18_fu_11444_p3);

assign sub_ln81_82_fu_10991_p2 = (sub_ln82_4_fu_10949_p2 - select_ln58_20_fu_10983_p3);

assign sub_ln81_83_fu_10442_p2 = ($signed(tx_77_cast_fu_10364_p1) - $signed(sext_ln76_25_fu_10426_p1));

assign sub_ln81_84_fu_10536_p2 = ($signed(tx_78_cast_fu_10462_p1) - $signed(sext_ln76_26_fu_10520_p1));

assign sub_ln81_85_fu_11075_p2 = ($signed(tx_79_reg_13419) - $signed(sext_ln76_27_fu_11062_p1));

assign sub_ln81_86_fu_11167_p2 = ($signed(tx_80_fu_11085_p3) - $signed(sext_ln76_28_fu_11151_p1));

assign sub_ln81_87_fu_11257_p2 = ($signed(tx_81_fu_11179_p3) - $signed(sext_ln58_104_fu_11241_p1));

assign sub_ln81_88_fu_11648_p2 = ($signed(tx_82_reg_13490) - $signed(sext_ln58_106_fu_11565_p1));

assign sub_ln81_89_fu_11682_p2 = (sub_ln81_88_fu_11648_p2 - select_ln81_20_fu_11674_p3);

assign sub_ln81_8_fu_1490_p2 = ($signed(tx_8_reg_12189) - $signed(sext_ln58_37_fu_1477_p1));

assign sub_ln81_9_fu_1674_p2 = (sub_ln82_fu_1630_p2 - select_ln58_1_fu_1666_p3);

assign sub_ln81_fu_782_p2 = ($signed(tx_cast1_fu_704_p1) - $signed(sext_ln76_fu_766_p1));

assign sub_ln82_1_fu_5392_p2 = ($signed(tx_21_reg_12619) - $signed(sext_ln58_58_fu_5303_p1));

assign sub_ln82_2_fu_5907_p2 = ($signed(tx_39_reg_12734) - $signed(sext_ln58_81_fu_5818_p1));

assign sub_ln82_3_fu_8546_p2 = ($signed(tx_57_reg_13054) - $signed(sext_ln58_91_fu_8457_p1));

assign sub_ln82_4_fu_10949_p2 = ($signed(tx_75_reg_13382) - $signed(sext_ln58_101_fu_10860_p1));

assign sub_ln82_fu_1630_p2 = ($signed(tx_9_fu_1500_p3) - $signed(sext_ln58_40_fu_1538_p1));

assign tmp_101_fu_3375_p4 = {{tx_31_fu_3333_p3[7:3]}};

assign tmp_107_fu_4508_p4 = {{tx_35_fu_4466_p3[8:5]}};

assign tmp_110_fu_4632_p4 = {{tx_37_fu_4594_p3[8:6]}};

assign tmp_111_fu_4646_p4 = {{ty_35_fu_4602_p3[8:6]}};

assign tmp_112_fu_4660_p3 = add_ln78_4_fu_4582_p2[32'd8];

assign tmp_113_fu_4668_p3 = add_ln83_4_fu_4588_p2[32'd8];

assign tmp_114_fu_6825_p3 = add_ln76_38_fu_6815_p2[32'd8];

assign tmp_115_fu_6841_p3 = sub_ln77_41_fu_6820_p2[32'd8];

assign tmp_116_fu_6855_p3 = sub_ln77_42_fu_6849_p2[32'd8];

assign tmp_117_fu_6907_p3 = sub_ln81_39_fu_6897_p2[32'd8];

assign tmp_118_fu_6923_p3 = add_ln82_40_fu_6902_p2[32'd8];

assign tmp_119_fu_6945_p3 = add_ln82_41_fu_6939_p2[32'd8];

assign tmp_120_fu_5792_p3 = add_ln78_5_fu_5782_p2[32'd8];

assign tmp_121_fu_5800_p3 = add_ln83_5_fu_5787_p2[32'd8];

assign tmp_124_fu_5831_p3 = add_ln77_2_fu_5821_p2[32'd8];

assign tmp_125_fu_5847_p3 = sub_ln77_43_fu_5826_p2[32'd8];

assign tmp_126_fu_5865_p3 = sext_ln72_2_fu_5861_p1[32'd9];

assign tmp_127_fu_5917_p3 = sub_ln82_2_fu_5907_p2[32'd8];

assign tmp_128_fu_5933_p3 = add_ln82_42_fu_5912_p2[32'd8];

assign tmp_129_fu_5965_p3 = sext_ln81_9_fu_5961_p1[32'd9];

assign tmp_12_fu_1274_p4 = {{tx_6_fu_1236_p3[12:8]}};

assign tmp_131_fu_8190_p4 = {{sub_ln13_2_fu_8185_p2[8:2]}};

assign tmp_136_fu_4947_p4 = {{tx_42_fu_4905_p3[7:3]}};

assign tmp_13_fu_1288_p4 = {{ty_6_fu_1244_p3[12:8]}};

assign tmp_140_fu_6085_p4 = {{tx_44_fu_6043_p3[8:5]}};

assign tmp_142_fu_6175_p4 = {{tx_45_fu_6137_p3[8:6]}};

assign tmp_143_fu_6189_p4 = {{ty_42_fu_6145_p3[8:6]}};

assign tmp_144_fu_7026_p3 = add_ln78_6_fu_7016_p2[32'd8];

assign tmp_145_fu_7034_p3 = add_ln83_6_fu_7021_p2[32'd8];

assign tmp_148_fu_7065_p3 = add_ln76_46_fu_7055_p2[32'd8];

assign tmp_149_fu_7073_p3 = sub_ln77_50_fu_7060_p2[32'd8];

assign tmp_150_fu_7107_p3 = sext_ln77_fu_7095_p1[32'd9];

assign tmp_151_fu_7145_p3 = sub_ln81_48_fu_7135_p2[32'd8];

assign tmp_152_fu_7153_p3 = add_ln82_49_fu_7140_p2[32'd8];

assign tmp_153_fu_7179_p3 = sext_ln82_4_fu_7175_p1[32'd9];

assign tmp_154_fu_8239_p3 = outsin_5_fu_8233_p3[32'd8];

assign tmp_155_fu_8253_p4 = {{sub_ln14_2_fu_8247_p2[8:2]}};

assign tmp_15_fu_1364_p4 = {{tx_7_fu_1326_p3[12:9]}};

assign tmp_164_fu_6516_p4 = {{tx_49_fu_6474_p3[7:3]}};

assign tmp_16_fu_1378_p4 = {{ty_7_fu_1334_p3[12:9]}};

assign tmp_170_fu_7579_p4 = {{tx_53_fu_7537_p3[8:5]}};

assign tmp_173_fu_7703_p4 = {{tx_55_fu_7665_p3[8:6]}};

assign tmp_174_fu_7717_p4 = {{ty_52_fu_7673_p3[8:6]}};

assign tmp_175_fu_7731_p3 = add_ln78_7_fu_7653_p2[32'd8];

assign tmp_176_fu_7739_p3 = add_ln83_7_fu_7659_p2[32'd8];

assign tmp_177_fu_9303_p3 = add_ln76_57_fu_9293_p2[32'd8];

assign tmp_178_fu_9319_p3 = sub_ln77_62_fu_9298_p2[32'd8];

assign tmp_179_fu_9333_p3 = sub_ln77_63_fu_9327_p2[32'd8];

assign tmp_180_fu_9385_p3 = sub_ln81_59_fu_9375_p2[32'd8];

assign tmp_181_fu_9401_p3 = add_ln82_60_fu_9380_p2[32'd8];

assign tmp_182_fu_9423_p3 = add_ln82_61_fu_9417_p2[32'd8];

assign tmp_183_fu_8431_p3 = add_ln78_8_fu_8421_p2[32'd8];

assign tmp_184_fu_8439_p3 = add_ln83_8_fu_8426_p2[32'd8];

assign tmp_187_fu_8470_p3 = add_ln77_3_fu_8460_p2[32'd8];

assign tmp_188_fu_8486_p3 = sub_ln77_64_fu_8465_p2[32'd8];

assign tmp_189_fu_8504_p3 = sext_ln72_3_fu_8500_p1[32'd9];

assign tmp_190_fu_8556_p3 = sub_ln82_3_fu_8546_p2[32'd8];

assign tmp_191_fu_8572_p3 = add_ln82_62_fu_8551_p2[32'd8];

assign tmp_192_fu_8604_p3 = sext_ln81_10_fu_8600_p1[32'd9];

assign tmp_194_fu_10593_p4 = {{sub_ln13_4_fu_10588_p2[8:2]}};

assign tmp_199_fu_8018_p4 = {{tx_60_fu_7976_p3[7:3]}};

assign tmp_203_fu_8724_p4 = {{tx_62_fu_8682_p3[8:5]}};

assign tmp_205_fu_8814_p4 = {{tx_63_fu_8776_p3[8:6]}};

assign tmp_206_fu_8828_p4 = {{ty_59_fu_8784_p3[8:6]}};

assign tmp_207_fu_9504_p3 = add_ln78_9_fu_9494_p2[32'd8];

assign tmp_208_fu_9512_p3 = add_ln83_9_fu_9499_p2[32'd8];

assign tmp_20_fu_1727_p3 = add_ln78_fu_1717_p2[32'd12];

assign tmp_211_fu_9543_p3 = add_ln76_65_fu_9533_p2[32'd8];

assign tmp_212_fu_9551_p3 = sub_ln77_71_fu_9538_p2[32'd8];

assign tmp_213_fu_9585_p3 = sext_ln77_9_fu_9573_p1[32'd9];

assign tmp_214_fu_9623_p3 = sub_ln81_68_fu_9613_p2[32'd8];

assign tmp_215_fu_9631_p3 = add_ln82_69_fu_9618_p2[32'd8];

assign tmp_216_fu_9657_p3 = sext_ln82_7_fu_9653_p1[32'd9];

assign tmp_217_fu_10642_p3 = outsin_8_fu_10636_p3[32'd8];

assign tmp_218_fu_10656_p4 = {{sub_ln14_4_fu_10650_p2[8:2]}};

assign tmp_21_fu_1735_p3 = add_ln83_fu_1722_p2[32'd12];

assign tmp_227_fu_9155_p4 = {{tx_67_fu_9113_p3[7:3]}};

assign tmp_22_fu_1514_p4 = {{tx_9_fu_1500_p3[12:11]}};

assign tmp_233_fu_10057_p4 = {{tx_71_fu_10015_p3[8:5]}};

assign tmp_236_fu_10181_p4 = {{tx_73_fu_10143_p3[8:6]}};

assign tmp_237_fu_10195_p4 = {{ty_69_fu_10151_p3[8:6]}};

assign tmp_238_fu_10209_p3 = add_ln78_10_fu_10131_p2[32'd8];

assign tmp_239_fu_10217_p3 = add_ln83_10_fu_10137_p2[32'd8];

assign tmp_23_fu_1528_p4 = {{ty_9_fu_1507_p3[12:11]}};

assign tmp_240_fu_11338_p3 = add_ln76_76_fu_11328_p2[32'd8];

assign tmp_241_fu_11354_p3 = sub_ln77_83_fu_11333_p2[32'd8];

assign tmp_242_fu_11368_p3 = sub_ln77_84_fu_11362_p2[32'd8];

assign tmp_243_fu_11420_p3 = sub_ln81_79_fu_11410_p2[32'd8];

assign tmp_244_fu_11436_p3 = add_ln82_80_fu_11415_p2[32'd8];

assign tmp_245_fu_11458_p3 = add_ln82_81_fu_11452_p2[32'd8];

assign tmp_246_fu_10834_p3 = add_ln78_11_fu_10824_p2[32'd8];

assign tmp_247_fu_10842_p3 = add_ln83_11_fu_10829_p2[32'd8];

assign tmp_24_fu_1554_p3 = add_ln77_fu_1542_p2[32'd12];

assign tmp_250_fu_10873_p3 = add_ln77_4_fu_10863_p2[32'd8];

assign tmp_251_fu_10889_p3 = sub_ln77_85_fu_10868_p2[32'd8];

assign tmp_252_fu_10907_p3 = sext_ln72_4_fu_10903_p1[32'd9];

assign tmp_253_fu_10959_p3 = sub_ln82_4_fu_10949_p2[32'd8];

assign tmp_254_fu_10975_p3 = add_ln82_82_fu_10954_p2[32'd8];

assign tmp_255_fu_11007_p3 = sext_ln81_11_fu_11003_p1[32'd9];

assign tmp_257_fu_11751_p4 = {{sub_ln13_6_fu_11746_p2[8:2]}};

assign tmp_25_fu_1570_p3 = sub_ln77_9_fu_1548_p2[32'd12];

assign tmp_262_fu_10496_p4 = {{tx_78_fu_10454_p3[7:3]}};

assign tmp_266_fu_11127_p4 = {{tx_80_fu_11085_p3[8:5]}};

assign tmp_268_fu_11217_p4 = {{tx_81_fu_11179_p3[8:6]}};

assign tmp_269_fu_11231_p4 = {{ty_76_fu_11187_p3[8:6]}};

assign tmp_26_fu_1588_p3 = sext_ln72_fu_1584_p1[32'd13];

assign tmp_270_fu_11539_p3 = add_ln78_12_fu_11529_p2[32'd8];

assign tmp_271_fu_11547_p3 = add_ln83_12_fu_11534_p2[32'd8];

assign tmp_274_fu_11578_p3 = add_ln76_84_fu_11568_p2[32'd8];

assign tmp_275_fu_11586_p3 = sub_ln77_92_fu_11573_p2[32'd8];

assign tmp_276_fu_11620_p3 = sext_ln77_10_fu_11608_p1[32'd9];

assign tmp_277_fu_11658_p3 = sub_ln81_88_fu_11648_p2[32'd8];

assign tmp_278_fu_11666_p3 = add_ln82_89_fu_11653_p2[32'd8];

assign tmp_279_fu_11692_p3 = sext_ln82_10_fu_11688_p1[32'd9];

assign tmp_27_fu_1642_p3 = sub_ln82_fu_1630_p2[32'd12];

assign tmp_280_fu_11800_p3 = outsin_11_fu_11794_p3[32'd8];

assign tmp_281_fu_11814_p4 = {{sub_ln14_6_fu_11808_p2[8:2]}};

assign tmp_28_fu_1658_p3 = add_ln82_9_fu_1636_p2[32'd12];

assign tmp_29_fu_1690_p3 = sext_ln81_8_fu_1686_p1[32'd13];

assign tmp_38_fu_2515_p4 = {{tx_13_fu_2473_p3[7:3]}};

assign tmp_44_fu_3626_p4 = {{tx_17_fu_3584_p3[8:5]}};

assign tmp_47_fu_3782_p4 = {{tx_19_fu_3744_p3[8:6]}};

assign tmp_48_fu_3796_p4 = {{ty_18_fu_3752_p3[8:6]}};

assign tmp_49_fu_2781_p3 = add_ln78_1_fu_2769_p2[32'd8];

assign tmp_4_fu_1012_p4 = {{tx_3_fu_970_p3[12:5]}};

assign tmp_50_fu_2789_p3 = add_ln83_1_fu_2775_p2[32'd8];

assign tmp_51_fu_5129_p3 = add_ln76_19_fu_5119_p2[32'd8];

assign tmp_52_fu_5145_p3 = sub_ln77_20_fu_5124_p2[32'd8];

assign tmp_53_fu_5159_p3 = sub_ln77_23_fu_5153_p2[32'd8];

assign tmp_54_fu_5211_p3 = sub_ln81_19_fu_5201_p2[32'd8];

assign tmp_55_fu_5227_p3 = add_ln82_20_fu_5206_p2[32'd8];

assign tmp_56_fu_5249_p3 = add_ln82_21_fu_5243_p2[32'd8];

assign tmp_57_fu_5277_p3 = add_ln78_2_fu_5109_p2[32'd8];

assign tmp_58_fu_5285_p3 = add_ln83_2_fu_5114_p2[32'd8];

assign tmp_61_fu_5316_p3 = add_ln77_1_fu_5306_p2[32'd8];

assign tmp_62_fu_5332_p3 = sub_ln77_21_fu_5311_p2[32'd8];

assign tmp_63_fu_5350_p3 = sext_ln72_1_fu_5346_p1[32'd9];

assign tmp_64_fu_5402_p3 = sub_ln82_1_fu_5392_p2[32'd8];

assign tmp_65_fu_5418_p3 = add_ln82_22_fu_5397_p2[32'd8];

assign tmp_66_fu_5450_p3 = sext_ln81_fu_5446_p1[32'd9];

assign tmp_67_fu_6676_p3 = outcos_4_fu_6659_p9[32'd8];

assign tmp_68_fu_6690_p4 = {{sub_ln13_fu_6684_p2[8:2]}};

assign tmp_6_fu_1102_p4 = {{tx_4_fu_1064_p3[12:6]}};

assign tmp_73_fu_2980_p4 = {{tx_24_fu_2938_p3[7:3]}};

assign tmp_75_fu_3070_p4 = {{tx_25_fu_3032_p3[8:4]}};

assign tmp_77_fu_3938_p4 = {{tx_26_fu_3904_p3[8:5]}};

assign tmp_79_fu_4028_p4 = {{tx_27_fu_3990_p3[8:6]}};

assign tmp_7_fu_1116_p4 = {{ty_4_fu_1072_p3[12:6]}};

assign tmp_80_fu_4042_p4 = {{ty_25_fu_3998_p3[8:6]}};

assign tmp_81_fu_5492_p3 = add_ln78_3_fu_5482_p2[32'd8];

assign tmp_82_fu_5500_p3 = add_ln83_3_fu_5487_p2[32'd8];

assign tmp_83_fu_4096_p4 = {{tx_28_fu_4080_p3[8:7]}};

assign tmp_84_fu_4110_p4 = {{ty_26_fu_4088_p3[8:7]}};

assign tmp_86_fu_5515_p3 = sub_ln77_29_reg_12667[32'd8];

assign tmp_87_fu_5546_p3 = sext_ln77_8_fu_5535_p1[32'd9];

assign tmp_89_fu_5577_p3 = add_ln82_29_fu_5573_p2[32'd8];

assign tmp_90_fu_5602_p3 = sext_ln82_1_fu_5598_p1[32'd9];

assign tmp_91_fu_6745_p3 = outsin_2_fu_6740_p3[32'd8];

assign tmp_92_fu_6759_p4 = {{sub_ln14_fu_6753_p2[8:2]}};

assign tmp_fu_836_p4 = {{tx_1_fu_794_p3[11:3]}};

assign trunc_ln13_3_fu_6710_p4 = {{outcos_4_fu_6659_p9[8:2]}};

assign trunc_ln14_2_fu_6779_p4 = {{outsin_2_fu_6740_p3[8:2]}};

assign trunc_ln14_5_fu_8273_p4 = {{outsin_5_fu_8233_p3[8:2]}};

assign trunc_ln14_8_fu_10676_p4 = {{outsin_8_fu_10636_p3[8:2]}};

assign trunc_ln14_s_fu_11834_p4 = {{outsin_11_fu_11794_p3[8:2]}};

assign trunc_ln42_fu_526_p1 = inabs_fu_518_p3[8:0];

assign trunc_ln57_1_fu_3614_p1 = tz_19_fu_3608_p2[8:0];

assign trunc_ln57_2_fu_3926_p1 = tz_26_fu_3921_p2[8:0];

assign trunc_ln57_3_fu_4496_p1 = tz_37_fu_4490_p2[8:0];

assign trunc_ln57_4_fu_6073_p1 = tz_44_fu_6067_p2[8:0];

assign trunc_ln57_5_fu_7567_p1 = tz_55_fu_7561_p2[8:0];

assign trunc_ln57_6_fu_8712_p1 = tz_62_fu_8706_p2[8:0];

assign trunc_ln57_7_fu_10045_p1 = tz_73_fu_10039_p2[8:0];

assign trunc_ln57_8_fu_11115_p1 = tz_80_fu_11109_p2[8:0];

assign trunc_ln57_fu_1000_p1 = tz_4_fu_994_p2[12:0];

assign trunc_ln71_10_fu_8335_p4 = {{tx_54_fu_8321_p3[8:6]}};

assign trunc_ln71_12_fu_9859_p4 = {{tx_68_fu_9825_p3[8:4]}};

assign trunc_ln71_14_fu_10738_p4 = {{tx_72_fu_10724_p3[8:6]}};

assign trunc_ln71_1_fu_2577_p4 = {{tx_14_fu_2543_p3[8:4]}};

assign trunc_ln71_3_fu_3668_p4 = {{tx_18_fu_3654_p3[8:6]}};

assign trunc_ln71_6_fu_5696_p4 = {{tx_36_fu_5682_p3[8:6]}};

assign trunc_ln71_8_fu_7381_p4 = {{tx_50_fu_7347_p3[8:4]}};

assign trunc_ln71_s_fu_4310_p4 = {{tx_32_fu_4276_p3[8:4]}};

assign trunc_ln72_10_cast_fu_3650_p1 = $signed(trunc_ln72_s_fu_3640_p4);

assign trunc_ln72_118_cast_fu_7275_p1 = ty_45_fu_7268_p3;

assign trunc_ln72_11_fu_2900_p4 = {{ty_21_fu_2855_p3[7:2]}};

assign trunc_ln72_12_fu_2994_p4 = {{ty_22_fu_2950_p3[8:3]}};

assign trunc_ln72_13_fu_3084_p4 = {{ty_23_fu_3040_p3[8:4]}};

assign trunc_ln72_14_cast_fu_2377_p1 = ty_11_fu_2370_p3;

assign trunc_ln72_14_fu_3952_p4 = {{ty_24_fu_3909_p3[8:5]}};

assign trunc_ln72_15_fu_3273_p4 = {{ty_27_fu_3225_p3[7:2]}};

assign trunc_ln72_16_fu_3389_p4 = {{ty_29_fu_3345_p3[8:3]}};

assign trunc_ln72_170_cast_fu_9753_p1 = ty_62_fu_9746_p3;

assign trunc_ln72_17_fu_4324_p4 = {{ty_30_fu_4283_p3[8:4]}};

assign trunc_ln72_1_fu_850_p4 = {{ty_1_fu_806_p3[12:3]}};

assign trunc_ln72_20_fu_4522_p4 = {{ty_33_fu_4474_p3[8:5]}};

assign trunc_ln72_21_fu_5710_p4 = {{ty_34_fu_5689_p3[8:6]}};

assign trunc_ln72_23_fu_4867_p4 = {{ty_38_fu_4819_p3[7:2]}};

assign trunc_ln72_24_fu_4961_p4 = {{ty_39_fu_4917_p3[8:3]}};

assign trunc_ln72_25_cast_fu_3399_p1 = $signed(trunc_ln72_16_fu_3389_p4);

assign trunc_ln72_26_fu_6099_p4 = {{ty_41_fu_6051_p3[8:5]}};

assign trunc_ln72_27_cast_fu_4385_p1 = $signed(trunc_ln72_18_reg_12549);

assign trunc_ln72_27_fu_6414_p4 = {{ty_44_fu_6366_p3[7:2]}};

assign trunc_ln72_28_fu_6530_p4 = {{ty_46_fu_6486_p3[8:3]}};

assign trunc_ln72_29_cast_fu_4532_p1 = $signed(trunc_ln72_20_fu_4522_p4);

assign trunc_ln72_29_fu_7395_p4 = {{ty_47_fu_7354_p3[8:4]}};

assign trunc_ln72_32_fu_7593_p4 = {{ty_50_fu_7545_p3[8:5]}};

assign trunc_ln72_33_fu_8349_p4 = {{ty_51_fu_8328_p3[8:6]}};

assign trunc_ln72_35_fu_7938_p4 = {{ty_55_fu_7890_p3[7:2]}};

assign trunc_ln72_36_fu_8032_p4 = {{ty_56_fu_7988_p3[8:3]}};

assign trunc_ln72_38_fu_8738_p4 = {{ty_58_fu_8690_p3[8:5]}};

assign trunc_ln72_39_fu_9053_p4 = {{ty_61_fu_9005_p3[7:2]}};

assign trunc_ln72_3_fu_1026_p4 = {{ty_3_fu_978_p3[12:5]}};

assign trunc_ln72_40_fu_9169_p4 = {{ty_63_fu_9125_p3[8:3]}};

assign trunc_ln72_41_fu_9873_p4 = {{ty_64_fu_9832_p3[8:4]}};

assign trunc_ln72_44_cast_fu_6540_p1 = $signed(trunc_ln72_28_fu_6530_p4);

assign trunc_ln72_44_fu_10071_p4 = {{ty_67_fu_10023_p3[8:5]}};

assign trunc_ln72_45_fu_10752_p4 = {{ty_68_fu_10731_p3[8:6]}};

assign trunc_ln72_46_cast_fu_7456_p1 = $signed(trunc_ln72_30_reg_12951);

assign trunc_ln72_47_fu_10416_p4 = {{ty_72_fu_10368_p3[7:2]}};

assign trunc_ln72_48_cast_fu_7603_p1 = $signed(trunc_ln72_32_fu_7593_p4);

assign trunc_ln72_48_fu_10510_p4 = {{ty_73_fu_10466_p3[8:3]}};

assign trunc_ln72_4_fu_3682_p4 = {{ty_17_fu_3661_p3[8:6]}};

assign trunc_ln72_50_fu_11141_p4 = {{ty_75_fu_11093_p3[8:5]}};

assign trunc_ln72_5_fu_2345_p4 = {{ty_10_fu_2297_p3[7:2]}};

assign trunc_ln72_63_cast_fu_9179_p1 = $signed(trunc_ln72_40_fu_9169_p4);

assign trunc_ln72_65_cast_fu_9934_p1 = $signed(trunc_ln72_42_reg_13269);

assign trunc_ln72_66_cast_fu_4204_p1 = ty_28_fu_4197_p3;

assign trunc_ln72_67_cast_fu_10081_p1 = $signed(trunc_ln72_44_fu_10071_p4);

assign trunc_ln72_6_cast_fu_2539_p1 = $signed(trunc_ln72_6_fu_2529_p4);

assign trunc_ln72_6_fu_2529_p4 = {{ty_12_fu_2485_p3[8:3]}};

assign trunc_ln72_7_fu_2591_p4 = {{ty_13_fu_2550_p3[8:4]}};

assign trunc_ln72_8_cast_fu_3535_p1 = $signed(trunc_ln72_8_reg_12420);

assign trunc_ln72_s_fu_3640_p4 = {{ty_16_fu_3592_p3[8:5]}};

assign trunc_ln_fu_756_p4 = {{ty_fu_708_p3[11:2]}};

assign tx_11_cast3_fu_2293_p1 = tx_11_fu_2285_p3;

assign tx_11_fu_2285_p3 = ((d_13_fu_2221_p3[0:0] == 1'b1) ? select_ln76_1_fu_2229_p3 : select_ln81_1_fu_2243_p3);

assign tx_12_fu_2359_p3 = ((d_15_reg_12335[0:0] == 1'b1) ? select_ln76_2_fu_2257_p3 : select_ln82_6_fu_2271_p3);

assign tx_13_cast4_fu_2481_p1 = tx_13_fu_2473_p3;

assign tx_13_fu_2473_p3 = ((d_16_fu_2323_p3[0:0] == 1'b1) ? add_ln76_10_fu_2409_p2 : sub_ln81_10_fu_2421_p2);

assign tx_14_fu_2543_p3 = ((d_17_reg_12346[0:0] == 1'b1) ? zext_ln77_fu_2439_p1 : sext_ln82_fu_2459_p1);

assign tx_15_fu_2653_p3 = ((d_18_fu_2507_p3[0:0] == 1'b1) ? add_ln76_12_fu_2605_p2 : sub_ln81_12_fu_2617_p2);

assign tx_16_fu_2689_p3 = ((d_19_fu_2569_p3[0:0] == 1'b1) ? add_ln76_13_fu_2629_p2 : sub_ln81_13_fu_2641_p2);

assign tx_17_fu_3584_p3 = ((d_20_fu_3524_p3[0:0] == 1'b1) ? add_ln76_14_fu_3544_p2 : sub_ln81_14_fu_3554_p2);

assign tx_18_fu_3654_p3 = ((d_21_reg_12437[0:0] == 1'b1) ? add_ln76_15_fu_3564_p2 : sub_ln81_15_fu_3574_p2);

assign tx_19_fu_3744_p3 = ((d_22_fu_3618_p3[0:0] == 1'b1) ? add_ln76_16_fu_3696_p2 : sub_ln81_16_fu_3708_p2);

assign tx_1_cast2_fu_802_p1 = tx_1_fu_794_p3;

assign tx_1_fu_794_p3 = ((d_2_fu_734_p3[0:0] == 1'b1) ? add_ln76_fu_770_p2 : sub_ln81_fu_782_p2);

assign tx_20_fu_3810_p3 = ((d_23_reg_12453[0:0] == 1'b1) ? add_ln76_17_fu_3720_p2 : sub_ln81_17_fu_3732_p2);

assign tx_21_fu_3868_p3 = ((d_24_fu_3774_p3[0:0] == 1'b1) ? add_ln76_18_fu_3844_p2 : sub_ln81_18_fu_3856_p2);

assign tx_23_cast_fu_2851_p1 = tx_23_fu_2844_p3;

assign tx_23_fu_2844_p3 = ((d_28_reg_12366[0:0] == 1'b1) ? select_ln76_4_fu_2816_p3 : select_ln81_2_fu_2830_p3);

assign tx_24_cast_fu_2946_p1 = tx_24_fu_2938_p3;

assign tx_24_fu_2938_p3 = ((d_29_fu_2878_p3[0:0] == 1'b1) ? add_ln76_22_fu_2914_p2 : sub_ln81_23_fu_2926_p2);

assign tx_25_fu_3032_p3 = ((d_30_fu_2972_p3[0:0] == 1'b1) ? add_ln76_23_fu_3008_p2 : sub_ln81_24_fu_3020_p2);

assign tx_26_fu_3904_p3 = ((d_31_reg_12469[0:0] == 1'b1) ? add_ln76_24_reg_12476 : sub_ln81_25_reg_12486);

assign tx_27_fu_3990_p3 = ((d_32_fu_3930_p3[0:0] == 1'b1) ? add_ln76_25_fu_3966_p2 : sub_ln81_26_fu_3978_p2);

assign tx_28_fu_4080_p3 = ((d_33_fu_4020_p3[0:0] == 1'b1) ? add_ln76_26_fu_4056_p2 : sub_ln81_27_fu_4068_p2);

assign tx_29_cast_fu_3221_p1 = tx_29_fu_3213_p3;

assign tx_29_fu_3213_p3 = ((d_36_fu_3138_p3[0:0] == 1'b1) ? select_ln76_6_fu_3185_p3 : select_ln81_3_fu_3199_p3);

assign tx_2_fu_888_p3 = ((d_3_fu_828_p3[0:0] == 1'b1) ? add_ln76_1_fu_864_p2 : sub_ln81_1_fu_876_p2);

assign tx_30_fu_4186_p3 = ((d_38_reg_12504[0:0] == 1'b1) ? select_ln76_7_fu_4158_p3 : select_ln82_19_fu_4172_p3);

assign tx_31_cast_fu_3341_p1 = tx_31_fu_3333_p3;

assign tx_31_fu_3333_p3 = ((d_39_fu_3251_p3[0:0] == 1'b1) ? add_ln76_29_fu_3309_p2 : sub_ln81_30_fu_3321_p2);

assign tx_32_fu_4276_p3 = ((d_40_reg_12515[0:0] == 1'b1) ? zext_ln77_1_fu_4242_p1 : sext_ln82_3_fu_4262_p1);

assign tx_33_fu_3427_p3 = ((d_41_fu_3367_p3[0:0] == 1'b1) ? add_ln76_31_fu_3403_p2 : sub_ln81_32_fu_3415_p2);

assign tx_34_fu_4388_p3 = ((d_42_fu_4302_p3[0:0] == 1'b1) ? add_ln76_32_fu_4338_p2 : sub_ln81_33_fu_4350_p2);

assign tx_35_fu_4466_p3 = ((d_43_fu_4374_p3[0:0] == 1'b1) ? add_ln76_33_fu_4446_p2 : sub_ln81_34_fu_4456_p2);

assign tx_36_fu_5682_p3 = ((d_44_reg_12701[0:0] == 1'b1) ? add_ln76_34_fu_5662_p2 : sub_ln81_35_fu_5672_p2);

assign tx_37_fu_4594_p3 = ((d_45_fu_4500_p3[0:0] == 1'b1) ? add_ln76_35_fu_4558_p2 : sub_ln81_36_fu_4570_p2);

assign tx_38_fu_5748_p3 = ((d_46_reg_12717[0:0] == 1'b1) ? add_ln76_36_fu_5724_p2 : sub_ln81_37_fu_5736_p2);

assign tx_39_fu_4708_p3 = ((d_47_fu_4624_p3[0:0] == 1'b1) ? add_ln76_37_fu_4684_p2 : sub_ln81_38_fu_4696_p2);

assign tx_3_fu_970_p3 = ((d_4_fu_936_p3[0:0] == 1'b1) ? add_ln76_2_fu_950_p2 : sub_ln81_2_fu_960_p2);

assign tx_41_cast_fu_4815_p1 = tx_41_fu_4807_p3;

assign tx_41_fu_4807_p3 = ((d_51_fu_4771_p3[0:0] == 1'b1) ? select_ln76_9_fu_4779_p3 : select_ln81_4_fu_4793_p3);

assign tx_42_cast_fu_4913_p1 = tx_42_fu_4905_p3;

assign tx_42_fu_4905_p3 = ((d_52_fu_4845_p3[0:0] == 1'b1) ? add_ln76_41_fu_4881_p2 : sub_ln81_43_fu_4893_p2);

assign tx_43_fu_4999_p3 = ((d_53_fu_4939_p3[0:0] == 1'b1) ? add_ln76_42_fu_4975_p2 : sub_ln81_44_fu_4987_p2);

assign tx_44_fu_6043_p3 = ((d_54_fu_6009_p3[0:0] == 1'b1) ? add_ln76_43_fu_6023_p2 : sub_ln81_45_fu_6033_p2);

assign tx_45_fu_6137_p3 = ((d_55_fu_6077_p3[0:0] == 1'b1) ? add_ln76_44_fu_6113_p2 : sub_ln81_46_fu_6125_p2);

assign tx_46_fu_6227_p3 = ((d_56_fu_6167_p3[0:0] == 1'b1) ? add_ln76_45_fu_6203_p2 : sub_ln81_47_fu_6215_p2);

assign tx_47_cast_fu_6362_p1 = tx_47_fu_6354_p3;

assign tx_47_fu_6354_p3 = ((d_59_fu_6279_p3[0:0] == 1'b1) ? select_ln76_11_fu_6326_p3 : select_ln81_5_fu_6340_p3);

assign tx_48_fu_7257_p3 = ((d_61_reg_12906[0:0] == 1'b1) ? select_ln76_12_fu_7229_p3 : select_ln82_24_fu_7243_p3);

assign tx_49_cast_fu_6482_p1 = tx_49_fu_6474_p3;

assign tx_49_fu_6474_p3 = ((d_62_fu_6392_p3[0:0] == 1'b1) ? add_ln76_48_fu_6450_p2 : sub_ln81_50_fu_6462_p2);

assign tx_4_fu_1064_p3 = ((d_5_fu_1004_p3[0:0] == 1'b1) ? add_ln76_3_fu_1040_p2 : sub_ln81_3_fu_1052_p2);

assign tx_50_fu_7347_p3 = ((d_63_reg_12917[0:0] == 1'b1) ? zext_ln77_2_fu_7313_p1 : sext_ln82_6_fu_7333_p1);

assign tx_51_fu_6568_p3 = ((d_64_fu_6508_p3[0:0] == 1'b1) ? add_ln76_50_fu_6544_p2 : sub_ln81_52_fu_6556_p2);

assign tx_52_fu_7459_p3 = ((d_65_fu_7373_p3[0:0] == 1'b1) ? add_ln76_51_fu_7409_p2 : sub_ln81_53_fu_7421_p2);

assign tx_53_fu_7537_p3 = ((d_66_fu_7445_p3[0:0] == 1'b1) ? add_ln76_52_fu_7517_p2 : sub_ln81_54_fu_7527_p2);

assign tx_54_fu_8321_p3 = ((d_67_reg_13021[0:0] == 1'b1) ? add_ln76_53_fu_8301_p2 : sub_ln81_55_fu_8311_p2);

assign tx_55_fu_7665_p3 = ((d_68_fu_7571_p3[0:0] == 1'b1) ? add_ln76_54_fu_7629_p2 : sub_ln81_56_fu_7641_p2);

assign tx_56_fu_8387_p3 = ((d_69_reg_13037[0:0] == 1'b1) ? add_ln76_55_fu_8363_p2 : sub_ln81_57_fu_8375_p2);

assign tx_57_fu_7779_p3 = ((d_70_fu_7695_p3[0:0] == 1'b1) ? add_ln76_56_fu_7755_p2 : sub_ln81_58_fu_7767_p2);

assign tx_59_cast_fu_7886_p1 = tx_59_fu_7878_p3;

assign tx_59_fu_7878_p3 = ((d_74_fu_7842_p3[0:0] == 1'b1) ? select_ln76_14_fu_7850_p3 : select_ln81_6_fu_7864_p3);

assign tx_5_fu_1154_p3 = ((d_6_fu_1094_p3[0:0] == 1'b1) ? add_ln76_4_fu_1130_p2 : sub_ln81_4_fu_1142_p2);

assign tx_60_cast_fu_7984_p1 = tx_60_fu_7976_p3;

assign tx_60_fu_7976_p3 = ((d_75_fu_7916_p3[0:0] == 1'b1) ? add_ln76_60_fu_7952_p2 : sub_ln81_63_fu_7964_p2);

assign tx_61_fu_8070_p3 = ((d_76_fu_8010_p3[0:0] == 1'b1) ? add_ln76_61_fu_8046_p2 : sub_ln81_64_fu_8058_p2);

assign tx_62_fu_8682_p3 = ((d_77_fu_8648_p3[0:0] == 1'b1) ? add_ln76_62_fu_8662_p2 : sub_ln81_65_fu_8672_p2);

assign tx_63_fu_8776_p3 = ((d_78_fu_8716_p3[0:0] == 1'b1) ? add_ln76_63_fu_8752_p2 : sub_ln81_66_fu_8764_p2);

assign tx_64_fu_8866_p3 = ((d_79_fu_8806_p3[0:0] == 1'b1) ? add_ln76_64_fu_8842_p2 : sub_ln81_67_fu_8854_p2);

assign tx_65_cast_fu_9001_p1 = tx_65_fu_8993_p3;

assign tx_65_fu_8993_p3 = ((d_82_fu_8918_p3[0:0] == 1'b1) ? select_ln76_16_fu_8965_p3 : select_ln81_7_fu_8979_p3);

assign tx_66_fu_9735_p3 = ((d_84_reg_13224[0:0] == 1'b1) ? select_ln76_17_fu_9707_p3 : select_ln82_29_fu_9721_p3);

assign tx_67_cast_fu_9121_p1 = tx_67_fu_9113_p3;

assign tx_67_fu_9113_p3 = ((d_85_fu_9031_p3[0:0] == 1'b1) ? add_ln76_67_fu_9089_p2 : sub_ln81_70_fu_9101_p2);

assign tx_68_fu_9825_p3 = ((d_86_reg_13235[0:0] == 1'b1) ? zext_ln77_3_fu_9791_p1 : sext_ln82_9_fu_9811_p1);

assign tx_69_fu_9207_p3 = ((d_87_fu_9147_p3[0:0] == 1'b1) ? add_ln76_69_fu_9183_p2 : sub_ln81_72_fu_9195_p2);

assign tx_6_fu_1236_p3 = ((d_7_fu_1202_p3[0:0] == 1'b1) ? add_ln76_5_fu_1216_p2 : sub_ln81_5_fu_1226_p2);

assign tx_70_fu_9937_p3 = ((d_88_fu_9851_p3[0:0] == 1'b1) ? add_ln76_70_fu_9887_p2 : sub_ln81_73_fu_9899_p2);

assign tx_71_fu_10015_p3 = ((d_89_fu_9923_p3[0:0] == 1'b1) ? add_ln76_71_fu_9995_p2 : sub_ln81_74_fu_10005_p2);

assign tx_72_fu_10724_p3 = ((d_90_reg_13349[0:0] == 1'b1) ? add_ln76_72_fu_10704_p2 : sub_ln81_75_fu_10714_p2);

assign tx_73_fu_10143_p3 = ((d_91_fu_10049_p3[0:0] == 1'b1) ? add_ln76_73_fu_10107_p2 : sub_ln81_76_fu_10119_p2);

assign tx_74_fu_10790_p3 = ((d_92_reg_13365[0:0] == 1'b1) ? add_ln76_74_fu_10766_p2 : sub_ln81_77_fu_10778_p2);

assign tx_75_fu_10257_p3 = ((d_93_fu_10173_p3[0:0] == 1'b1) ? add_ln76_75_fu_10233_p2 : sub_ln81_78_fu_10245_p2);

assign tx_77_cast_fu_10364_p1 = tx_77_fu_10356_p3;

assign tx_77_fu_10356_p3 = ((d_97_fu_10320_p3[0:0] == 1'b1) ? select_ln76_19_fu_10328_p3 : select_ln81_8_fu_10342_p3);

assign tx_78_cast_fu_10462_p1 = tx_78_fu_10454_p3;

assign tx_78_fu_10454_p3 = ((d_98_fu_10394_p3[0:0] == 1'b1) ? add_ln76_79_fu_10430_p2 : sub_ln81_83_fu_10442_p2);

assign tx_79_fu_10548_p3 = ((d_99_fu_10488_p3[0:0] == 1'b1) ? add_ln76_80_fu_10524_p2 : sub_ln81_84_fu_10536_p2);

assign tx_7_fu_1326_p3 = ((d_8_fu_1266_p3[0:0] == 1'b1) ? add_ln76_6_fu_1302_p2 : sub_ln81_6_fu_1314_p2);

assign tx_80_fu_11085_p3 = ((d_100_fu_11051_p3[0:0] == 1'b1) ? add_ln76_81_fu_11065_p2 : sub_ln81_85_fu_11075_p2);

assign tx_81_fu_11179_p3 = ((d_101_fu_11119_p3[0:0] == 1'b1) ? add_ln76_82_fu_11155_p2 : sub_ln81_86_fu_11167_p2);

assign tx_82_fu_11269_p3 = ((d_102_fu_11209_p3[0:0] == 1'b1) ? add_ln76_83_fu_11245_p2 : sub_ln81_87_fu_11257_p2);

assign tx_83_fu_1750_p3 = ((d_11_fu_1743_p3[0:0] == 1'b1) ? add_ln76_9_reg_12224 : add_ln81_reg_12229);

assign tx_84_fu_5468_p3 = ((d_26_fu_5293_p3[0:0] == 1'b1) ? add_ln76_21_fu_5386_p2 : add_ln81_1_fu_5462_p2);

assign tx_85_fu_5983_p3 = ((d_49_fu_5808_p3[0:0] == 1'b1) ? add_ln76_40_fu_5901_p2 : add_ln81_2_fu_5977_p2);

assign tx_86_fu_8622_p3 = ((d_72_fu_8447_p3[0:0] == 1'b1) ? add_ln76_59_fu_8540_p2 : add_ln81_3_fu_8616_p2);

assign tx_87_fu_11025_p3 = ((d_95_fu_10850_p3[0:0] == 1'b1) ? add_ln76_78_fu_10943_p2 : add_ln81_4_fu_11019_p2);

assign tx_8_fu_1416_p3 = ((d_9_fu_1356_p3[0:0] == 1'b1) ? add_ln76_7_fu_1392_p2 : sub_ln81_7_fu_1404_p2);

assign tx_9_fu_1500_p3 = ((d_10_reg_12207[0:0] == 1'b1) ? add_ln76_8_fu_1480_p2 : sub_ln81_8_fu_1490_p2);

assign tx_cast1_fu_704_p1 = tx_fu_696_p3;

assign tx_fu_696_p3 = ((d_1_fu_660_p3[0:0] == 1'b1) ? select_ln76_fu_668_p3 : select_ln81_fu_682_p3);

assign ty_105_cast_fu_7898_p1 = ty_55_fu_7890_p3;

assign ty_10_cast_fu_2305_p1 = ty_10_fu_2297_p3;

assign ty_10_fu_2297_p3 = ((d_13_fu_2221_p3[0:0] == 1'b1) ? select_ln77_1_fu_2236_p3 : select_ln82_1_fu_2250_p3);

assign ty_11_fu_2370_p3 = ((d_15_reg_12335[0:0] == 1'b1) ? select_ln82_3_fu_2264_p3 : select_ln82_2_fu_2278_p3);

assign ty_121_cast_fu_9013_p1 = ty_61_fu_9005_p3;

assign ty_12_fu_2485_p3 = ((d_16_fu_2323_p3[0:0] == 1'b1) ? sub_ln77_11_fu_2415_p2 : add_ln82_11_fu_2427_p2);

assign ty_13_fu_2550_p3 = ((d_17_reg_12346[0:0] == 1'b1) ? sext_ln78_fu_2449_p1 : zext_ln83_fu_2469_p1);

assign ty_142_cast_fu_10376_p1 = ty_72_fu_10368_p3;

assign ty_14_fu_2661_p3 = ((d_18_fu_2507_p3[0:0] == 1'b1) ? sub_ln77_13_fu_2611_p2 : add_ln82_13_fu_2623_p2);

assign ty_15_fu_2697_p3 = ((d_19_fu_2569_p3[0:0] == 1'b1) ? sub_ln77_14_fu_2635_p2 : add_ln82_14_fu_2647_p2);

assign ty_16_fu_3592_p3 = ((d_20_fu_3524_p3[0:0] == 1'b1) ? sub_ln77_15_fu_3549_p2 : add_ln82_15_fu_3559_p2);

assign ty_17_fu_3661_p3 = ((d_21_reg_12437[0:0] == 1'b1) ? sub_ln77_16_fu_3569_p2 : add_ln82_16_fu_3579_p2);

assign ty_18_fu_3752_p3 = ((d_22_fu_3618_p3[0:0] == 1'b1) ? sub_ln77_17_fu_3702_p2 : add_ln82_17_fu_3714_p2);

assign ty_19_fu_3817_p3 = ((d_23_reg_12453[0:0] == 1'b1) ? sub_ln77_18_fu_3726_p2 : add_ln82_18_fu_3738_p2);

assign ty_1_fu_806_p3 = ((d_2_fu_734_p3[0:0] == 1'b1) ? sub_ln77_fu_776_p2 : add_ln82_fu_788_p2);

assign ty_20_fu_3876_p3 = ((d_24_fu_3774_p3[0:0] == 1'b1) ? sub_ln77_19_fu_3850_p2 : add_ln82_19_fu_3862_p2);

assign ty_21_fu_2855_p3 = ((d_28_reg_12366[0:0] == 1'b1) ? select_ln77_2_fu_2823_p3 : select_ln82_4_fu_2837_p3);

assign ty_22_fu_2950_p3 = ((d_29_fu_2878_p3[0:0] == 1'b1) ? sub_ln77_24_fu_2920_p2 : add_ln82_24_fu_2932_p2);

assign ty_23_fu_3040_p3 = ((d_30_fu_2972_p3[0:0] == 1'b1) ? sub_ln77_25_fu_3014_p2 : add_ln82_25_fu_3026_p2);

assign ty_24_fu_3909_p3 = ((d_31_reg_12469[0:0] == 1'b1) ? sub_ln77_26_reg_12481 : add_ln82_26_reg_12491);

assign ty_25_fu_3998_p3 = ((d_32_fu_3930_p3[0:0] == 1'b1) ? sub_ln77_27_fu_3972_p2 : add_ln82_27_fu_3984_p2);

assign ty_26_fu_4088_p3 = ((d_33_fu_4020_p3[0:0] == 1'b1) ? sub_ln77_28_fu_4062_p2 : add_ln82_28_fu_4074_p2);

assign ty_27_fu_3225_p3 = ((d_36_fu_3138_p3[0:0] == 1'b1) ? select_ln77_3_fu_3192_p3 : select_ln82_5_fu_3206_p3);

assign ty_28_fu_4197_p3 = ((d_38_reg_12504[0:0] == 1'b1) ? select_ln82_18_fu_4165_p3 : select_ln82_7_fu_4179_p3);

assign ty_29_fu_3345_p3 = ((d_39_fu_3251_p3[0:0] == 1'b1) ? sub_ln77_32_fu_3315_p2 : add_ln82_31_fu_3327_p2);

assign ty_2_fu_896_p3 = ((d_3_fu_828_p3[0:0] == 1'b1) ? sub_ln77_1_fu_870_p2 : add_ln82_1_fu_882_p2);

assign ty_30_fu_4283_p3 = ((d_40_reg_12515[0:0] == 1'b1) ? sext_ln78_1_fu_4252_p1 : zext_ln83_1_fu_4272_p1);

assign ty_31_cast_fu_2862_p1 = ty_21_fu_2855_p3;

assign ty_31_fu_3435_p3 = ((d_41_fu_3367_p3[0:0] == 1'b1) ? sub_ln77_34_fu_3409_p2 : add_ln82_33_fu_3421_p2);

assign ty_32_fu_4396_p3 = ((d_42_fu_4302_p3[0:0] == 1'b1) ? sub_ln77_35_fu_4344_p2 : add_ln82_34_fu_4356_p2);

assign ty_33_fu_4474_p3 = ((d_43_fu_4374_p3[0:0] == 1'b1) ? sub_ln77_36_fu_4451_p2 : add_ln82_35_fu_4461_p2);

assign ty_34_fu_5689_p3 = ((d_44_reg_12701[0:0] == 1'b1) ? sub_ln77_37_fu_5667_p2 : add_ln82_36_fu_5677_p2);

assign ty_35_fu_4602_p3 = ((d_45_fu_4500_p3[0:0] == 1'b1) ? sub_ln77_38_fu_4564_p2 : add_ln82_37_fu_4576_p2);

assign ty_36_fu_5755_p3 = ((d_46_reg_12717[0:0] == 1'b1) ? sub_ln77_39_fu_5730_p2 : add_ln82_38_fu_5742_p2);

assign ty_37_fu_4716_p3 = ((d_47_fu_4624_p3[0:0] == 1'b1) ? sub_ln77_40_fu_4690_p2 : add_ln82_39_fu_4702_p2);

assign ty_38_fu_4819_p3 = ((d_51_fu_4771_p3[0:0] == 1'b1) ? select_ln77_4_fu_4786_p3 : select_ln82_8_fu_4800_p3);

assign ty_39_fu_4917_p3 = ((d_52_fu_4845_p3[0:0] == 1'b1) ? sub_ln77_45_fu_4887_p2 : add_ln82_44_fu_4899_p2);

assign ty_3_fu_978_p3 = ((d_4_fu_936_p3[0:0] == 1'b1) ? sub_ln77_2_fu_955_p2 : add_ln82_2_fu_965_p2);

assign ty_40_fu_5007_p3 = ((d_53_fu_4939_p3[0:0] == 1'b1) ? sub_ln77_46_fu_4981_p2 : add_ln82_45_fu_4993_p2);

assign ty_41_fu_6051_p3 = ((d_54_fu_6009_p3[0:0] == 1'b1) ? sub_ln77_47_fu_6028_p2 : add_ln82_46_fu_6038_p2);

assign ty_42_fu_6145_p3 = ((d_55_fu_6077_p3[0:0] == 1'b1) ? sub_ln77_48_fu_6119_p2 : add_ln82_47_fu_6131_p2);

assign ty_43_fu_6235_p3 = ((d_56_fu_6167_p3[0:0] == 1'b1) ? sub_ln77_49_fu_6209_p2 : add_ln82_48_fu_6221_p2);

assign ty_44_fu_6366_p3 = ((d_59_fu_6279_p3[0:0] == 1'b1) ? select_ln77_5_fu_6333_p3 : select_ln82_9_fu_6347_p3);

assign ty_45_fu_7268_p3 = ((d_61_reg_12906[0:0] == 1'b1) ? select_ln82_23_fu_7236_p3 : select_ln82_11_fu_7250_p3);

assign ty_46_fu_6486_p3 = ((d_62_fu_6392_p3[0:0] == 1'b1) ? sub_ln77_53_fu_6456_p2 : add_ln82_51_fu_6468_p2);

assign ty_47_cast_fu_3233_p1 = ty_27_fu_3225_p3;

assign ty_47_fu_7354_p3 = ((d_63_reg_12917[0:0] == 1'b1) ? sext_ln78_2_fu_7323_p1 : zext_ln83_2_fu_7343_p1);

assign ty_48_fu_6576_p3 = ((d_64_fu_6508_p3[0:0] == 1'b1) ? sub_ln77_55_fu_6550_p2 : add_ln82_53_fu_6562_p2);

assign ty_49_fu_7467_p3 = ((d_65_fu_7373_p3[0:0] == 1'b1) ? sub_ln77_56_fu_7415_p2 : add_ln82_54_fu_7427_p2);

assign ty_4_fu_1072_p3 = ((d_5_fu_1004_p3[0:0] == 1'b1) ? sub_ln77_3_fu_1046_p2 : add_ln82_3_fu_1058_p2);

assign ty_50_fu_7545_p3 = ((d_66_fu_7445_p3[0:0] == 1'b1) ? sub_ln77_57_fu_7522_p2 : add_ln82_55_fu_7532_p2);

assign ty_51_fu_8328_p3 = ((d_67_reg_13021[0:0] == 1'b1) ? sub_ln77_58_fu_8306_p2 : add_ln82_56_fu_8316_p2);

assign ty_52_fu_7673_p3 = ((d_68_fu_7571_p3[0:0] == 1'b1) ? sub_ln77_59_fu_7635_p2 : add_ln82_57_fu_7647_p2);

assign ty_53_fu_8394_p3 = ((d_69_reg_13037[0:0] == 1'b1) ? sub_ln77_60_fu_8369_p2 : add_ln82_58_fu_8381_p2);

assign ty_54_fu_7787_p3 = ((d_70_fu_7695_p3[0:0] == 1'b1) ? sub_ln77_61_fu_7761_p2 : add_ln82_59_fu_7773_p2);

assign ty_55_fu_7890_p3 = ((d_74_fu_7842_p3[0:0] == 1'b1) ? select_ln77_6_fu_7857_p3 : select_ln82_12_fu_7871_p3);

assign ty_56_fu_7988_p3 = ((d_75_fu_7916_p3[0:0] == 1'b1) ? sub_ln77_66_fu_7958_p2 : add_ln82_64_fu_7970_p2);

assign ty_57_fu_8078_p3 = ((d_76_fu_8010_p3[0:0] == 1'b1) ? sub_ln77_67_fu_8052_p2 : add_ln82_65_fu_8064_p2);

assign ty_58_fu_8690_p3 = ((d_77_fu_8648_p3[0:0] == 1'b1) ? sub_ln77_68_fu_8667_p2 : add_ln82_66_fu_8677_p2);

assign ty_59_fu_8784_p3 = ((d_78_fu_8716_p3[0:0] == 1'b1) ? sub_ln77_69_fu_8758_p2 : add_ln82_67_fu_8770_p2);

assign ty_5_fu_1162_p3 = ((d_6_fu_1094_p3[0:0] == 1'b1) ? sub_ln77_4_fu_1136_p2 : add_ln82_4_fu_1148_p2);

assign ty_60_fu_8874_p3 = ((d_79_fu_8806_p3[0:0] == 1'b1) ? sub_ln77_70_fu_8848_p2 : add_ln82_68_fu_8860_p2);

assign ty_61_fu_9005_p3 = ((d_82_fu_8918_p3[0:0] == 1'b1) ? select_ln77_7_fu_8972_p3 : select_ln82_13_fu_8986_p3);

assign ty_62_fu_9746_p3 = ((d_84_reg_13224[0:0] == 1'b1) ? select_ln82_28_fu_9714_p3 : select_ln82_15_fu_9728_p3);

assign ty_63_fu_9125_p3 = ((d_85_fu_9031_p3[0:0] == 1'b1) ? sub_ln77_74_fu_9095_p2 : add_ln82_71_fu_9107_p2);

assign ty_64_fu_9832_p3 = ((d_86_reg_13235[0:0] == 1'b1) ? sext_ln78_3_fu_9801_p1 : zext_ln83_3_fu_9821_p1);

assign ty_65_fu_9215_p3 = ((d_87_fu_9147_p3[0:0] == 1'b1) ? sub_ln77_76_fu_9189_p2 : add_ln82_73_fu_9201_p2);

assign ty_66_fu_9945_p3 = ((d_88_fu_9851_p3[0:0] == 1'b1) ? sub_ln77_77_fu_9893_p2 : add_ln82_74_fu_9905_p2);

assign ty_67_fu_10023_p3 = ((d_89_fu_9923_p3[0:0] == 1'b1) ? sub_ln77_78_fu_10000_p2 : add_ln82_75_fu_10010_p2);

assign ty_68_cast_fu_4827_p1 = ty_38_fu_4819_p3;

assign ty_68_fu_10731_p3 = ((d_90_reg_13349[0:0] == 1'b1) ? sub_ln77_79_fu_10709_p2 : add_ln82_76_fu_10719_p2);

assign ty_69_fu_10151_p3 = ((d_91_fu_10049_p3[0:0] == 1'b1) ? sub_ln77_80_fu_10113_p2 : add_ln82_77_fu_10125_p2);

assign ty_6_fu_1244_p3 = ((d_7_fu_1202_p3[0:0] == 1'b1) ? sub_ln77_5_fu_1221_p2 : add_ln82_5_fu_1231_p2);

assign ty_70_fu_10797_p3 = ((d_92_reg_13365[0:0] == 1'b1) ? sub_ln77_81_fu_10772_p2 : add_ln82_78_fu_10784_p2);

assign ty_71_fu_10265_p3 = ((d_93_fu_10173_p3[0:0] == 1'b1) ? sub_ln77_82_fu_10239_p2 : add_ln82_79_fu_10251_p2);

assign ty_72_fu_10368_p3 = ((d_97_fu_10320_p3[0:0] == 1'b1) ? select_ln77_8_fu_10335_p3 : select_ln82_16_fu_10349_p3);

assign ty_73_fu_10466_p3 = ((d_98_fu_10394_p3[0:0] == 1'b1) ? sub_ln77_87_fu_10436_p2 : add_ln82_84_fu_10448_p2);

assign ty_74_fu_10556_p3 = ((d_99_fu_10488_p3[0:0] == 1'b1) ? sub_ln77_88_fu_10530_p2 : add_ln82_85_fu_10542_p2);

assign ty_75_fu_11093_p3 = ((d_100_fu_11051_p3[0:0] == 1'b1) ? sub_ln77_89_fu_11070_p2 : add_ln82_86_fu_11080_p2);

assign ty_76_fu_11187_p3 = ((d_101_fu_11119_p3[0:0] == 1'b1) ? sub_ln77_90_fu_11161_p2 : add_ln82_87_fu_11173_p2);

assign ty_77_fu_11277_p3 = ((d_102_fu_11209_p3[0:0] == 1'b1) ? sub_ln77_91_fu_11251_p2 : add_ln82_88_fu_11263_p2);

assign ty_7_fu_1334_p3 = ((d_8_fu_1266_p3[0:0] == 1'b1) ? sub_ln77_6_fu_1308_p2 : add_ln82_6_fu_1320_p2);

assign ty_84_cast_fu_6374_p1 = ty_44_fu_6366_p3;

assign ty_8_fu_1424_p3 = ((d_9_fu_1356_p3[0:0] == 1'b1) ? sub_ln77_7_fu_1398_p2 : add_ln82_7_fu_1410_p2);

assign ty_9_fu_1507_p3 = ((d_10_reg_12207[0:0] == 1'b1) ? sub_ln77_8_fu_1485_p2 : add_ln82_8_fu_1495_p2);

assign ty_cast_fu_716_p1 = ty_fu_708_p3;

assign ty_fu_708_p3 = ((d_1_fu_660_p3[0:0] == 1'b1) ? select_ln77_fu_675_p3 : select_ln82_fu_689_p3);

assign tz_101_v_cast_fu_6494_p3 = ((d_62_fu_6392_p3[0:0] == 1'b1) ? 10'd31 : 10'd993);

assign tz_102_v_cast_fu_6428_p3 = ((d_61_fu_6318_p3[0:0] == 1'b1) ? 9'd31 : 9'd481);

assign tz_103_v_cast_fu_7433_p3 = ((d_64_reg_12929[0:0] == 1'b1) ? 10'd15 : 10'd1009);

assign tz_104_v_cast_fu_7361_p3 = ((d_63_reg_12917[0:0] == 1'b1) ? 9'd15 : 9'd497);

assign tz_105_v_cast_fu_7553_p3 = ((d_66_fu_7445_p3[0:0] == 1'b1) ? 10'd7 : 10'd1017);

assign tz_106_v_cast_fu_7475_p3 = ((d_65_fu_7373_p3[0:0] == 1'b1) ? 9'd7 : 9'd505);

assign tz_107_v_cast_fu_7681_p3 = ((d_68_fu_7571_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_108_v_cast_fu_7607_p3 = ((d_67_fu_7489_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_10_fu_2215_p2 = ($signed(select_ln75_1_fu_2208_p3) + $signed(sext_ln228_fu_2205_p1));

assign tz_11_fu_2038_p2 = ($signed(zext_ln219_1_fu_2034_p1) + $signed(9'd412));

assign tz_123_v_cast_fu_7902_p3 = ((d_74_fu_7842_p3[0:0] == 1'b1) ? 10'd59 : 10'd965);

assign tz_124_v_cast_fu_7996_p3 = ((d_75_fu_7916_p3[0:0] == 1'b1) ? 10'd31 : 10'd993);

assign tz_125_v_cast_fu_8636_p3 = ((d_76_reg_13086[0:0] == 1'b1) ? 10'd15 : 10'd1009);

assign tz_126_v_cast_fu_8698_p3 = ((d_77_fu_8648_p3[0:0] == 1'b1) ? 10'd7 : 10'd1017);

assign tz_127_v_cast_fu_8792_p3 = ((d_78_fu_8716_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_12_fu_2060_p2 = (select_ln75_2_fu_2052_p3 + zext_ln219_1_fu_2034_p1);

assign tz_13_fu_2317_p2 = (tz_10_fu_2215_p2 + tz_13_v_cast_fu_2309_p3);

assign tz_13_v_cast_fu_2309_p3 = ((d_13_fu_2221_p3[0:0] == 1'b1) ? 10'd59 : 10'd965);

assign tz_142_v_cast_fu_9017_p3 = ((d_82_fu_8918_p3[0:0] == 1'b1) ? 10'd59 : 10'd965);

assign tz_144_v_cast_fu_9133_p3 = ((d_85_fu_9031_p3[0:0] == 1'b1) ? 10'd31 : 10'd993);

assign tz_145_v_cast_fu_9067_p3 = ((d_84_fu_8957_p3[0:0] == 1'b1) ? 9'd31 : 9'd481);

assign tz_146_v_cast_fu_9911_p3 = ((d_87_reg_13247[0:0] == 1'b1) ? 10'd15 : 10'd1009);

assign tz_147_v_cast_fu_9839_p3 = ((d_86_reg_13235[0:0] == 1'b1) ? 9'd15 : 9'd497);

assign tz_148_v_cast_fu_10031_p3 = ((d_89_fu_9923_p3[0:0] == 1'b1) ? 10'd7 : 10'd1017);

assign tz_149_v_cast_fu_9953_p3 = ((d_88_fu_9851_p3[0:0] == 1'b1) ? 9'd7 : 9'd505);

assign tz_14_fu_2082_p2 = (tz_12_fu_2060_p2 + tz_16_v_cast_fu_2074_p3);

assign tz_150_v_cast_fu_10159_p3 = ((d_91_fu_10049_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_151_v_cast_fu_10085_p3 = ((d_90_fu_9967_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_15_fu_2501_p2 = (tz_13_fu_2317_p2 + tz_15_v_cast_fu_2493_p3);

assign tz_15_v_cast_fu_2493_p3 = ((d_16_fu_2323_p3[0:0] == 1'b1) ? 10'd31 : 10'd993);

assign tz_166_v_cast_fu_10380_p3 = ((d_97_fu_10320_p3[0:0] == 1'b1) ? 10'd59 : 10'd965);

assign tz_167_v_cast_fu_10474_p3 = ((d_98_fu_10394_p3[0:0] == 1'b1) ? 10'd31 : 10'd993);

assign tz_168_v_cast_fu_11039_p3 = ((d_99_reg_13414[0:0] == 1'b1) ? 10'd15 : 10'd1009);

assign tz_169_v_cast_fu_11101_p3 = ((d_100_fu_11051_p3[0:0] == 1'b1) ? 10'd7 : 10'd1017);

assign tz_16_fu_2564_p2 = (tz_14_reg_12341 + tz_18_v_cast_fu_2557_p3);

assign tz_16_v_cast_fu_2074_p3 = ((d_15_fu_2066_p3[0:0] == 1'b1) ? 9'd31 : 9'd481);

assign tz_170_v_cast_fu_11195_p3 = ((d_101_fu_11119_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_17_fu_3519_p2 = (tz_15_reg_12393 + tz_17_v_cast_fu_3512_p3);

assign tz_17_v_cast_fu_3512_p3 = ((d_18_reg_12398[0:0] == 1'b1) ? 10'd15 : 10'd1009);

assign tz_18_fu_2713_p2 = (tz_16_fu_2564_p2 + tz_20_v_cast_fu_2705_p3);

assign tz_18_v_cast_fu_2557_p3 = ((d_17_reg_12346[0:0] == 1'b1) ? 9'd15 : 9'd497);

assign tz_19_fu_3608_p2 = (tz_17_fu_3519_p2 + tz_19_v_cast_fu_3600_p3);

assign tz_19_v_cast_fu_3600_p3 = ((d_20_fu_3524_p3[0:0] == 1'b1) ? 10'd7 : 10'd1017);

assign tz_1_fu_728_p2 = (tz_fu_654_p2 + tz_1_v_cast_fu_720_p3);

assign tz_1_v_cast_fu_720_p3 = ((d_1_fu_660_p3[0:0] == 1'b1) ? 14'd949 : 14'd15435);

assign tz_20_fu_2755_p2 = (tz_18_fu_2713_p2 + tz_22_v_cast_fu_2747_p3);

assign tz_20_v_cast_fu_2705_p3 = ((d_19_fu_2569_p3[0:0] == 1'b1) ? 9'd7 : 9'd505);

assign tz_21_fu_3768_p2 = (trunc_ln57_1_fu_3614_p1 + tz_21_v_cast_fu_3760_p3);

assign tz_21_v_cast_fu_3760_p3 = ((d_22_fu_3618_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_22_fu_2123_p2 = ($signed(select_ln75_3_fu_2115_p3) + $signed(sext_ln219_1_fu_2103_p1));

assign tz_22_v_cast_fu_2747_p3 = ((d_21_fu_2719_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_23_fu_2873_p2 = (tz_22_reg_12361 + tz_37_v_cast_fu_2866_p3);

assign tz_24_fu_2966_p2 = (tz_23_fu_2873_p2 + tz_38_v_cast_fu_2958_p3);

assign tz_25_fu_3056_p2 = (tz_24_fu_2966_p2 + tz_39_v_cast_fu_3048_p3);

assign tz_26_fu_3921_p2 = (tz_25_reg_12464 + tz_40_v_cast_fu_3914_p3);

assign tz_27_fu_4014_p2 = (trunc_ln57_2_fu_3926_p1 + tz_41_v_cast_fu_4006_p3);

assign tz_28_fu_3132_p2 = ($signed(select_ln75_4_fu_3125_p3) + $signed(sext_ln228_1_fu_3122_p1));

assign tz_29_fu_3149_p2 = ($signed(zext_ln219_2_fu_3146_p1) + $signed(9'd412));

assign tz_2_fu_822_p2 = (tz_1_fu_728_p2 + tz_2_v_cast_fu_814_p3);

assign tz_2_v_cast_fu_814_p3 = ((d_2_fu_734_p3[0:0] == 1'b1) ? 14'd501 : 14'd15883);

assign tz_30_fu_3171_p2 = (select_ln75_5_fu_3163_p3 + zext_ln219_2_fu_3146_p1);

assign tz_31_fu_3245_p2 = (tz_28_fu_3132_p2 + tz_56_v_cast_fu_3237_p3);

assign tz_32_fu_3295_p2 = (tz_30_fu_3171_p2 + tz_59_v_cast_fu_3287_p3);

assign tz_33_fu_3361_p2 = (tz_31_fu_3245_p2 + tz_58_v_cast_fu_3353_p3);

assign tz_34_fu_4297_p2 = (tz_32_reg_12510 + tz_61_v_cast_fu_4290_p3);

assign tz_35_fu_4369_p2 = (tz_33_reg_12522 + tz_60_v_cast_fu_4362_p3);

assign tz_36_fu_4412_p2 = (tz_34_fu_4297_p2 + tz_63_v_cast_fu_4404_p3);

assign tz_37_fu_4490_p2 = (tz_35_fu_4369_p2 + tz_62_v_cast_fu_4482_p3);

assign tz_37_v_cast_fu_2866_p3 = ((d_28_reg_12366[0:0] == 1'b1) ? 10'd59 : 10'd965);

assign tz_38_fu_4544_p2 = (tz_36_fu_4412_p2 + tz_65_v_cast_fu_4536_p3);

assign tz_38_v_cast_fu_2958_p3 = ((d_29_fu_2878_p3[0:0] == 1'b1) ? 10'd31 : 10'd993);

assign tz_39_fu_4618_p2 = (trunc_ln57_3_fu_4496_p1 + tz_64_v_cast_fu_4610_p3);

assign tz_39_v_cast_fu_3048_p3 = ((d_30_fu_2972_p3[0:0] == 1'b1) ? 10'd15 : 10'd1009);

assign tz_3_fu_931_p2 = (tz_2_reg_12125 + tz_3_v_cast_fu_924_p3);

assign tz_3_v_cast_fu_924_p3 = ((d_3_reg_12130[0:0] == 1'b1) ? 14'd254 : 14'd16130);

assign tz_40_fu_4765_p2 = ($signed(select_ln75_6_fu_4758_p3) + $signed(sext_ln219_2_fu_4755_p1));

assign tz_40_v_cast_fu_3914_p3 = ((d_31_reg_12469[0:0] == 1'b1) ? 10'd7 : 10'd1017);

assign tz_41_fu_4839_p2 = (tz_40_fu_4765_p2 + tz_80_v_cast_fu_4831_p3);

assign tz_41_v_cast_fu_4006_p3 = ((d_32_fu_3930_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_42_fu_4933_p2 = (tz_41_fu_4839_p2 + tz_81_v_cast_fu_4925_p3);

assign tz_43_fu_6004_p2 = (tz_42_reg_12761 + tz_82_v_cast_fu_5997_p3);

assign tz_44_fu_6067_p2 = (tz_43_fu_6004_p2 + tz_83_v_cast_fu_6059_p3);

assign tz_45_fu_6161_p2 = (trunc_ln57_4_fu_6073_p1 + tz_84_v_cast_fu_6153_p3);

assign tz_46_fu_6273_p2 = ($signed(select_ln75_7_fu_6266_p3) + $signed(sext_ln228_2_fu_6263_p1));

assign tz_47_fu_6290_p2 = ($signed(zext_ln219_3_fu_6287_p1) + $signed(9'd412));

assign tz_48_fu_6312_p2 = (select_ln75_8_fu_6304_p3 + zext_ln219_3_fu_6287_p1);

assign tz_49_fu_6386_p2 = (tz_46_fu_6273_p2 + tz_99_v_cast_fu_6378_p3);

assign tz_4_fu_994_p2 = (tz_3_fu_931_p2 + tz_4_v_cast_fu_986_p3);

assign tz_4_v_cast_fu_986_p3 = ((d_4_fu_936_p3[0:0] == 1'b1) ? 14'd127 : 14'd16257);

assign tz_50_fu_6436_p2 = (tz_48_fu_6312_p2 + tz_102_v_cast_fu_6428_p3);

assign tz_51_fu_6502_p2 = (tz_49_fu_6386_p2 + tz_101_v_cast_fu_6494_p3);

assign tz_52_fu_7368_p2 = (tz_50_reg_12912 + tz_104_v_cast_fu_7361_p3);

assign tz_53_fu_7440_p2 = (tz_51_reg_12924 + tz_103_v_cast_fu_7433_p3);

assign tz_54_fu_7483_p2 = (tz_52_fu_7368_p2 + tz_106_v_cast_fu_7475_p3);

assign tz_55_fu_7561_p2 = (tz_53_fu_7440_p2 + tz_105_v_cast_fu_7553_p3);

assign tz_56_fu_7615_p2 = (tz_54_fu_7483_p2 + tz_108_v_cast_fu_7607_p3);

assign tz_56_v_cast_fu_3237_p3 = ((d_36_fu_3138_p3[0:0] == 1'b1) ? 10'd59 : 10'd965);

assign tz_57_fu_7689_p2 = (trunc_ln57_5_fu_7567_p1 + tz_107_v_cast_fu_7681_p3);

assign tz_58_fu_7836_p2 = ($signed(select_ln75_9_fu_7829_p3) + $signed(sext_ln219_3_fu_7826_p1));

assign tz_58_v_cast_fu_3353_p3 = ((d_39_fu_3251_p3[0:0] == 1'b1) ? 10'd31 : 10'd993);

assign tz_59_fu_7910_p2 = (tz_58_fu_7836_p2 + tz_123_v_cast_fu_7902_p3);

assign tz_59_v_cast_fu_3287_p3 = ((d_38_fu_3177_p3[0:0] == 1'b1) ? 9'd31 : 9'd481);

assign tz_5_fu_1088_p2 = (trunc_ln57_fu_1000_p1 + tz_5_v_cast_fu_1080_p3);

assign tz_5_v_cast_fu_1080_p3 = ((d_5_fu_1004_p3[0:0] == 1'b1) ? 13'd63 : 13'd8129);

assign tz_60_fu_8004_p2 = (tz_59_fu_7910_p2 + tz_124_v_cast_fu_7996_p3);

assign tz_60_v_cast_fu_4362_p3 = ((d_41_reg_12527[0:0] == 1'b1) ? 10'd15 : 10'd1009);

assign tz_61_fu_8643_p2 = (tz_60_reg_13081 + tz_125_v_cast_fu_8636_p3);

assign tz_61_v_cast_fu_4290_p3 = ((d_40_reg_12515[0:0] == 1'b1) ? 9'd15 : 9'd497);

assign tz_62_fu_8706_p2 = (tz_61_fu_8643_p2 + tz_126_v_cast_fu_8698_p3);

assign tz_62_v_cast_fu_4482_p3 = ((d_43_fu_4374_p3[0:0] == 1'b1) ? 10'd7 : 10'd1017);

assign tz_63_fu_8800_p2 = (trunc_ln57_6_fu_8712_p1 + tz_127_v_cast_fu_8792_p3);

assign tz_63_v_cast_fu_4404_p3 = ((d_42_fu_4302_p3[0:0] == 1'b1) ? 9'd7 : 9'd505);

assign tz_64_fu_8912_p2 = ($signed(select_ln75_10_fu_8905_p3) + $signed(sext_ln228_3_fu_8902_p1));

assign tz_64_v_cast_fu_4610_p3 = ((d_45_fu_4500_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_65_fu_8929_p2 = ($signed(zext_ln219_4_fu_8926_p1) + $signed(9'd412));

assign tz_65_v_cast_fu_4536_p3 = ((d_44_fu_4418_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_66_fu_8951_p2 = (select_ln75_11_fu_8943_p3 + zext_ln219_4_fu_8926_p1);

assign tz_67_fu_9025_p2 = (tz_64_fu_8912_p2 + tz_142_v_cast_fu_9017_p3);

assign tz_68_fu_9075_p2 = (tz_66_fu_8951_p2 + tz_145_v_cast_fu_9067_p3);

assign tz_69_fu_9141_p2 = (tz_67_fu_9025_p2 + tz_144_v_cast_fu_9133_p3);

assign tz_6_fu_1197_p2 = (tz_5_reg_12157 + tz_6_v_cast_fu_1190_p3);

assign tz_6_v_cast_fu_1190_p3 = ((d_6_reg_12162[0:0] == 1'b1) ? 13'd31 : 13'd8161);

assign tz_70_fu_9846_p2 = (tz_68_reg_13230 + tz_147_v_cast_fu_9839_p3);

assign tz_71_fu_9918_p2 = (tz_69_reg_13242 + tz_146_v_cast_fu_9911_p3);

assign tz_72_fu_9961_p2 = (tz_70_fu_9846_p2 + tz_149_v_cast_fu_9953_p3);

assign tz_73_fu_10039_p2 = (tz_71_fu_9918_p2 + tz_148_v_cast_fu_10031_p3);

assign tz_74_fu_10093_p2 = (tz_72_fu_9961_p2 + tz_151_v_cast_fu_10085_p3);

assign tz_75_fu_10167_p2 = (trunc_ln57_7_fu_10045_p1 + tz_150_v_cast_fu_10159_p3);

assign tz_76_fu_10314_p2 = ($signed(select_ln75_12_fu_10307_p3) + $signed(sext_ln219_4_fu_10304_p1));

assign tz_77_fu_10388_p2 = (tz_76_fu_10314_p2 + tz_166_v_cast_fu_10380_p3);

assign tz_78_fu_10482_p2 = (tz_77_fu_10388_p2 + tz_167_v_cast_fu_10474_p3);

assign tz_79_fu_11046_p2 = (tz_78_reg_13409 + tz_168_v_cast_fu_11039_p3);

assign tz_7_fu_1260_p2 = (tz_6_fu_1197_p2 + tz_7_v_cast_fu_1252_p3);

assign tz_7_v_cast_fu_1252_p3 = ((d_7_fu_1202_p3[0:0] == 1'b1) ? 13'd15 : 13'd8177);

assign tz_80_fu_11109_p2 = (tz_79_fu_11046_p2 + tz_169_v_cast_fu_11101_p3);

assign tz_80_v_cast_fu_4831_p3 = ((d_51_fu_4771_p3[0:0] == 1'b1) ? 10'd59 : 10'd965);

assign tz_81_fu_11203_p2 = (trunc_ln57_8_fu_11115_p1 + tz_170_v_cast_fu_11195_p3);

assign tz_81_v_cast_fu_4925_p3 = ((d_52_fu_4845_p3[0:0] == 1'b1) ? 10'd31 : 10'd993);

assign tz_82_v_cast_fu_5997_p3 = ((d_53_reg_12766[0:0] == 1'b1) ? 10'd15 : 10'd1009);

assign tz_83_v_cast_fu_6059_p3 = ((d_54_fu_6009_p3[0:0] == 1'b1) ? 10'd7 : 10'd1017);

assign tz_84_v_cast_fu_6153_p3 = ((d_55_fu_6077_p3[0:0] == 1'b1) ? 9'd3 : 9'd509);

assign tz_8_fu_1350_p2 = (tz_7_fu_1260_p2 + tz_8_v_cast_fu_1342_p3);

assign tz_8_v_cast_fu_1342_p3 = ((d_8_fu_1266_p3[0:0] == 1'b1) ? 13'd7 : 13'd8185);

assign tz_99_v_cast_fu_6378_p3 = ((d_59_fu_6279_p3[0:0] == 1'b1) ? 10'd59 : 10'd965);

assign tz_9_fu_1440_p2 = (tz_8_fu_1350_p2 + tz_9_v_cast_fu_1432_p3);

assign tz_9_v_cast_fu_1432_p3 = ((d_9_fu_1356_p3[0:0] == 1'b1) ? 13'd3 : 13'd8189);

assign tz_fu_654_p2 = ($signed(select_ln75_fu_647_p3) + $signed(sext_ln219_fu_644_p1));

assign w1_imag_fu_6801_p3 = {{select_ln14_fu_6793_p3}, {8'd0}};

assign w1_real_fu_6732_p3 = {{select_ln13_fu_6724_p3}, {8'd0}};

assign w2_imag_fu_9280_p3 = {{select_ln14_1_reg_13151}, {8'd0}};

assign w2_real_fu_8220_p3 = {{select_ln13_1_fu_8213_p3}, {8'd0}};

assign w3_imag_fu_11315_p3 = {{select_ln14_2_reg_13447}, {8'd0}};

assign w3_real_fu_10623_p3 = {{select_ln13_2_fu_10616_p3}, {8'd0}};

assign w4_imag_fu_11866_p3 = {{select_ln14_3_reg_13577}, {8'd0}};

assign w4_real_fu_11781_p3 = {{select_ln13_3_fu_11774_p3}, {8'd0}};

assign x_s_10_fu_9757_p4 = {{tx_66_fu_9735_p3[6:3]}};

assign x_s_11_fu_10402_p4 = {{tx_77_fu_10356_p3[6:2]}};

assign x_s_1_fu_2381_p4 = {{tx_12_fu_2359_p3[6:3]}};

assign x_s_2_fu_2886_p4 = {{tx_23_fu_2844_p3[6:2]}};

assign x_s_3_fu_3259_p4 = {{tx_29_fu_3213_p3[6:2]}};

assign x_s_4_fu_4208_p4 = {{tx_30_fu_4186_p3[6:3]}};

assign x_s_5_fu_4853_p4 = {{tx_41_fu_4807_p3[6:2]}};

assign x_s_6_fu_6400_p4 = {{tx_47_fu_6354_p3[6:2]}};

assign x_s_7_fu_7279_p4 = {{tx_48_fu_7257_p3[6:3]}};

assign x_s_8_fu_7924_p4 = {{tx_59_fu_7878_p3[6:2]}};

assign x_s_9_fu_9039_p4 = {{tx_65_fu_8993_p3[6:2]}};

assign x_s_fu_742_p4 = {{tx_fu_696_p3[10:2]}};

assign x_s_s_fu_2331_p4 = {{tx_11_fu_2285_p3[6:2]}};

assign xor_ln39_1_fu_4744_p2 = (kint_2_reg_12305_pp0_iter14_reg ^ 1'd1);

assign xor_ln39_2_fu_7815_p2 = (kint_3_reg_12578_pp0_iter16_reg ^ 1'd1);

assign xor_ln39_3_fu_10293_p2 = (kint_4_reg_12980_pp0_iter18_reg ^ 1'd1);

assign xor_ln39_fu_2805_p2 = (kint_1_reg_12287_pp0_iter13_reg ^ 1'd1);

assign y_s_1_fu_7293_p4 = {{ty_45_fu_7268_p3[6:3]}};

assign y_s_2_fu_9771_p4 = {{ty_62_fu_9746_p3[6:3]}};

assign y_s_7_fu_2395_p4 = {{ty_11_fu_2370_p3[6:3]}};

assign y_s_s_fu_4222_p4 = {{ty_28_fu_4197_p3[6:3]}};

assign z_11_fu_6604_p3 = ((kint_3_reg_12578_pp0_iter15_reg[0:0] == 1'b1) ? z_9_reg_12793 : zext_ln219_3_fu_6287_p1);

assign z_14_fu_9243_p3 = ((kint_4_reg_12980_pp0_iter17_reg[0:0] == 1'b1) ? z_12_reg_13113 : zext_ln219_4_fu_8926_p1);

assign z_1_fu_602_p4 = {{sub_ln228_fu_596_p2[13:1]}};

assign z_2_fu_628_p3 = ((or_ln225_fu_622_p2[0:0] == 1'b1) ? z_1_fu_602_p4 : zext_ln219_fu_592_p1);

assign z_3_fu_2006_p4 = {{sub_ln228_1_fu_2000_p2[9:1]}};

assign z_4_fu_2024_p4 = {{sub_ln42_fu_1980_p2[9:2]}};

assign z_5_fu_2096_p3 = ((kint_1_reg_12287[0:0] == 1'b1) ? z_3_fu_2006_p4 : zext_ln219_1_fu_2034_p1);

assign z_8_fu_3463_p3 = ((kint_2_reg_12305_pp0_iter13_reg[0:0] == 1'b1) ? z_6_reg_12373 : zext_ln219_2_fu_3146_p1);

assign z_fu_583_p4 = {{grp_fu_11897_p3[13:2]}};

assign zext_ln219_1_fu_2034_p1 = z_4_fu_2024_p4;

assign zext_ln219_2_fu_3146_p1 = z_7_reg_12388;

assign zext_ln219_3_fu_6287_p1 = z_10_reg_12808;

assign zext_ln219_4_fu_8926_p1 = z_13_reg_13128;

assign zext_ln219_fu_592_p1 = z_fu_583_p4;

assign zext_ln42_1_fu_579_p1 = r_fu_570_p4;

assign zext_ln42_2_fu_1996_p1 = r_1_fu_1986_p4;

assign zext_ln42_3_fu_2167_p1 = r_2_fu_2157_p4;

assign zext_ln42_4_fu_5065_p1 = r_3_fu_5055_p4;

assign zext_ln42_5_fu_8136_p1 = r_4_fu_8126_p4;

assign zext_ln58_10_fu_7289_p1 = x_s_7_fu_7279_p4;

assign zext_ln58_11_fu_7303_p1 = y_s_1_fu_7293_p4;

assign zext_ln58_12_fu_7934_p1 = x_s_8_fu_7924_p4;

assign zext_ln58_13_fu_9049_p1 = x_s_9_fu_9039_p4;

assign zext_ln58_14_fu_9767_p1 = x_s_10_fu_9757_p4;

assign zext_ln58_15_fu_9781_p1 = y_s_2_fu_9771_p4;

assign zext_ln58_16_fu_10412_p1 = x_s_11_fu_10402_p4;

assign zext_ln58_17_fu_846_p1 = tmp_fu_836_p4;

assign zext_ln58_18_fu_2525_p1 = tmp_38_fu_2515_p4;

assign zext_ln58_19_fu_2990_p1 = tmp_73_fu_2980_p4;

assign zext_ln58_1_fu_2341_p1 = x_s_s_fu_2331_p4;

assign zext_ln58_20_fu_3385_p1 = tmp_101_fu_3375_p4;

assign zext_ln58_21_fu_4957_p1 = tmp_136_fu_4947_p4;

assign zext_ln58_22_fu_6526_p1 = tmp_164_fu_6516_p4;

assign zext_ln58_23_fu_8028_p1 = tmp_199_fu_8018_p4;

assign zext_ln58_24_fu_9165_p1 = tmp_227_fu_9155_p4;

assign zext_ln58_25_fu_10506_p1 = tmp_262_fu_10496_p4;

assign zext_ln58_2_fu_2391_p1 = x_s_1_fu_2381_p4;

assign zext_ln58_3_fu_2405_p1 = y_s_7_fu_2395_p4;

assign zext_ln58_4_fu_2896_p1 = x_s_2_fu_2886_p4;

assign zext_ln58_5_fu_3269_p1 = x_s_3_fu_3259_p4;

assign zext_ln58_6_fu_4218_p1 = x_s_4_fu_4208_p4;

assign zext_ln58_7_fu_4232_p1 = y_s_s_fu_4222_p4;

assign zext_ln58_8_fu_4863_p1 = x_s_5_fu_4853_p4;

assign zext_ln58_9_fu_6410_p1 = x_s_6_fu_6400_p4;

assign zext_ln58_fu_752_p1 = x_s_fu_742_p4;

assign zext_ln72_1_fu_4193_p1 = tx_30_fu_4186_p3;

assign zext_ln72_2_fu_7264_p1 = tx_48_fu_7257_p3;

assign zext_ln72_3_fu_9742_p1 = tx_66_fu_9735_p3;

assign zext_ln72_fu_2366_p1 = tx_12_fu_2359_p3;

assign zext_ln77_1_fu_4242_p1 = add_ln76_30_fu_4236_p2;

assign zext_ln77_2_fu_7313_p1 = add_ln76_49_fu_7307_p2;

assign zext_ln77_3_fu_9791_p1 = add_ln76_68_fu_9785_p2;

assign zext_ln77_fu_2439_p1 = add_ln76_11_fu_2433_p2;

assign zext_ln81_1_fu_5458_p1 = tmp_66_fu_5450_p3;

assign zext_ln81_2_fu_5973_p1 = tmp_129_fu_5965_p3;

assign zext_ln81_3_fu_8612_p1 = tmp_192_fu_8604_p3;

assign zext_ln81_4_fu_11015_p1 = tmp_255_fu_11007_p3;

assign zext_ln81_fu_1698_p1 = tmp_29_fu_1690_p3;

assign zext_ln83_1_fu_4272_p1 = add_ln82_32_fu_4266_p2;

assign zext_ln83_2_fu_7343_p1 = add_ln82_52_fu_7337_p2;

assign zext_ln83_3_fu_9821_p1 = add_ln82_72_fu_9815_p2;

assign zext_ln83_fu_2469_p1 = add_ln82_12_fu_2463_p2;

always @ (posedge ap_clk) begin
    sext_ln89_reg_13133[7:0] <= 8'b00000000;
    sext_ln89_2_reg_13145[7:0] <= 8'b00000000;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "DelayAndSum_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //DelayAndSum

