// Seed: 1267491805
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    input supply0 id_9,
    output supply1 id_10
    , id_13,
    output wor id_11
);
  wire id_14;
  module_2 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri0 id_2
);
  tri0 id_4 = id_0;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_1,
      id_2,
      id_0,
      id_4,
      id_4
  );
  assign modCall_1.type_6 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
