\doxysubsection{EFM32\+GG\+\_\+\+ACMP\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields}{}\label{group___e_f_m32_g_g___a_c_m_p___bit_fields}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga598a2cd180d1fd12cc5761f530a891ea}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x47000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga624245f08cf71782ace5c68f66f54b80}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+MASK}}~0x\+CF03077\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga79fa245d0fa344f6b1747eb7f9da4a78}{ACMP\+\_\+\+CTRL\+\_\+\+EN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabe389c094bb0c058deb6425d469eb5d5}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaff338fe49e76bd1bd2482fd1a4e1a78d}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad9d9c821dcf2af106b73087b7e2b4a66}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab42f6dc7bb717d8a9a3a15273e01e09f}{ACMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad9d9c821dcf2af106b73087b7e2b4a66}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3637023161f8fb5a5096763a847262e7}{ACMP\+\_\+\+CTRL\+\_\+\+MUXEN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga54da868ea811dd7ce0700e807fd40b6e}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+MUXEN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac4aae96cfffc33253a6cabfaf6b8d781}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+MUXEN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaacf16eb8f19168d33b18b8cee1a78f4d}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+MUXEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaabed13e4421f12061f5d23d25566cb6a}{ACMP\+\_\+\+CTRL\+\_\+\+MUXEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaacf16eb8f19168d33b18b8cee1a78f4d}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+MUXEN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad202d407cb6d67f26ea4c9d4125b2d66}{ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2b26b9a69ec71ae3aa91b456d982ab3e}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab6bf736282d4ebd6d24aeee61a1d4482}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad497e237d6da86945adafae7b3b1428b}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga076cff35039407eb4ba65748de2f96e8}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+LOW}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6ffbf62eb40937752634deca5cf5d5f0}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+HIGH}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaabab1db70faece62e0de8891338dabb5}{ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad497e237d6da86945adafae7b3b1428b}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2cc280f36139bc68e96539614eeb28f5}{ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+LOW}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga076cff35039407eb4ba65748de2f96e8}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+LOW}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga79e37016b077df37b40b46be3b5c2545}{ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+HIGH}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6ffbf62eb40937752634deca5cf5d5f0}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+HIGH}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e259d9d6e034ee01b09b57008a63d12}{ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8fcd1b00d355084bedb3cacd6a827ba8}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae0ff7a04544bde8ac93936824b64635f}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaea673fd22123d240cc453a888a4d5acf}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5bdc561d0cc746c95346071b7d0d6875}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+NOTINV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab958d467607f18449d785e22e1654ccf}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+INV}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa37cbf31bf0bb8a5748d34dcf2c7390e}{ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaea673fd22123d240cc453a888a4d5acf}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga910e859a75fd9ef3d261f8c1292db02b}{ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+NOTINV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5bdc561d0cc746c95346071b7d0d6875}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+NOTINV}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga588b952b9af0de277ab4d7861ba7788e}{ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+INV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab958d467607f18449d785e22e1654ccf}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+INV}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad857c1f8118b4e1e7a81204ed66d5e6c}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaaf5d262c0c6aced970b52ba639332dc5}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+MASK}}~0x70\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6c12c631741091c5477adc558d35b817}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac55fd4d76ed17165161a17dd4b6681a6}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gadf8579f696f549fe7a390a898c4b5e14}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaec7749e7eb1f7929316863bf41da0f65}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga66d5a3c3bc77c99730951a051979b874}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaffab7e6e76e6d9a4bdd0c2f84dd7f5b7}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabc765e2bc84434beccecf241a3086148}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaebb5241b37ec34474b2d8bf161824d19}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4102370230bb1f371711146ad42b4ebf}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga32b1607eef1683a09993b585ca45c85d}{ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6c12c631741091c5477adc558d35b817}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga72ee22cf8c10aceeae32d24c85b6f138}{ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac55fd4d76ed17165161a17dd4b6681a6}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST0}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga64f9be1c522fc105d88982f61ad194d9}{ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gadf8579f696f549fe7a390a898c4b5e14}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST1}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga51b578943a7b69986db7036836cbae3f}{ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaec7749e7eb1f7929316863bf41da0f65}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST2}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad1e65178b13171b1ae55b28f4c713741}{ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga66d5a3c3bc77c99730951a051979b874}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST3}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gace4c15411509911ccfce83457bc10335}{ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaffab7e6e76e6d9a4bdd0c2f84dd7f5b7}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST4}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab62c1b74c64ed3b10b7e01a44546d522}{ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabc765e2bc84434beccecf241a3086148}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST5}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6f88e7b3452c49c1491c4a9ed3991699}{ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaebb5241b37ec34474b2d8bf161824d19}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST6}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf59c2c1fdac9d03c2dd8287e7b085964}{ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4102370230bb1f371711146ad42b4ebf}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST7}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab4211d7c5aff4cd689345fc7a5f70f9e}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga94bfa6a2d8be824d0c68839cb61d92f8}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2ca6ec55afc5c04cb97b2b8fa22933aa}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8c7e76a8f720eaa75f3a7c3b84a592a7}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaefcf0269b83a0b2bd6ecd09dd765b6a3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0ae0fd32fce64064b76878ee4e5db8f9}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6d8e1680dc788f4113a53748ca30b12c}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e8b8a54abb826d16528d5b531f780cb}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6ee209fa2c814f5703241ad3fdc272a3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafb4bcbf76cd5335dea2d134b00be0ef3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae50b5c92ee4324df3465c6014a7bfbbc}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8d75b5ef869960aee7cf22672817c2f9}{ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2ca6ec55afc5c04cb97b2b8fa22933aa}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6a8c0bdef3cc4de5c97f9297369df416}{ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8c7e76a8f720eaa75f3a7c3b84a592a7}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5011e3af0840b9c39295b8183a48b80f}{ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaefcf0269b83a0b2bd6ecd09dd765b6a3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga45e980322ff5a5872379d9ce813570bc}{ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0ae0fd32fce64064b76878ee4e5db8f9}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga44ef983e52e1b5a2129a65ba0f2fe1a6}{ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6d8e1680dc788f4113a53748ca30b12c}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf6e30fe26f1b042b5537f53179fd9409}{ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e8b8a54abb826d16528d5b531f780cb}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2c28334020afdbfbf712936890e363f7}{ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6ee209fa2c814f5703241ad3fdc272a3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga202f2505b33d5c1f57ceebe8bb179021}{ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafb4bcbf76cd5335dea2d134b00be0ef3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga966c417140a46de0ae60aff8023841f1}{ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae50b5c92ee4324df3465c6014a7bfbbc}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga82a22426d638f82bb65f0971a6a7b398}{ACMP\+\_\+\+CTRL\+\_\+\+IRISE}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa0acc07143c577bfdc9d919c45126871}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafd53c0402d8056e8b0142734271b21c8}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaedd43b88e071002cdcb1672ddb97436f}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5709e9997574d66bb581e6107c22d86b}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0f39afdc58cf88b897740a06461b41eb}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+ENABLED}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2099362af44ba2da7e362e84dd89336b}{ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaedd43b88e071002cdcb1672ddb97436f}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga855a6d76200423ced8dbb73ec01c4b7b}{ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5709e9997574d66bb581e6107c22d86b}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DISABLED}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f9a3ece62964700934ee359f70d018d}{ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+ENABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0f39afdc58cf88b897740a06461b41eb}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+ENABLED}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga85ce879d085ebc095db1a00265968ddd}{ACMP\+\_\+\+CTRL\+\_\+\+IFALL}}~(0x1\+UL $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2835879b9799d835ed5c62d921072c4b}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+SHIFT}}~17
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga292c23d4015347793f1c7f9f82a4a3a9}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+MASK}}~0x20000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga144b80227c0285c0ca4c8877b1cb1c5d}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f6b815c882d6c88ecf8cefefec8a4fe}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf1d4ca6699a2ffad74c931830b722ec3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+ENABLED}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0a41e47af841a104083e3492bee08fe8}{ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga144b80227c0285c0ca4c8877b1cb1c5d}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT}} $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6b9a8aab92eea37d5aaba6c8876ac429}{ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f6b815c882d6c88ecf8cefefec8a4fe}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DISABLED}} $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaecf2995434790e050fce29c988ca74b4}{ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+ENABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf1d4ca6699a2ffad74c931830b722ec3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+ENABLED}} $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga589cb143484b6666ee614a9aeda4a887}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa794b8376536eeec0b4015f86f8be985}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+MASK}}~0x\+F000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae691bf5e13124d876928344b7d7674ad}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab827f727d7106f6b8285012371e0b38b}{ACMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae691bf5e13124d876928344b7d7674ad}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga21a05ac99d746998b7ce4ea74d3dd3fc}{ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS}}~(0x1\+UL $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafb3dc5d7b55f807641c1191b8d6d8863}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+SHIFT}}~30
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf23a320eb6b39411e01e881825912083}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+MASK}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3de4b86ab0cd2ddb855163b0f115d8da}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga27e06cfef0f99b51e9235fe3eab8fdad}{ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3de4b86ab0cd2ddb855163b0f115d8da}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}} $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf1e5ca9d0769d9d8dd5a0e18a23ca7e6}{ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS}}~(0x1\+UL $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabbf2210293a8af9dd5b5a3bda79d632d}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS\+\_\+\+SHIFT}}~31
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaef2ff15b51c1e6e871610f448ee67085}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS\+\_\+\+MASK}}~0x80000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae95198d12236546a79f0370ebd00b8ba}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga563e0132bb4bd04aa0293b722156bbb5}{ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae95198d12236546a79f0370ebd00b8ba}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS\+\_\+\+DEFAULT}} $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga03d23876138f4889df8a9f2d91758cf6}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+RESETVALUE}}~0x00010080\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacfc6384056ea7108b5868b6a0497b677}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+MASK}}~0x31013\+FF7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga016cd52cfd9d7cf8b7d8a2465635cfb1}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae9bc168996987ea9eced8f12c3f6c269}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga34d41cf1fbd13a3998509dbc464439c4}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7c2c00de7bbe79f0c6ae0ed30890d233}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf70674ab409b3e21898c5f188962cb75}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga70649ee8d43e2d1dec97be052dda7a50}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab9c5ce28363e31963a0e9cd4c938e4db}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8c12ff22ab742f86ae7429b3d797d097}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga90fc21ddbe7af02fd2450318043aa67d}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga21bcb864917c5aeff20c160c232d4bca}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacedd496aed7514cb9435efd6c3557154}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga86d90b189b6d1b2fb7a11e4fe33ff132}{ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga34d41cf1fbd13a3998509dbc464439c4}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaeb09331699a6db88c56a85d94c8b13bc}{ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7c2c00de7bbe79f0c6ae0ed30890d233}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9c18580eb2cfe1ccb867422a358968bd}{ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf70674ab409b3e21898c5f188962cb75}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad791170097532ffceba3c1ed7072cfb9}{ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga70649ee8d43e2d1dec97be052dda7a50}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga44215169bc88c03d25266e03c391c9c7}{ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab9c5ce28363e31963a0e9cd4c938e4db}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH3}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa8ff4743fd6356ce70ea284d98f0e2ec}{ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8c12ff22ab742f86ae7429b3d797d097}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH4}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9b2e0496b405e2ac426f74b12f84211b}{ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga90fc21ddbe7af02fd2450318043aa67d}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH5}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f51a221ca676e894d00618050f4ce45}{ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga21bcb864917c5aeff20c160c232d4bca}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH6}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga20f3d91d6e11162610b4b10a70b200de}{ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacedd496aed7514cb9435efd6c3557154}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH7}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad17b1b7398b88221b115d330a1ebc81e}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5f3865983ebeab2333966d13a76e879e}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+MASK}}~0x\+F0\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7f024aac5161e6b60defa977048ffb95}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga875f7860a2cb9a1754addeede3e7d9bd}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac22a801588011319c66486a5bd843235}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5f05d2c33b81a6894de76e2a06d2e3ff}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad02643868d1c1538a6968247e2f77606}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga71e0fd9ed9a4159684ad800fc11d9fcb}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaec9f0d3a7704d59f9de7bd2adbecdb26}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa9924c7d96ffb15282c29cd3bbbd60bd}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaea9bac37960a448e5ce197020a679073}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DEFAULT}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga632d05c1b3339c9da715526f4a92ebfe}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+1\+V25}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad88122d6b0a1355404347ba34310af9d}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+2\+V5}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga200064d14f3cc8977d8ab4678b2ee1bc}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+VDD}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade82c60874808868844fdad40ed03583}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CAPSENSE}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab57dd23c6b9678c1571dd444bcd9c283}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH0}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga251bccae837f59768612fa9e2f3ff5e2}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH1}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7f176f57756cecff3d84ef5710c14d6b}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7f024aac5161e6b60defa977048ffb95}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH0}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga631bd9872acbf625f35ea1e50fb709c0}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga875f7860a2cb9a1754addeede3e7d9bd}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH1}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae13b342990795c5c1fe4e638b77930e0}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac22a801588011319c66486a5bd843235}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH2}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9d37998b8e002f9f37323a8d4546ddef}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5f05d2c33b81a6894de76e2a06d2e3ff}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH3}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad942d6d8c467f60c6368207c24bc562d}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad02643868d1c1538a6968247e2f77606}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH4}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga58b0fbfed891e4fa805abb6c45fc2801}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga71e0fd9ed9a4159684ad800fc11d9fcb}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH5}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0b36fda3000fa862116e68a0701629f3}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaec9f0d3a7704d59f9de7bd2adbecdb26}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH6}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6559d5df59979f4ce7d69dec4d670f6a}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa9924c7d96ffb15282c29cd3bbbd60bd}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH7}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac6b5bbfeb0344240b86fc1aa01e8694c}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaea9bac37960a448e5ce197020a679073}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga11e8c8681080474f2dfea517e3147b79}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+1\+V25}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga632d05c1b3339c9da715526f4a92ebfe}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+1\+V25}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8601cef965f7920a8ecf83eacce40f19}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+2\+V5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad88122d6b0a1355404347ba34310af9d}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+2\+V5}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9969ab14ecadb3be31642deeddbb1947}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+VDD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga200064d14f3cc8977d8ab4678b2ee1bc}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+VDD}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf7fa2e3eb77908e47dec0c47c38fb14e}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CAPSENSE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade82c60874808868844fdad40ed03583}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CAPSENSE}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6f5a64449f4df1a105bc96e76471b19b}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab57dd23c6b9678c1571dd444bcd9c283}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH0}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga86c0f8d8000c15cebbd87254654d49cd}{ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga251bccae837f59768612fa9e2f3ff5e2}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH1}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gadf443e10c87d934c0f5b0fde49fd8625}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+VDDLEVEL\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1bcea14e5dceb012e84e706e414c45e8}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+VDDLEVEL\+\_\+\+MASK}}~0x3\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa7dc6914a85ab2e9c7f15e8113898655}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+VDDLEVEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga37f104c590b9ff4bc1fe360a6d85e2a7}{ACMP\+\_\+\+INPUTSEL\+\_\+\+VDDLEVEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa7dc6914a85ab2e9c7f15e8113898655}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+VDDLEVEL\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4194b8511f4e68741987e8924db817d9}{ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga348bf25606b149910fbd81e2807cbd08}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga88fed14129bffd2388c0a046598c8ac0}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga316d54bc31d5e30cfb2034e3d0cf1a78}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga649459fb526b52b3aa025f7653128449}{ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga316d54bc31d5e30cfb2034e3d0cf1a78}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab8285bc59fcd1c6ec5e29dd3322ab544}{ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN}}~(0x1\+UL $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7fe29ed3fa312f119cf88d50379a2f66}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e23beb3bfa1446fec90367cd0cf92d4}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN\+\_\+\+MASK}}~0x1000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga74c8d3a5892d985fb9695ba590ab2e14}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab76cfd70c96d5d3eecad516794357c63}{ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga74c8d3a5892d985fb9695ba590ab2e14}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa61d2db08bfa833a51682b1eb17e5af8}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaef571f5da3fd6e63f0398e918dcc68d3}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+MASK}}~0x30000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad794ae0b8d6722bdedaa26ce78652117}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaad3989d9ab87203b817156fae6bd9b3e}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0aedfd8e09fff8963bea3573405c7356}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab2fea304a6edb860f4f8c1696ecad536}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga32ff9d10f37197c81e7966e9622b2338}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac67764be2751259f4b893406d342f99e}{ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad794ae0b8d6722bdedaa26ce78652117}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+DEFAULT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac117acb19aef7e7d955cf02577b068e1}{ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaad3989d9ab87203b817156fae6bd9b3e}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES0}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6c66cac99fb3b9b980190ac63bf3c4cf}{ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0aedfd8e09fff8963bea3573405c7356}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES1}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga659a4990b878e0f8cb5d40ec7b4d0224}{ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab2fea304a6edb860f4f8c1696ecad536}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES2}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab7480b68c9dfc2836529513429de83cc}{ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga32ff9d10f37197c81e7966e9622b2338}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES3}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacada87cdd183d85d525350b4c27a1125}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade193eb0724c31123eec2784cdf19567}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1e271968541872f32d90a86a0730b965}{ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga737287a29d43d7c066b19581969f53c6}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa028500b0b820e1af10945ae10093131}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac2a41bdd78524e822e7ad6034ffbf52d}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga58e19a89133d39cc7fa5ab173ad04fde}{ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac2a41bdd78524e822e7ad6034ffbf52d}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga332bbed111eda5fb8b5789ce76ddf6e4}{ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga02ce7e17e7d96c8b8a0578af0223cdf1}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad1acf1ced819d7dc52f17d049ca50b06}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa0975ae397fd56d4d75a8c127fbfb9ab}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad448f5602a2f32b0d5ca140696199c6c}{ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa0975ae397fd56d4d75a8c127fbfb9ab}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaae058a66f7210c2294b8995107f07265}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga26f68ce832248871f1e83ae82e72d175}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga584b1d4771f7e14ed060804687ebac34}{ACMP\+\_\+\+IEN\+\_\+\+EDGE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf200d5201649bfb22fcf42471be2959c}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6f10e86824dc6a38e869e76d78b135e2}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac5d824caa4d55416edabd3e082036e3a}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab21cefec16d99bd0fa405528c1cdf7b2}{ACMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac5d824caa4d55416edabd3e082036e3a}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga38cbecef58814aaaaa83cd00d62cd359}{ACMP\+\_\+\+IEN\+\_\+\+WARMUP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaefdcf55752f7856cf7b6177ec79ad41f}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaef5a6e6e26fe2679b50f642115947c1e}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1fefb2644cddf06fe8c7fec9ad1c0ebf}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6fd76f1f89645c823b39dd94f111d9d9}{ACMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1fefb2644cddf06fe8c7fec9ad1c0ebf}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad4d89b8104254c7c637861def86f2e1c}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7a4848e5b0f90df34343edfb3b27e30f}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga19b718260637b40ae19b2edc56c89bec}{ACMP\+\_\+\+IF\+\_\+\+EDGE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga889e38216bb40aeb43c68d6b417dcdad}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3a6ddf6740a3c96e4da921cee0f19f3f}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga028c03881c96261fc48405df353a73fb}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga208a1245ec59a0cfa800526f14eff606}{ACMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga028c03881c96261fc48405df353a73fb}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga94e02d0b4d65755885e7adaca457bc9b}{ACMP\+\_\+\+IF\+\_\+\+WARMUP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga46f837d590e9fd63cdc6477f509aba57}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga149dafd23b573d6b0b927061200fd62e}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacfb8dfe3460ae019a27bd4d0d5498a98}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab6efa69cd34e25af9bf6f3c1ed6c340d}{ACMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacfb8dfe3460ae019a27bd4d0d5498a98}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga267fbb24c4779e3088e1a0321166421e}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga865e97cbfd9d854d37c12077bd2ac55b}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4a57681b690a6554091c53627139eec6}{ACMP\+\_\+\+IFS\+\_\+\+EDGE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga55433fc78052633aa08c031db1fc16eb}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3a4bce698061ef7720d0cbfcf20af15d}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1ce38db67ed178bc3162ec9a1bef17fc}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga23cf736127d39e4a1a4955f94c8349a3}{ACMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1ce38db67ed178bc3162ec9a1bef17fc}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga78e227ae2344a44c0025748a9adcc10e}{ACMP\+\_\+\+IFS\+\_\+\+WARMUP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac14df4bfe5bdff758797a78209e2df83}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade8ef40379b5532821e8fccaf59e7e5b}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacbdaf51a8aefa53062a9a7aa5589ce9b}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga55119c4e26782d07c2e50f869d09c497}{ACMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacbdaf51a8aefa53062a9a7aa5589ce9b}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae04c9d747f6a0438d5cb47a6ad274679}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2d437980613a4fccc4912a17a9e949cc}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga98ab0f610e8caff4a8043a82624fd1c2}{ACMP\+\_\+\+IFC\+\_\+\+EDGE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab4c68d94af27278b2ad738164a1d4524}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabbe15946eb65e042944f89bca3674eae}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabce6bf1b46a143b2689ca33e3ac4f6e9}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5b680f80782336783fc1e28ce31001f2}{ACMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabce6bf1b46a143b2689ca33e3ac4f6e9}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1e62e6e259b37d6c8a53ce08fc39b296}{ACMP\+\_\+\+IFC\+\_\+\+WARMUP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf91d570181e7b98ec278e35b4f99809c}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga090eae725d45fb941bca2dcdac8e8309}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf2fcb4f09a0b819430abbbd0bfaa383a}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5429dfd0f3abc378091825efae657239}{ACMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf2fcb4f09a0b819430abbbd0bfaa383a}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab672b2f5b7ab98ff4c87fa1e090b55e6}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaeaee0012b35b6c6a17d9a59f53665cd2}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+MASK}}~0x00000701\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3347cfa192bb4e2eacfc71b3d4c117da}{ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa87fbca01d3619a0f318272fdedea6a1}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaded6e4f09b9b773f76ca38b05910110e}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae32347161aab57d92d8f98a593f7177e}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac2b7b5efa100c8636f614cbaacbb008a}{ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae32347161aab57d92d8f98a593f7177e}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7d6f981490ed091457affa5cea348d2c}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaca6b04b5be9a8c18bf30a1a1ae4a10bc}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga12e96f398e9d3f06ccee87b3b51429b0}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9b687f68628d4f40b91cd52068415036}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga84b9742395b9908f3056d47b9f8445d4}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2f28d64e7573d5f7003f328e4c408653}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga941673849ca9c026e03961996e35ed76}{ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga12e96f398e9d3f06ccee87b3b51429b0}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3014226b1287e5b2dbc3a8dbd248d573}{ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9b687f68628d4f40b91cd52068415036}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7e91b15ff4d262fa32b1c963fe681ffd}{ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga84b9742395b9908f3056d47b9f8445d4}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4b4d27dfaf8dd75375ee6c99a538f4c2}{ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2f28d64e7573d5f7003f328e4c408653}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}} $<$$<$ 8)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae691bf5e13124d876928344b7d7674ad}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_BIASPROG\_DEFAULT@{\_ACMP\_CTRL\_BIASPROG\_DEFAULT}}
\index{\_ACMP\_CTRL\_BIASPROG\_DEFAULT@{\_ACMP\_CTRL\_BIASPROG\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_BIASPROG\_DEFAULT}{\_ACMP\_CTRL\_BIASPROG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae691bf5e13124d876928344b7d7674ad} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT~0x00000007\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa794b8376536eeec0b4015f86f8be985}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_BIASPROG\_MASK@{\_ACMP\_CTRL\_BIASPROG\_MASK}}
\index{\_ACMP\_CTRL\_BIASPROG\_MASK@{\_ACMP\_CTRL\_BIASPROG\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_BIASPROG\_MASK}{\_ACMP\_CTRL\_BIASPROG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa794b8376536eeec0b4015f86f8be985} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+MASK~0x\+F000000\+UL}

Bit mask for ACMP\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga589cb143484b6666ee614a9aeda4a887}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_BIASPROG\_SHIFT@{\_ACMP\_CTRL\_BIASPROG\_SHIFT}}
\index{\_ACMP\_CTRL\_BIASPROG\_SHIFT@{\_ACMP\_CTRL\_BIASPROG\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_BIASPROG\_SHIFT}{\_ACMP\_CTRL\_BIASPROG\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga589cb143484b6666ee614a9aeda4a887} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+SHIFT~24}

Shift value for ACMP\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad9d9c821dcf2af106b73087b7e2b4a66}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_EN\_DEFAULT@{\_ACMP\_CTRL\_EN\_DEFAULT}}
\index{\_ACMP\_CTRL\_EN\_DEFAULT@{\_ACMP\_CTRL\_EN\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_EN\_DEFAULT}{\_ACMP\_CTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad9d9c821dcf2af106b73087b7e2b4a66} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaff338fe49e76bd1bd2482fd1a4e1a78d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_EN\_MASK@{\_ACMP\_CTRL\_EN\_MASK}}
\index{\_ACMP\_CTRL\_EN\_MASK@{\_ACMP\_CTRL\_EN\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_EN\_MASK}{\_ACMP\_CTRL\_EN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaff338fe49e76bd1bd2482fd1a4e1a78d} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+MASK~0x1\+UL}

Bit mask for ACMP\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabe389c094bb0c058deb6425d469eb5d5}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_EN\_SHIFT@{\_ACMP\_CTRL\_EN\_SHIFT}}
\index{\_ACMP\_CTRL\_EN\_SHIFT@{\_ACMP\_CTRL\_EN\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_EN\_SHIFT}{\_ACMP\_CTRL\_EN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabe389c094bb0c058deb6425d469eb5d5} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+SHIFT~0}

Shift value for ACMP\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae95198d12236546a79f0370ebd00b8ba}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_FULLBIAS\_DEFAULT@{\_ACMP\_CTRL\_FULLBIAS\_DEFAULT}}
\index{\_ACMP\_CTRL\_FULLBIAS\_DEFAULT@{\_ACMP\_CTRL\_FULLBIAS\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_FULLBIAS\_DEFAULT}{\_ACMP\_CTRL\_FULLBIAS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae95198d12236546a79f0370ebd00b8ba} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaef2ff15b51c1e6e871610f448ee67085}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_FULLBIAS\_MASK@{\_ACMP\_CTRL\_FULLBIAS\_MASK}}
\index{\_ACMP\_CTRL\_FULLBIAS\_MASK@{\_ACMP\_CTRL\_FULLBIAS\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_FULLBIAS\_MASK}{\_ACMP\_CTRL\_FULLBIAS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaef2ff15b51c1e6e871610f448ee67085} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS\+\_\+\+MASK~0x80000000\+UL}

Bit mask for ACMP\+\_\+\+FULLBIAS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabbf2210293a8af9dd5b5a3bda79d632d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_FULLBIAS\_SHIFT@{\_ACMP\_CTRL\_FULLBIAS\_SHIFT}}
\index{\_ACMP\_CTRL\_FULLBIAS\_SHIFT@{\_ACMP\_CTRL\_FULLBIAS\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_FULLBIAS\_SHIFT}{\_ACMP\_CTRL\_FULLBIAS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabbf2210293a8af9dd5b5a3bda79d632d} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS\+\_\+\+SHIFT~31}

Shift value for ACMP\+\_\+\+FULLBIAS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaea673fd22123d240cc453a888a4d5acf}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_GPIOINV\_DEFAULT@{\_ACMP\_CTRL\_GPIOINV\_DEFAULT}}
\index{\_ACMP\_CTRL\_GPIOINV\_DEFAULT@{\_ACMP\_CTRL\_GPIOINV\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_GPIOINV\_DEFAULT}{\_ACMP\_CTRL\_GPIOINV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaea673fd22123d240cc453a888a4d5acf} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab958d467607f18449d785e22e1654ccf}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_GPIOINV\_INV@{\_ACMP\_CTRL\_GPIOINV\_INV}}
\index{\_ACMP\_CTRL\_GPIOINV\_INV@{\_ACMP\_CTRL\_GPIOINV\_INV}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_GPIOINV\_INV}{\_ACMP\_CTRL\_GPIOINV\_INV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab958d467607f18449d785e22e1654ccf} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+INV~0x00000001\+UL}

Mode INV for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae0ff7a04544bde8ac93936824b64635f}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_GPIOINV\_MASK@{\_ACMP\_CTRL\_GPIOINV\_MASK}}
\index{\_ACMP\_CTRL\_GPIOINV\_MASK@{\_ACMP\_CTRL\_GPIOINV\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_GPIOINV\_MASK}{\_ACMP\_CTRL\_GPIOINV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae0ff7a04544bde8ac93936824b64635f} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+MASK~0x8\+UL}

Bit mask for ACMP\+\_\+\+GPIOINV \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5bdc561d0cc746c95346071b7d0d6875}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_GPIOINV\_NOTINV@{\_ACMP\_CTRL\_GPIOINV\_NOTINV}}
\index{\_ACMP\_CTRL\_GPIOINV\_NOTINV@{\_ACMP\_CTRL\_GPIOINV\_NOTINV}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_GPIOINV\_NOTINV}{\_ACMP\_CTRL\_GPIOINV\_NOTINV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5bdc561d0cc746c95346071b7d0d6875} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+NOTINV~0x00000000\+UL}

Mode NOTINV for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8fcd1b00d355084bedb3cacd6a827ba8}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_GPIOINV\_SHIFT@{\_ACMP\_CTRL\_GPIOINV\_SHIFT}}
\index{\_ACMP\_CTRL\_GPIOINV\_SHIFT@{\_ACMP\_CTRL\_GPIOINV\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_GPIOINV\_SHIFT}{\_ACMP\_CTRL\_GPIOINV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8fcd1b00d355084bedb3cacd6a827ba8} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+SHIFT~3}

Shift value for ACMP\+\_\+\+GPIOINV \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3de4b86ab0cd2ddb855163b0f115d8da}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HALFBIAS\_DEFAULT@{\_ACMP\_CTRL\_HALFBIAS\_DEFAULT}}
\index{\_ACMP\_CTRL\_HALFBIAS\_DEFAULT@{\_ACMP\_CTRL\_HALFBIAS\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HALFBIAS\_DEFAULT}{\_ACMP\_CTRL\_HALFBIAS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3de4b86ab0cd2ddb855163b0f115d8da} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf23a320eb6b39411e01e881825912083}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HALFBIAS\_MASK@{\_ACMP\_CTRL\_HALFBIAS\_MASK}}
\index{\_ACMP\_CTRL\_HALFBIAS\_MASK@{\_ACMP\_CTRL\_HALFBIAS\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HALFBIAS\_MASK}{\_ACMP\_CTRL\_HALFBIAS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf23a320eb6b39411e01e881825912083} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+MASK~0x40000000\+UL}

Bit mask for ACMP\+\_\+\+HALFBIAS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafb3dc5d7b55f807641c1191b8d6d8863}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HALFBIAS\_SHIFT@{\_ACMP\_CTRL\_HALFBIAS\_SHIFT}}
\index{\_ACMP\_CTRL\_HALFBIAS\_SHIFT@{\_ACMP\_CTRL\_HALFBIAS\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HALFBIAS\_SHIFT}{\_ACMP\_CTRL\_HALFBIAS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafb3dc5d7b55f807641c1191b8d6d8863} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+SHIFT~30}

Shift value for ACMP\+\_\+\+HALFBIAS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6c12c631741091c5477adc558d35b817}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_DEFAULT@{\_ACMP\_CTRL\_HYSTSEL\_DEFAULT}}
\index{\_ACMP\_CTRL\_HYSTSEL\_DEFAULT@{\_ACMP\_CTRL\_HYSTSEL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_DEFAULT}{\_ACMP\_CTRL\_HYSTSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6c12c631741091c5477adc558d35b817} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac55fd4d76ed17165161a17dd4b6681a6}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_HYST0@{\_ACMP\_CTRL\_HYSTSEL\_HYST0}}
\index{\_ACMP\_CTRL\_HYSTSEL\_HYST0@{\_ACMP\_CTRL\_HYSTSEL\_HYST0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_HYST0}{\_ACMP\_CTRL\_HYSTSEL\_HYST0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac55fd4d76ed17165161a17dd4b6681a6} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST0~0x00000000\+UL}

Mode HYST0 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gadf8579f696f549fe7a390a898c4b5e14}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_HYST1@{\_ACMP\_CTRL\_HYSTSEL\_HYST1}}
\index{\_ACMP\_CTRL\_HYSTSEL\_HYST1@{\_ACMP\_CTRL\_HYSTSEL\_HYST1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_HYST1}{\_ACMP\_CTRL\_HYSTSEL\_HYST1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gadf8579f696f549fe7a390a898c4b5e14} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST1~0x00000001\+UL}

Mode HYST1 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaec7749e7eb1f7929316863bf41da0f65}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_HYST2@{\_ACMP\_CTRL\_HYSTSEL\_HYST2}}
\index{\_ACMP\_CTRL\_HYSTSEL\_HYST2@{\_ACMP\_CTRL\_HYSTSEL\_HYST2}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_HYST2}{\_ACMP\_CTRL\_HYSTSEL\_HYST2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaec7749e7eb1f7929316863bf41da0f65} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST2~0x00000002\+UL}

Mode HYST2 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga66d5a3c3bc77c99730951a051979b874}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_HYST3@{\_ACMP\_CTRL\_HYSTSEL\_HYST3}}
\index{\_ACMP\_CTRL\_HYSTSEL\_HYST3@{\_ACMP\_CTRL\_HYSTSEL\_HYST3}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_HYST3}{\_ACMP\_CTRL\_HYSTSEL\_HYST3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga66d5a3c3bc77c99730951a051979b874} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST3~0x00000003\+UL}

Mode HYST3 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaffab7e6e76e6d9a4bdd0c2f84dd7f5b7}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_HYST4@{\_ACMP\_CTRL\_HYSTSEL\_HYST4}}
\index{\_ACMP\_CTRL\_HYSTSEL\_HYST4@{\_ACMP\_CTRL\_HYSTSEL\_HYST4}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_HYST4}{\_ACMP\_CTRL\_HYSTSEL\_HYST4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaffab7e6e76e6d9a4bdd0c2f84dd7f5b7} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST4~0x00000004\+UL}

Mode HYST4 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabc765e2bc84434beccecf241a3086148}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_HYST5@{\_ACMP\_CTRL\_HYSTSEL\_HYST5}}
\index{\_ACMP\_CTRL\_HYSTSEL\_HYST5@{\_ACMP\_CTRL\_HYSTSEL\_HYST5}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_HYST5}{\_ACMP\_CTRL\_HYSTSEL\_HYST5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabc765e2bc84434beccecf241a3086148} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST5~0x00000005\+UL}

Mode HYST5 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaebb5241b37ec34474b2d8bf161824d19}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_HYST6@{\_ACMP\_CTRL\_HYSTSEL\_HYST6}}
\index{\_ACMP\_CTRL\_HYSTSEL\_HYST6@{\_ACMP\_CTRL\_HYSTSEL\_HYST6}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_HYST6}{\_ACMP\_CTRL\_HYSTSEL\_HYST6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaebb5241b37ec34474b2d8bf161824d19} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST6~0x00000006\+UL}

Mode HYST6 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4102370230bb1f371711146ad42b4ebf}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_HYST7@{\_ACMP\_CTRL\_HYSTSEL\_HYST7}}
\index{\_ACMP\_CTRL\_HYSTSEL\_HYST7@{\_ACMP\_CTRL\_HYSTSEL\_HYST7}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_HYST7}{\_ACMP\_CTRL\_HYSTSEL\_HYST7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4102370230bb1f371711146ad42b4ebf} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST7~0x00000007\+UL}

Mode HYST7 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaaf5d262c0c6aced970b52ba639332dc5}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_MASK@{\_ACMP\_CTRL\_HYSTSEL\_MASK}}
\index{\_ACMP\_CTRL\_HYSTSEL\_MASK@{\_ACMP\_CTRL\_HYSTSEL\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_MASK}{\_ACMP\_CTRL\_HYSTSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaaf5d262c0c6aced970b52ba639332dc5} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+MASK~0x70\+UL}

Bit mask for ACMP\+\_\+\+HYSTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad857c1f8118b4e1e7a81204ed66d5e6c}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_HYSTSEL\_SHIFT@{\_ACMP\_CTRL\_HYSTSEL\_SHIFT}}
\index{\_ACMP\_CTRL\_HYSTSEL\_SHIFT@{\_ACMP\_CTRL\_HYSTSEL\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_HYSTSEL\_SHIFT}{\_ACMP\_CTRL\_HYSTSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad857c1f8118b4e1e7a81204ed66d5e6c} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+SHIFT~4}

Shift value for ACMP\+\_\+\+HYSTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga144b80227c0285c0ca4c8877b1cb1c5d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_IFALL\_DEFAULT@{\_ACMP\_CTRL\_IFALL\_DEFAULT}}
\index{\_ACMP\_CTRL\_IFALL\_DEFAULT@{\_ACMP\_CTRL\_IFALL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_IFALL\_DEFAULT}{\_ACMP\_CTRL\_IFALL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga144b80227c0285c0ca4c8877b1cb1c5d} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f6b815c882d6c88ecf8cefefec8a4fe}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_IFALL\_DISABLED@{\_ACMP\_CTRL\_IFALL\_DISABLED}}
\index{\_ACMP\_CTRL\_IFALL\_DISABLED@{\_ACMP\_CTRL\_IFALL\_DISABLED}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_IFALL\_DISABLED}{\_ACMP\_CTRL\_IFALL\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f6b815c882d6c88ecf8cefefec8a4fe} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf1d4ca6699a2ffad74c931830b722ec3}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_IFALL\_ENABLED@{\_ACMP\_CTRL\_IFALL\_ENABLED}}
\index{\_ACMP\_CTRL\_IFALL\_ENABLED@{\_ACMP\_CTRL\_IFALL\_ENABLED}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_IFALL\_ENABLED}{\_ACMP\_CTRL\_IFALL\_ENABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf1d4ca6699a2ffad74c931830b722ec3} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+ENABLED~0x00000001\+UL}

Mode ENABLED for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga292c23d4015347793f1c7f9f82a4a3a9}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_IFALL\_MASK@{\_ACMP\_CTRL\_IFALL\_MASK}}
\index{\_ACMP\_CTRL\_IFALL\_MASK@{\_ACMP\_CTRL\_IFALL\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_IFALL\_MASK}{\_ACMP\_CTRL\_IFALL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga292c23d4015347793f1c7f9f82a4a3a9} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+MASK~0x20000\+UL}

Bit mask for ACMP\+\_\+\+IFALL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2835879b9799d835ed5c62d921072c4b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_IFALL\_SHIFT@{\_ACMP\_CTRL\_IFALL\_SHIFT}}
\index{\_ACMP\_CTRL\_IFALL\_SHIFT@{\_ACMP\_CTRL\_IFALL\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_IFALL\_SHIFT}{\_ACMP\_CTRL\_IFALL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2835879b9799d835ed5c62d921072c4b} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+SHIFT~17}

Shift value for ACMP\+\_\+\+IFALL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad497e237d6da86945adafae7b3b1428b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_INACTVAL\_DEFAULT@{\_ACMP\_CTRL\_INACTVAL\_DEFAULT}}
\index{\_ACMP\_CTRL\_INACTVAL\_DEFAULT@{\_ACMP\_CTRL\_INACTVAL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_INACTVAL\_DEFAULT}{\_ACMP\_CTRL\_INACTVAL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad497e237d6da86945adafae7b3b1428b} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6ffbf62eb40937752634deca5cf5d5f0}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_INACTVAL\_HIGH@{\_ACMP\_CTRL\_INACTVAL\_HIGH}}
\index{\_ACMP\_CTRL\_INACTVAL\_HIGH@{\_ACMP\_CTRL\_INACTVAL\_HIGH}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_INACTVAL\_HIGH}{\_ACMP\_CTRL\_INACTVAL\_HIGH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6ffbf62eb40937752634deca5cf5d5f0} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+HIGH~0x00000001\+UL}

Mode HIGH for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga076cff35039407eb4ba65748de2f96e8}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_INACTVAL\_LOW@{\_ACMP\_CTRL\_INACTVAL\_LOW}}
\index{\_ACMP\_CTRL\_INACTVAL\_LOW@{\_ACMP\_CTRL\_INACTVAL\_LOW}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_INACTVAL\_LOW}{\_ACMP\_CTRL\_INACTVAL\_LOW}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga076cff35039407eb4ba65748de2f96e8} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+LOW~0x00000000\+UL}

Mode LOW for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab6bf736282d4ebd6d24aeee61a1d4482}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_INACTVAL\_MASK@{\_ACMP\_CTRL\_INACTVAL\_MASK}}
\index{\_ACMP\_CTRL\_INACTVAL\_MASK@{\_ACMP\_CTRL\_INACTVAL\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_INACTVAL\_MASK}{\_ACMP\_CTRL\_INACTVAL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab6bf736282d4ebd6d24aeee61a1d4482} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+MASK~0x4\+UL}

Bit mask for ACMP\+\_\+\+INACTVAL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2b26b9a69ec71ae3aa91b456d982ab3e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_INACTVAL\_SHIFT@{\_ACMP\_CTRL\_INACTVAL\_SHIFT}}
\index{\_ACMP\_CTRL\_INACTVAL\_SHIFT@{\_ACMP\_CTRL\_INACTVAL\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_INACTVAL\_SHIFT}{\_ACMP\_CTRL\_INACTVAL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2b26b9a69ec71ae3aa91b456d982ab3e} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+SHIFT~2}

Shift value for ACMP\+\_\+\+INACTVAL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaedd43b88e071002cdcb1672ddb97436f}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_IRISE\_DEFAULT@{\_ACMP\_CTRL\_IRISE\_DEFAULT}}
\index{\_ACMP\_CTRL\_IRISE\_DEFAULT@{\_ACMP\_CTRL\_IRISE\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_IRISE\_DEFAULT}{\_ACMP\_CTRL\_IRISE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaedd43b88e071002cdcb1672ddb97436f} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5709e9997574d66bb581e6107c22d86b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_IRISE\_DISABLED@{\_ACMP\_CTRL\_IRISE\_DISABLED}}
\index{\_ACMP\_CTRL\_IRISE\_DISABLED@{\_ACMP\_CTRL\_IRISE\_DISABLED}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_IRISE\_DISABLED}{\_ACMP\_CTRL\_IRISE\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5709e9997574d66bb581e6107c22d86b} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0f39afdc58cf88b897740a06461b41eb}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_IRISE\_ENABLED@{\_ACMP\_CTRL\_IRISE\_ENABLED}}
\index{\_ACMP\_CTRL\_IRISE\_ENABLED@{\_ACMP\_CTRL\_IRISE\_ENABLED}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_IRISE\_ENABLED}{\_ACMP\_CTRL\_IRISE\_ENABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0f39afdc58cf88b897740a06461b41eb} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+ENABLED~0x00000001\+UL}

Mode ENABLED for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafd53c0402d8056e8b0142734271b21c8}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_IRISE\_MASK@{\_ACMP\_CTRL\_IRISE\_MASK}}
\index{\_ACMP\_CTRL\_IRISE\_MASK@{\_ACMP\_CTRL\_IRISE\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_IRISE\_MASK}{\_ACMP\_CTRL\_IRISE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafd53c0402d8056e8b0142734271b21c8} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+MASK~0x10000\+UL}

Bit mask for ACMP\+\_\+\+IRISE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa0acc07143c577bfdc9d919c45126871}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_IRISE\_SHIFT@{\_ACMP\_CTRL\_IRISE\_SHIFT}}
\index{\_ACMP\_CTRL\_IRISE\_SHIFT@{\_ACMP\_CTRL\_IRISE\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_IRISE\_SHIFT}{\_ACMP\_CTRL\_IRISE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa0acc07143c577bfdc9d919c45126871} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+SHIFT~16}

Shift value for ACMP\+\_\+\+IRISE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga624245f08cf71782ace5c68f66f54b80}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_MASK@{\_ACMP\_CTRL\_MASK}}
\index{\_ACMP\_CTRL\_MASK@{\_ACMP\_CTRL\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_MASK}{\_ACMP\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga624245f08cf71782ace5c68f66f54b80} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+MASK~0x\+CF03077\+FUL}

Mask for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaacf16eb8f19168d33b18b8cee1a78f4d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_MUXEN\_DEFAULT@{\_ACMP\_CTRL\_MUXEN\_DEFAULT}}
\index{\_ACMP\_CTRL\_MUXEN\_DEFAULT@{\_ACMP\_CTRL\_MUXEN\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_MUXEN\_DEFAULT}{\_ACMP\_CTRL\_MUXEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaacf16eb8f19168d33b18b8cee1a78f4d} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+MUXEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac4aae96cfffc33253a6cabfaf6b8d781}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_MUXEN\_MASK@{\_ACMP\_CTRL\_MUXEN\_MASK}}
\index{\_ACMP\_CTRL\_MUXEN\_MASK@{\_ACMP\_CTRL\_MUXEN\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_MUXEN\_MASK}{\_ACMP\_CTRL\_MUXEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac4aae96cfffc33253a6cabfaf6b8d781} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+MUXEN\+\_\+\+MASK~0x2\+UL}

Bit mask for ACMP\+\_\+\+MUXEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga54da868ea811dd7ce0700e807fd40b6e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_MUXEN\_SHIFT@{\_ACMP\_CTRL\_MUXEN\_SHIFT}}
\index{\_ACMP\_CTRL\_MUXEN\_SHIFT@{\_ACMP\_CTRL\_MUXEN\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_MUXEN\_SHIFT}{\_ACMP\_CTRL\_MUXEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga54da868ea811dd7ce0700e807fd40b6e} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+MUXEN\+\_\+\+SHIFT~1}

Shift value for ACMP\+\_\+\+MUXEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga598a2cd180d1fd12cc5761f530a891ea}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_RESETVALUE@{\_ACMP\_CTRL\_RESETVALUE}}
\index{\_ACMP\_CTRL\_RESETVALUE@{\_ACMP\_CTRL\_RESETVALUE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_RESETVALUE}{\_ACMP\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga598a2cd180d1fd12cc5761f530a891ea} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x47000000\+UL}

Default value for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6ee209fa2c814f5703241ad3fdc272a3}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_128CYCLES@{\_ACMP\_CTRL\_WARMTIME\_128CYCLES}}
\index{\_ACMP\_CTRL\_WARMTIME\_128CYCLES@{\_ACMP\_CTRL\_WARMTIME\_128CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_128CYCLES}{\_ACMP\_CTRL\_WARMTIME\_128CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6ee209fa2c814f5703241ad3fdc272a3} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES~0x00000005\+UL}

Mode 128CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0ae0fd32fce64064b76878ee4e5db8f9}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_16CYCLES@{\_ACMP\_CTRL\_WARMTIME\_16CYCLES}}
\index{\_ACMP\_CTRL\_WARMTIME\_16CYCLES@{\_ACMP\_CTRL\_WARMTIME\_16CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_16CYCLES}{\_ACMP\_CTRL\_WARMTIME\_16CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0ae0fd32fce64064b76878ee4e5db8f9} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES~0x00000002\+UL}

Mode 16CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafb4bcbf76cd5335dea2d134b00be0ef3}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_256CYCLES@{\_ACMP\_CTRL\_WARMTIME\_256CYCLES}}
\index{\_ACMP\_CTRL\_WARMTIME\_256CYCLES@{\_ACMP\_CTRL\_WARMTIME\_256CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_256CYCLES}{\_ACMP\_CTRL\_WARMTIME\_256CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafb4bcbf76cd5335dea2d134b00be0ef3} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES~0x00000006\+UL}

Mode 256CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6d8e1680dc788f4113a53748ca30b12c}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_32CYCLES@{\_ACMP\_CTRL\_WARMTIME\_32CYCLES}}
\index{\_ACMP\_CTRL\_WARMTIME\_32CYCLES@{\_ACMP\_CTRL\_WARMTIME\_32CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_32CYCLES}{\_ACMP\_CTRL\_WARMTIME\_32CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6d8e1680dc788f4113a53748ca30b12c} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES~0x00000003\+UL}

Mode 32CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8c7e76a8f720eaa75f3a7c3b84a592a7}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_4CYCLES@{\_ACMP\_CTRL\_WARMTIME\_4CYCLES}}
\index{\_ACMP\_CTRL\_WARMTIME\_4CYCLES@{\_ACMP\_CTRL\_WARMTIME\_4CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_4CYCLES}{\_ACMP\_CTRL\_WARMTIME\_4CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8c7e76a8f720eaa75f3a7c3b84a592a7} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES~0x00000000\+UL}

Mode 4CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae50b5c92ee4324df3465c6014a7bfbbc}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_512CYCLES@{\_ACMP\_CTRL\_WARMTIME\_512CYCLES}}
\index{\_ACMP\_CTRL\_WARMTIME\_512CYCLES@{\_ACMP\_CTRL\_WARMTIME\_512CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_512CYCLES}{\_ACMP\_CTRL\_WARMTIME\_512CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae50b5c92ee4324df3465c6014a7bfbbc} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES~0x00000007\+UL}

Mode 512CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e8b8a54abb826d16528d5b531f780cb}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_64CYCLES@{\_ACMP\_CTRL\_WARMTIME\_64CYCLES}}
\index{\_ACMP\_CTRL\_WARMTIME\_64CYCLES@{\_ACMP\_CTRL\_WARMTIME\_64CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_64CYCLES}{\_ACMP\_CTRL\_WARMTIME\_64CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e8b8a54abb826d16528d5b531f780cb} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES~0x00000004\+UL}

Mode 64CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaefcf0269b83a0b2bd6ecd09dd765b6a3}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_8CYCLES@{\_ACMP\_CTRL\_WARMTIME\_8CYCLES}}
\index{\_ACMP\_CTRL\_WARMTIME\_8CYCLES@{\_ACMP\_CTRL\_WARMTIME\_8CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_8CYCLES}{\_ACMP\_CTRL\_WARMTIME\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaefcf0269b83a0b2bd6ecd09dd765b6a3} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES~0x00000001\+UL}

Mode 8CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2ca6ec55afc5c04cb97b2b8fa22933aa}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_DEFAULT@{\_ACMP\_CTRL\_WARMTIME\_DEFAULT}}
\index{\_ACMP\_CTRL\_WARMTIME\_DEFAULT@{\_ACMP\_CTRL\_WARMTIME\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_DEFAULT}{\_ACMP\_CTRL\_WARMTIME\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2ca6ec55afc5c04cb97b2b8fa22933aa} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga94bfa6a2d8be824d0c68839cb61d92f8}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_MASK@{\_ACMP\_CTRL\_WARMTIME\_MASK}}
\index{\_ACMP\_CTRL\_WARMTIME\_MASK@{\_ACMP\_CTRL\_WARMTIME\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_MASK}{\_ACMP\_CTRL\_WARMTIME\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga94bfa6a2d8be824d0c68839cb61d92f8} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+MASK~0x700\+UL}

Bit mask for ACMP\+\_\+\+WARMTIME \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab4211d7c5aff4cd689345fc7a5f70f9e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_CTRL\_WARMTIME\_SHIFT@{\_ACMP\_CTRL\_WARMTIME\_SHIFT}}
\index{\_ACMP\_CTRL\_WARMTIME\_SHIFT@{\_ACMP\_CTRL\_WARMTIME\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_CTRL\_WARMTIME\_SHIFT}{\_ACMP\_CTRL\_WARMTIME\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab4211d7c5aff4cd689345fc7a5f70f9e} 
\#define \+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+SHIFT~8}

Shift value for ACMP\+\_\+\+WARMTIME \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac5d824caa4d55416edabd3e082036e3a}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IEN\_EDGE\_DEFAULT@{\_ACMP\_IEN\_EDGE\_DEFAULT}}
\index{\_ACMP\_IEN\_EDGE\_DEFAULT@{\_ACMP\_IEN\_EDGE\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IEN\_EDGE\_DEFAULT}{\_ACMP\_IEN\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac5d824caa4d55416edabd3e082036e3a} 
\#define \+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6f10e86824dc6a38e869e76d78b135e2}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IEN\_EDGE\_MASK@{\_ACMP\_IEN\_EDGE\_MASK}}
\index{\_ACMP\_IEN\_EDGE\_MASK@{\_ACMP\_IEN\_EDGE\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IEN\_EDGE\_MASK}{\_ACMP\_IEN\_EDGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6f10e86824dc6a38e869e76d78b135e2} 
\#define \+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+MASK~0x1\+UL}

Bit mask for ACMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf200d5201649bfb22fcf42471be2959c}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IEN\_EDGE\_SHIFT@{\_ACMP\_IEN\_EDGE\_SHIFT}}
\index{\_ACMP\_IEN\_EDGE\_SHIFT@{\_ACMP\_IEN\_EDGE\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IEN\_EDGE\_SHIFT}{\_ACMP\_IEN\_EDGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf200d5201649bfb22fcf42471be2959c} 
\#define \+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+SHIFT~0}

Shift value for ACMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga26f68ce832248871f1e83ae82e72d175}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IEN\_MASK@{\_ACMP\_IEN\_MASK}}
\index{\_ACMP\_IEN\_MASK@{\_ACMP\_IEN\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IEN\_MASK}{\_ACMP\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga26f68ce832248871f1e83ae82e72d175} 
\#define \+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+MASK~0x00000003\+UL}

Mask for ACMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaae058a66f7210c2294b8995107f07265}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IEN\_RESETVALUE@{\_ACMP\_IEN\_RESETVALUE}}
\index{\_ACMP\_IEN\_RESETVALUE@{\_ACMP\_IEN\_RESETVALUE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IEN\_RESETVALUE}{\_ACMP\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaae058a66f7210c2294b8995107f07265} 
\#define \+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ACMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1fefb2644cddf06fe8c7fec9ad1c0ebf}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IEN\_WARMUP\_DEFAULT@{\_ACMP\_IEN\_WARMUP\_DEFAULT}}
\index{\_ACMP\_IEN\_WARMUP\_DEFAULT@{\_ACMP\_IEN\_WARMUP\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IEN\_WARMUP\_DEFAULT}{\_ACMP\_IEN\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1fefb2644cddf06fe8c7fec9ad1c0ebf} 
\#define \+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaef5a6e6e26fe2679b50f642115947c1e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IEN\_WARMUP\_MASK@{\_ACMP\_IEN\_WARMUP\_MASK}}
\index{\_ACMP\_IEN\_WARMUP\_MASK@{\_ACMP\_IEN\_WARMUP\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IEN\_WARMUP\_MASK}{\_ACMP\_IEN\_WARMUP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaef5a6e6e26fe2679b50f642115947c1e} 
\#define \+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+MASK~0x2\+UL}

Bit mask for ACMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaefdcf55752f7856cf7b6177ec79ad41f}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IEN\_WARMUP\_SHIFT@{\_ACMP\_IEN\_WARMUP\_SHIFT}}
\index{\_ACMP\_IEN\_WARMUP\_SHIFT@{\_ACMP\_IEN\_WARMUP\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IEN\_WARMUP\_SHIFT}{\_ACMP\_IEN\_WARMUP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaefdcf55752f7856cf7b6177ec79ad41f} 
\#define \+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+SHIFT~1}

Shift value for ACMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga028c03881c96261fc48405df353a73fb}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IF\_EDGE\_DEFAULT@{\_ACMP\_IF\_EDGE\_DEFAULT}}
\index{\_ACMP\_IF\_EDGE\_DEFAULT@{\_ACMP\_IF\_EDGE\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IF\_EDGE\_DEFAULT}{\_ACMP\_IF\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga028c03881c96261fc48405df353a73fb} 
\#define \+\_\+\+ACMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3a6ddf6740a3c96e4da921cee0f19f3f}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IF\_EDGE\_MASK@{\_ACMP\_IF\_EDGE\_MASK}}
\index{\_ACMP\_IF\_EDGE\_MASK@{\_ACMP\_IF\_EDGE\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IF\_EDGE\_MASK}{\_ACMP\_IF\_EDGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3a6ddf6740a3c96e4da921cee0f19f3f} 
\#define \+\_\+\+ACMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+MASK~0x1\+UL}

Bit mask for ACMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga889e38216bb40aeb43c68d6b417dcdad}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IF\_EDGE\_SHIFT@{\_ACMP\_IF\_EDGE\_SHIFT}}
\index{\_ACMP\_IF\_EDGE\_SHIFT@{\_ACMP\_IF\_EDGE\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IF\_EDGE\_SHIFT}{\_ACMP\_IF\_EDGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga889e38216bb40aeb43c68d6b417dcdad} 
\#define \+\_\+\+ACMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+SHIFT~0}

Shift value for ACMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7a4848e5b0f90df34343edfb3b27e30f}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IF\_MASK@{\_ACMP\_IF\_MASK}}
\index{\_ACMP\_IF\_MASK@{\_ACMP\_IF\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IF\_MASK}{\_ACMP\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7a4848e5b0f90df34343edfb3b27e30f} 
\#define \+\_\+\+ACMP\+\_\+\+IF\+\_\+\+MASK~0x00000003\+UL}

Mask for ACMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad4d89b8104254c7c637861def86f2e1c}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IF\_RESETVALUE@{\_ACMP\_IF\_RESETVALUE}}
\index{\_ACMP\_IF\_RESETVALUE@{\_ACMP\_IF\_RESETVALUE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IF\_RESETVALUE}{\_ACMP\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad4d89b8104254c7c637861def86f2e1c} 
\#define \+\_\+\+ACMP\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ACMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacfb8dfe3460ae019a27bd4d0d5498a98}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IF\_WARMUP\_DEFAULT@{\_ACMP\_IF\_WARMUP\_DEFAULT}}
\index{\_ACMP\_IF\_WARMUP\_DEFAULT@{\_ACMP\_IF\_WARMUP\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IF\_WARMUP\_DEFAULT}{\_ACMP\_IF\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacfb8dfe3460ae019a27bd4d0d5498a98} 
\#define \+\_\+\+ACMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga149dafd23b573d6b0b927061200fd62e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IF\_WARMUP\_MASK@{\_ACMP\_IF\_WARMUP\_MASK}}
\index{\_ACMP\_IF\_WARMUP\_MASK@{\_ACMP\_IF\_WARMUP\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IF\_WARMUP\_MASK}{\_ACMP\_IF\_WARMUP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga149dafd23b573d6b0b927061200fd62e} 
\#define \+\_\+\+ACMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+MASK~0x2\+UL}

Bit mask for ACMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga46f837d590e9fd63cdc6477f509aba57}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IF\_WARMUP\_SHIFT@{\_ACMP\_IF\_WARMUP\_SHIFT}}
\index{\_ACMP\_IF\_WARMUP\_SHIFT@{\_ACMP\_IF\_WARMUP\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IF\_WARMUP\_SHIFT}{\_ACMP\_IF\_WARMUP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga46f837d590e9fd63cdc6477f509aba57} 
\#define \+\_\+\+ACMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+SHIFT~1}

Shift value for ACMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabce6bf1b46a143b2689ca33e3ac4f6e9}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFC\_EDGE\_DEFAULT@{\_ACMP\_IFC\_EDGE\_DEFAULT}}
\index{\_ACMP\_IFC\_EDGE\_DEFAULT@{\_ACMP\_IFC\_EDGE\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFC\_EDGE\_DEFAULT}{\_ACMP\_IFC\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabce6bf1b46a143b2689ca33e3ac4f6e9} 
\#define \+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabbe15946eb65e042944f89bca3674eae}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFC\_EDGE\_MASK@{\_ACMP\_IFC\_EDGE\_MASK}}
\index{\_ACMP\_IFC\_EDGE\_MASK@{\_ACMP\_IFC\_EDGE\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFC\_EDGE\_MASK}{\_ACMP\_IFC\_EDGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabbe15946eb65e042944f89bca3674eae} 
\#define \+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+MASK~0x1\+UL}

Bit mask for ACMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab4c68d94af27278b2ad738164a1d4524}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFC\_EDGE\_SHIFT@{\_ACMP\_IFC\_EDGE\_SHIFT}}
\index{\_ACMP\_IFC\_EDGE\_SHIFT@{\_ACMP\_IFC\_EDGE\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFC\_EDGE\_SHIFT}{\_ACMP\_IFC\_EDGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab4c68d94af27278b2ad738164a1d4524} 
\#define \+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+SHIFT~0}

Shift value for ACMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2d437980613a4fccc4912a17a9e949cc}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFC\_MASK@{\_ACMP\_IFC\_MASK}}
\index{\_ACMP\_IFC\_MASK@{\_ACMP\_IFC\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFC\_MASK}{\_ACMP\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2d437980613a4fccc4912a17a9e949cc} 
\#define \+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+MASK~0x00000003\+UL}

Mask for ACMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae04c9d747f6a0438d5cb47a6ad274679}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFC\_RESETVALUE@{\_ACMP\_IFC\_RESETVALUE}}
\index{\_ACMP\_IFC\_RESETVALUE@{\_ACMP\_IFC\_RESETVALUE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFC\_RESETVALUE}{\_ACMP\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae04c9d747f6a0438d5cb47a6ad274679} 
\#define \+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ACMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf2fcb4f09a0b819430abbbd0bfaa383a}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFC\_WARMUP\_DEFAULT@{\_ACMP\_IFC\_WARMUP\_DEFAULT}}
\index{\_ACMP\_IFC\_WARMUP\_DEFAULT@{\_ACMP\_IFC\_WARMUP\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFC\_WARMUP\_DEFAULT}{\_ACMP\_IFC\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf2fcb4f09a0b819430abbbd0bfaa383a} 
\#define \+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga090eae725d45fb941bca2dcdac8e8309}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFC\_WARMUP\_MASK@{\_ACMP\_IFC\_WARMUP\_MASK}}
\index{\_ACMP\_IFC\_WARMUP\_MASK@{\_ACMP\_IFC\_WARMUP\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFC\_WARMUP\_MASK}{\_ACMP\_IFC\_WARMUP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga090eae725d45fb941bca2dcdac8e8309} 
\#define \+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+MASK~0x2\+UL}

Bit mask for ACMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf91d570181e7b98ec278e35b4f99809c}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFC\_WARMUP\_SHIFT@{\_ACMP\_IFC\_WARMUP\_SHIFT}}
\index{\_ACMP\_IFC\_WARMUP\_SHIFT@{\_ACMP\_IFC\_WARMUP\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFC\_WARMUP\_SHIFT}{\_ACMP\_IFC\_WARMUP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf91d570181e7b98ec278e35b4f99809c} 
\#define \+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+SHIFT~1}

Shift value for ACMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1ce38db67ed178bc3162ec9a1bef17fc}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFS\_EDGE\_DEFAULT@{\_ACMP\_IFS\_EDGE\_DEFAULT}}
\index{\_ACMP\_IFS\_EDGE\_DEFAULT@{\_ACMP\_IFS\_EDGE\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFS\_EDGE\_DEFAULT}{\_ACMP\_IFS\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1ce38db67ed178bc3162ec9a1bef17fc} 
\#define \+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3a4bce698061ef7720d0cbfcf20af15d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFS\_EDGE\_MASK@{\_ACMP\_IFS\_EDGE\_MASK}}
\index{\_ACMP\_IFS\_EDGE\_MASK@{\_ACMP\_IFS\_EDGE\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFS\_EDGE\_MASK}{\_ACMP\_IFS\_EDGE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3a4bce698061ef7720d0cbfcf20af15d} 
\#define \+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+MASK~0x1\+UL}

Bit mask for ACMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga55433fc78052633aa08c031db1fc16eb}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFS\_EDGE\_SHIFT@{\_ACMP\_IFS\_EDGE\_SHIFT}}
\index{\_ACMP\_IFS\_EDGE\_SHIFT@{\_ACMP\_IFS\_EDGE\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFS\_EDGE\_SHIFT}{\_ACMP\_IFS\_EDGE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga55433fc78052633aa08c031db1fc16eb} 
\#define \+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+SHIFT~0}

Shift value for ACMP\+\_\+\+EDGE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga865e97cbfd9d854d37c12077bd2ac55b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFS\_MASK@{\_ACMP\_IFS\_MASK}}
\index{\_ACMP\_IFS\_MASK@{\_ACMP\_IFS\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFS\_MASK}{\_ACMP\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga865e97cbfd9d854d37c12077bd2ac55b} 
\#define \+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+MASK~0x00000003\+UL}

Mask for ACMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga267fbb24c4779e3088e1a0321166421e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFS\_RESETVALUE@{\_ACMP\_IFS\_RESETVALUE}}
\index{\_ACMP\_IFS\_RESETVALUE@{\_ACMP\_IFS\_RESETVALUE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFS\_RESETVALUE}{\_ACMP\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga267fbb24c4779e3088e1a0321166421e} 
\#define \+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ACMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacbdaf51a8aefa53062a9a7aa5589ce9b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFS\_WARMUP\_DEFAULT@{\_ACMP\_IFS\_WARMUP\_DEFAULT}}
\index{\_ACMP\_IFS\_WARMUP\_DEFAULT@{\_ACMP\_IFS\_WARMUP\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFS\_WARMUP\_DEFAULT}{\_ACMP\_IFS\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacbdaf51a8aefa53062a9a7aa5589ce9b} 
\#define \+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade8ef40379b5532821e8fccaf59e7e5b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFS\_WARMUP\_MASK@{\_ACMP\_IFS\_WARMUP\_MASK}}
\index{\_ACMP\_IFS\_WARMUP\_MASK@{\_ACMP\_IFS\_WARMUP\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFS\_WARMUP\_MASK}{\_ACMP\_IFS\_WARMUP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade8ef40379b5532821e8fccaf59e7e5b} 
\#define \+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+MASK~0x2\+UL}

Bit mask for ACMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac14df4bfe5bdff758797a78209e2df83}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_IFS\_WARMUP\_SHIFT@{\_ACMP\_IFS\_WARMUP\_SHIFT}}
\index{\_ACMP\_IFS\_WARMUP\_SHIFT@{\_ACMP\_IFS\_WARMUP\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_IFS\_WARMUP\_SHIFT}{\_ACMP\_IFS\_WARMUP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac14df4bfe5bdff758797a78209e2df83} 
\#define \+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+SHIFT~1}

Shift value for ACMP\+\_\+\+WARMUP \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga74c8d3a5892d985fb9695ba590ab2e14}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_CSRESEN\_DEFAULT@{\_ACMP\_INPUTSEL\_CSRESEN\_DEFAULT}}
\index{\_ACMP\_INPUTSEL\_CSRESEN\_DEFAULT@{\_ACMP\_INPUTSEL\_CSRESEN\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_CSRESEN\_DEFAULT}{\_ACMP\_INPUTSEL\_CSRESEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga74c8d3a5892d985fb9695ba590ab2e14} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e23beb3bfa1446fec90367cd0cf92d4}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_CSRESEN\_MASK@{\_ACMP\_INPUTSEL\_CSRESEN\_MASK}}
\index{\_ACMP\_INPUTSEL\_CSRESEN\_MASK@{\_ACMP\_INPUTSEL\_CSRESEN\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_CSRESEN\_MASK}{\_ACMP\_INPUTSEL\_CSRESEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e23beb3bfa1446fec90367cd0cf92d4} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN\+\_\+\+MASK~0x1000000\+UL}

Bit mask for ACMP\+\_\+\+CSRESEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7fe29ed3fa312f119cf88d50379a2f66}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_CSRESEN\_SHIFT@{\_ACMP\_INPUTSEL\_CSRESEN\_SHIFT}}
\index{\_ACMP\_INPUTSEL\_CSRESEN\_SHIFT@{\_ACMP\_INPUTSEL\_CSRESEN\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_CSRESEN\_SHIFT}{\_ACMP\_INPUTSEL\_CSRESEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7fe29ed3fa312f119cf88d50379a2f66} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN\+\_\+\+SHIFT~24}

Shift value for ACMP\+\_\+\+CSRESEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad794ae0b8d6722bdedaa26ce78652117}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT@{\_ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT}}
\index{\_ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT@{\_ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT}{\_ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad794ae0b8d6722bdedaa26ce78652117} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaef571f5da3fd6e63f0398e918dcc68d3}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_CSRESSEL\_MASK@{\_ACMP\_INPUTSEL\_CSRESSEL\_MASK}}
\index{\_ACMP\_INPUTSEL\_CSRESSEL\_MASK@{\_ACMP\_INPUTSEL\_CSRESSEL\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_CSRESSEL\_MASK}{\_ACMP\_INPUTSEL\_CSRESSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaef571f5da3fd6e63f0398e918dcc68d3} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+MASK~0x30000000\+UL}

Bit mask for ACMP\+\_\+\+CSRESSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaad3989d9ab87203b817156fae6bd9b3e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_CSRESSEL\_RES0@{\_ACMP\_INPUTSEL\_CSRESSEL\_RES0}}
\index{\_ACMP\_INPUTSEL\_CSRESSEL\_RES0@{\_ACMP\_INPUTSEL\_CSRESSEL\_RES0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_CSRESSEL\_RES0}{\_ACMP\_INPUTSEL\_CSRESSEL\_RES0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaad3989d9ab87203b817156fae6bd9b3e} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES0~0x00000000\+UL}

Mode RES0 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0aedfd8e09fff8963bea3573405c7356}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_CSRESSEL\_RES1@{\_ACMP\_INPUTSEL\_CSRESSEL\_RES1}}
\index{\_ACMP\_INPUTSEL\_CSRESSEL\_RES1@{\_ACMP\_INPUTSEL\_CSRESSEL\_RES1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_CSRESSEL\_RES1}{\_ACMP\_INPUTSEL\_CSRESSEL\_RES1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0aedfd8e09fff8963bea3573405c7356} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES1~0x00000001\+UL}

Mode RES1 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab2fea304a6edb860f4f8c1696ecad536}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_CSRESSEL\_RES2@{\_ACMP\_INPUTSEL\_CSRESSEL\_RES2}}
\index{\_ACMP\_INPUTSEL\_CSRESSEL\_RES2@{\_ACMP\_INPUTSEL\_CSRESSEL\_RES2}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_CSRESSEL\_RES2}{\_ACMP\_INPUTSEL\_CSRESSEL\_RES2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab2fea304a6edb860f4f8c1696ecad536} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES2~0x00000002\+UL}

Mode RES2 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga32ff9d10f37197c81e7966e9622b2338}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_CSRESSEL\_RES3@{\_ACMP\_INPUTSEL\_CSRESSEL\_RES3}}
\index{\_ACMP\_INPUTSEL\_CSRESSEL\_RES3@{\_ACMP\_INPUTSEL\_CSRESSEL\_RES3}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_CSRESSEL\_RES3}{\_ACMP\_INPUTSEL\_CSRESSEL\_RES3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga32ff9d10f37197c81e7966e9622b2338} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES3~0x00000003\+UL}

Mode RES3 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa61d2db08bfa833a51682b1eb17e5af8}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_CSRESSEL\_SHIFT@{\_ACMP\_INPUTSEL\_CSRESSEL\_SHIFT}}
\index{\_ACMP\_INPUTSEL\_CSRESSEL\_SHIFT@{\_ACMP\_INPUTSEL\_CSRESSEL\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_CSRESSEL\_SHIFT}{\_ACMP\_INPUTSEL\_CSRESSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa61d2db08bfa833a51682b1eb17e5af8} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+SHIFT~28}

Shift value for ACMP\+\_\+\+CSRESSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga316d54bc31d5e30cfb2034e3d0cf1a78}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_LPREF\_DEFAULT@{\_ACMP\_INPUTSEL\_LPREF\_DEFAULT}}
\index{\_ACMP\_INPUTSEL\_LPREF\_DEFAULT@{\_ACMP\_INPUTSEL\_LPREF\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_LPREF\_DEFAULT}{\_ACMP\_INPUTSEL\_LPREF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga316d54bc31d5e30cfb2034e3d0cf1a78} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga88fed14129bffd2388c0a046598c8ac0}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_LPREF\_MASK@{\_ACMP\_INPUTSEL\_LPREF\_MASK}}
\index{\_ACMP\_INPUTSEL\_LPREF\_MASK@{\_ACMP\_INPUTSEL\_LPREF\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_LPREF\_MASK}{\_ACMP\_INPUTSEL\_LPREF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga88fed14129bffd2388c0a046598c8ac0} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+MASK~0x10000\+UL}

Bit mask for ACMP\+\_\+\+LPREF \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga348bf25606b149910fbd81e2807cbd08}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_LPREF\_SHIFT@{\_ACMP\_INPUTSEL\_LPREF\_SHIFT}}
\index{\_ACMP\_INPUTSEL\_LPREF\_SHIFT@{\_ACMP\_INPUTSEL\_LPREF\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_LPREF\_SHIFT}{\_ACMP\_INPUTSEL\_LPREF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga348bf25606b149910fbd81e2807cbd08} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+SHIFT~16}

Shift value for ACMP\+\_\+\+LPREF \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacfc6384056ea7108b5868b6a0497b677}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_MASK@{\_ACMP\_INPUTSEL\_MASK}}
\index{\_ACMP\_INPUTSEL\_MASK@{\_ACMP\_INPUTSEL\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_MASK}{\_ACMP\_INPUTSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacfc6384056ea7108b5868b6a0497b677} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+MASK~0x31013\+FF7\+UL}

Mask for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga632d05c1b3339c9da715526f4a92ebfe}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_1V25@{\_ACMP\_INPUTSEL\_NEGSEL\_1V25}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_1V25@{\_ACMP\_INPUTSEL\_NEGSEL\_1V25}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_1V25}{\_ACMP\_INPUTSEL\_NEGSEL\_1V25}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga632d05c1b3339c9da715526f4a92ebfe} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+1\+V25~0x00000008\+UL}

Mode 1V25 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad88122d6b0a1355404347ba34310af9d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_2V5@{\_ACMP\_INPUTSEL\_NEGSEL\_2V5}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_2V5@{\_ACMP\_INPUTSEL\_NEGSEL\_2V5}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_2V5}{\_ACMP\_INPUTSEL\_NEGSEL\_2V5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad88122d6b0a1355404347ba34310af9d} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+2\+V5~0x00000009\+UL}

Mode 2V5 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade82c60874808868844fdad40ed03583}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE@{\_ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE@{\_ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE}{\_ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade82c60874808868844fdad40ed03583} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CAPSENSE~0x0000000\+BUL}

Mode CAPSENSE for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7f024aac5161e6b60defa977048ffb95}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_CH0@{\_ACMP\_INPUTSEL\_NEGSEL\_CH0}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_CH0@{\_ACMP\_INPUTSEL\_NEGSEL\_CH0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_CH0}{\_ACMP\_INPUTSEL\_NEGSEL\_CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7f024aac5161e6b60defa977048ffb95} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH0~0x00000000\+UL}

Mode CH0 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga875f7860a2cb9a1754addeede3e7d9bd}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_CH1@{\_ACMP\_INPUTSEL\_NEGSEL\_CH1}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_CH1@{\_ACMP\_INPUTSEL\_NEGSEL\_CH1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_CH1}{\_ACMP\_INPUTSEL\_NEGSEL\_CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga875f7860a2cb9a1754addeede3e7d9bd} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH1~0x00000001\+UL}

Mode CH1 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac22a801588011319c66486a5bd843235}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_CH2@{\_ACMP\_INPUTSEL\_NEGSEL\_CH2}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_CH2@{\_ACMP\_INPUTSEL\_NEGSEL\_CH2}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_CH2}{\_ACMP\_INPUTSEL\_NEGSEL\_CH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac22a801588011319c66486a5bd843235} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH2~0x00000002\+UL}

Mode CH2 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5f05d2c33b81a6894de76e2a06d2e3ff}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_CH3@{\_ACMP\_INPUTSEL\_NEGSEL\_CH3}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_CH3@{\_ACMP\_INPUTSEL\_NEGSEL\_CH3}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_CH3}{\_ACMP\_INPUTSEL\_NEGSEL\_CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5f05d2c33b81a6894de76e2a06d2e3ff} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH3~0x00000003\+UL}

Mode CH3 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad02643868d1c1538a6968247e2f77606}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_CH4@{\_ACMP\_INPUTSEL\_NEGSEL\_CH4}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_CH4@{\_ACMP\_INPUTSEL\_NEGSEL\_CH4}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_CH4}{\_ACMP\_INPUTSEL\_NEGSEL\_CH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad02643868d1c1538a6968247e2f77606} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH4~0x00000004\+UL}

Mode CH4 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga71e0fd9ed9a4159684ad800fc11d9fcb}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_CH5@{\_ACMP\_INPUTSEL\_NEGSEL\_CH5}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_CH5@{\_ACMP\_INPUTSEL\_NEGSEL\_CH5}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_CH5}{\_ACMP\_INPUTSEL\_NEGSEL\_CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga71e0fd9ed9a4159684ad800fc11d9fcb} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH5~0x00000005\+UL}

Mode CH5 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaec9f0d3a7704d59f9de7bd2adbecdb26}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_CH6@{\_ACMP\_INPUTSEL\_NEGSEL\_CH6}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_CH6@{\_ACMP\_INPUTSEL\_NEGSEL\_CH6}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_CH6}{\_ACMP\_INPUTSEL\_NEGSEL\_CH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaec9f0d3a7704d59f9de7bd2adbecdb26} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH6~0x00000006\+UL}

Mode CH6 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa9924c7d96ffb15282c29cd3bbbd60bd}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_CH7@{\_ACMP\_INPUTSEL\_NEGSEL\_CH7}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_CH7@{\_ACMP\_INPUTSEL\_NEGSEL\_CH7}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_CH7}{\_ACMP\_INPUTSEL\_NEGSEL\_CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa9924c7d96ffb15282c29cd3bbbd60bd} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH7~0x00000007\+UL}

Mode CH7 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab57dd23c6b9678c1571dd444bcd9c283}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0@{\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0@{\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0}{\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab57dd23c6b9678c1571dd444bcd9c283} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH0~0x0000000\+CUL}

Mode DAC0\+CH0 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga251bccae837f59768612fa9e2f3ff5e2}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1@{\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1@{\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1}{\_ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga251bccae837f59768612fa9e2f3ff5e2} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH1~0x0000000\+DUL}

Mode DAC0\+CH1 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaea9bac37960a448e5ce197020a679073}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_DEFAULT@{\_ACMP\_INPUTSEL\_NEGSEL\_DEFAULT}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_DEFAULT@{\_ACMP\_INPUTSEL\_NEGSEL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_DEFAULT}{\_ACMP\_INPUTSEL\_NEGSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaea9bac37960a448e5ce197020a679073} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DEFAULT~0x00000008\+UL}

Mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5f3865983ebeab2333966d13a76e879e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_MASK@{\_ACMP\_INPUTSEL\_NEGSEL\_MASK}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_MASK@{\_ACMP\_INPUTSEL\_NEGSEL\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_MASK}{\_ACMP\_INPUTSEL\_NEGSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5f3865983ebeab2333966d13a76e879e} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+MASK~0x\+F0\+UL}

Bit mask for ACMP\+\_\+\+NEGSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad17b1b7398b88221b115d330a1ebc81e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_SHIFT@{\_ACMP\_INPUTSEL\_NEGSEL\_SHIFT}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_SHIFT@{\_ACMP\_INPUTSEL\_NEGSEL\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_SHIFT}{\_ACMP\_INPUTSEL\_NEGSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad17b1b7398b88221b115d330a1ebc81e} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+SHIFT~4}

Shift value for ACMP\+\_\+\+NEGSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga200064d14f3cc8977d8ab4678b2ee1bc}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_NEGSEL\_VDD@{\_ACMP\_INPUTSEL\_NEGSEL\_VDD}}
\index{\_ACMP\_INPUTSEL\_NEGSEL\_VDD@{\_ACMP\_INPUTSEL\_NEGSEL\_VDD}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_NEGSEL\_VDD}{\_ACMP\_INPUTSEL\_NEGSEL\_VDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga200064d14f3cc8977d8ab4678b2ee1bc} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+VDD~0x0000000\+AUL}

Mode VDD for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7c2c00de7bbe79f0c6ae0ed30890d233}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_CH0@{\_ACMP\_INPUTSEL\_POSSEL\_CH0}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_CH0@{\_ACMP\_INPUTSEL\_POSSEL\_CH0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_CH0}{\_ACMP\_INPUTSEL\_POSSEL\_CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7c2c00de7bbe79f0c6ae0ed30890d233} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH0~0x00000000\+UL}

Mode CH0 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf70674ab409b3e21898c5f188962cb75}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_CH1@{\_ACMP\_INPUTSEL\_POSSEL\_CH1}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_CH1@{\_ACMP\_INPUTSEL\_POSSEL\_CH1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_CH1}{\_ACMP\_INPUTSEL\_POSSEL\_CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf70674ab409b3e21898c5f188962cb75} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH1~0x00000001\+UL}

Mode CH1 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga70649ee8d43e2d1dec97be052dda7a50}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_CH2@{\_ACMP\_INPUTSEL\_POSSEL\_CH2}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_CH2@{\_ACMP\_INPUTSEL\_POSSEL\_CH2}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_CH2}{\_ACMP\_INPUTSEL\_POSSEL\_CH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga70649ee8d43e2d1dec97be052dda7a50} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH2~0x00000002\+UL}

Mode CH2 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab9c5ce28363e31963a0e9cd4c938e4db}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_CH3@{\_ACMP\_INPUTSEL\_POSSEL\_CH3}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_CH3@{\_ACMP\_INPUTSEL\_POSSEL\_CH3}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_CH3}{\_ACMP\_INPUTSEL\_POSSEL\_CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab9c5ce28363e31963a0e9cd4c938e4db} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH3~0x00000003\+UL}

Mode CH3 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8c12ff22ab742f86ae7429b3d797d097}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_CH4@{\_ACMP\_INPUTSEL\_POSSEL\_CH4}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_CH4@{\_ACMP\_INPUTSEL\_POSSEL\_CH4}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_CH4}{\_ACMP\_INPUTSEL\_POSSEL\_CH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8c12ff22ab742f86ae7429b3d797d097} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH4~0x00000004\+UL}

Mode CH4 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga90fc21ddbe7af02fd2450318043aa67d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_CH5@{\_ACMP\_INPUTSEL\_POSSEL\_CH5}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_CH5@{\_ACMP\_INPUTSEL\_POSSEL\_CH5}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_CH5}{\_ACMP\_INPUTSEL\_POSSEL\_CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga90fc21ddbe7af02fd2450318043aa67d} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH5~0x00000005\+UL}

Mode CH5 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga21bcb864917c5aeff20c160c232d4bca}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_CH6@{\_ACMP\_INPUTSEL\_POSSEL\_CH6}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_CH6@{\_ACMP\_INPUTSEL\_POSSEL\_CH6}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_CH6}{\_ACMP\_INPUTSEL\_POSSEL\_CH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga21bcb864917c5aeff20c160c232d4bca} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH6~0x00000006\+UL}

Mode CH6 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacedd496aed7514cb9435efd6c3557154}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_CH7@{\_ACMP\_INPUTSEL\_POSSEL\_CH7}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_CH7@{\_ACMP\_INPUTSEL\_POSSEL\_CH7}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_CH7}{\_ACMP\_INPUTSEL\_POSSEL\_CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacedd496aed7514cb9435efd6c3557154} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH7~0x00000007\+UL}

Mode CH7 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga34d41cf1fbd13a3998509dbc464439c4}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_DEFAULT@{\_ACMP\_INPUTSEL\_POSSEL\_DEFAULT}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_DEFAULT@{\_ACMP\_INPUTSEL\_POSSEL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_DEFAULT}{\_ACMP\_INPUTSEL\_POSSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga34d41cf1fbd13a3998509dbc464439c4} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae9bc168996987ea9eced8f12c3f6c269}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_MASK@{\_ACMP\_INPUTSEL\_POSSEL\_MASK}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_MASK@{\_ACMP\_INPUTSEL\_POSSEL\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_MASK}{\_ACMP\_INPUTSEL\_POSSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae9bc168996987ea9eced8f12c3f6c269} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+MASK~0x7\+UL}

Bit mask for ACMP\+\_\+\+POSSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga016cd52cfd9d7cf8b7d8a2465635cfb1}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_POSSEL\_SHIFT@{\_ACMP\_INPUTSEL\_POSSEL\_SHIFT}}
\index{\_ACMP\_INPUTSEL\_POSSEL\_SHIFT@{\_ACMP\_INPUTSEL\_POSSEL\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_POSSEL\_SHIFT}{\_ACMP\_INPUTSEL\_POSSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga016cd52cfd9d7cf8b7d8a2465635cfb1} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+SHIFT~0}

Shift value for ACMP\+\_\+\+POSSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga03d23876138f4889df8a9f2d91758cf6}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_RESETVALUE@{\_ACMP\_INPUTSEL\_RESETVALUE}}
\index{\_ACMP\_INPUTSEL\_RESETVALUE@{\_ACMP\_INPUTSEL\_RESETVALUE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_RESETVALUE}{\_ACMP\_INPUTSEL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga03d23876138f4889df8a9f2d91758cf6} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+RESETVALUE~0x00010080\+UL}

Default value for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa7dc6914a85ab2e9c7f15e8113898655}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT@{\_ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT}}
\index{\_ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT@{\_ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT}{\_ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa7dc6914a85ab2e9c7f15e8113898655} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+VDDLEVEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1bcea14e5dceb012e84e706e414c45e8}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_VDDLEVEL\_MASK@{\_ACMP\_INPUTSEL\_VDDLEVEL\_MASK}}
\index{\_ACMP\_INPUTSEL\_VDDLEVEL\_MASK@{\_ACMP\_INPUTSEL\_VDDLEVEL\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_VDDLEVEL\_MASK}{\_ACMP\_INPUTSEL\_VDDLEVEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1bcea14e5dceb012e84e706e414c45e8} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+VDDLEVEL\+\_\+\+MASK~0x3\+F00\+UL}

Bit mask for ACMP\+\_\+\+VDDLEVEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gadf443e10c87d934c0f5b0fde49fd8625}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_INPUTSEL\_VDDLEVEL\_SHIFT@{\_ACMP\_INPUTSEL\_VDDLEVEL\_SHIFT}}
\index{\_ACMP\_INPUTSEL\_VDDLEVEL\_SHIFT@{\_ACMP\_INPUTSEL\_VDDLEVEL\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_INPUTSEL\_VDDLEVEL\_SHIFT}{\_ACMP\_INPUTSEL\_VDDLEVEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gadf443e10c87d934c0f5b0fde49fd8625} 
\#define \+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+VDDLEVEL\+\_\+\+SHIFT~8}

Shift value for ACMP\+\_\+\+VDDLEVEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae32347161aab57d92d8f98a593f7177e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_ACMPPEN\_DEFAULT@{\_ACMP\_ROUTE\_ACMPPEN\_DEFAULT}}
\index{\_ACMP\_ROUTE\_ACMPPEN\_DEFAULT@{\_ACMP\_ROUTE\_ACMPPEN\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_ACMPPEN\_DEFAULT}{\_ACMP\_ROUTE\_ACMPPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae32347161aab57d92d8f98a593f7177e} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaded6e4f09b9b773f76ca38b05910110e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_ACMPPEN\_MASK@{\_ACMP\_ROUTE\_ACMPPEN\_MASK}}
\index{\_ACMP\_ROUTE\_ACMPPEN\_MASK@{\_ACMP\_ROUTE\_ACMPPEN\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_ACMPPEN\_MASK}{\_ACMP\_ROUTE\_ACMPPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaded6e4f09b9b773f76ca38b05910110e} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN\+\_\+\+MASK~0x1\+UL}

Bit mask for ACMP\+\_\+\+ACMPPEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa87fbca01d3619a0f318272fdedea6a1}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_ACMPPEN\_SHIFT@{\_ACMP\_ROUTE\_ACMPPEN\_SHIFT}}
\index{\_ACMP\_ROUTE\_ACMPPEN\_SHIFT@{\_ACMP\_ROUTE\_ACMPPEN\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_ACMPPEN\_SHIFT}{\_ACMP\_ROUTE\_ACMPPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa87fbca01d3619a0f318272fdedea6a1} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN\+\_\+\+SHIFT~0}

Shift value for ACMP\+\_\+\+ACMPPEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9b687f68628d4f40b91cd52068415036}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_LOCATION\_DEFAULT@{\_ACMP\_ROUTE\_LOCATION\_DEFAULT}}
\index{\_ACMP\_ROUTE\_LOCATION\_DEFAULT@{\_ACMP\_ROUTE\_LOCATION\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_LOCATION\_DEFAULT}{\_ACMP\_ROUTE\_LOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9b687f68628d4f40b91cd52068415036} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga12e96f398e9d3f06ccee87b3b51429b0}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_LOCATION\_LOC0@{\_ACMP\_ROUTE\_LOCATION\_LOC0}}
\index{\_ACMP\_ROUTE\_LOCATION\_LOC0@{\_ACMP\_ROUTE\_LOCATION\_LOC0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_LOCATION\_LOC0}{\_ACMP\_ROUTE\_LOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga12e96f398e9d3f06ccee87b3b51429b0} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0~0x00000000\+UL}

Mode LOC0 for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga84b9742395b9908f3056d47b9f8445d4}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_LOCATION\_LOC1@{\_ACMP\_ROUTE\_LOCATION\_LOC1}}
\index{\_ACMP\_ROUTE\_LOCATION\_LOC1@{\_ACMP\_ROUTE\_LOCATION\_LOC1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_LOCATION\_LOC1}{\_ACMP\_ROUTE\_LOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga84b9742395b9908f3056d47b9f8445d4} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1~0x00000001\+UL}

Mode LOC1 for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2f28d64e7573d5f7003f328e4c408653}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_LOCATION\_LOC2@{\_ACMP\_ROUTE\_LOCATION\_LOC2}}
\index{\_ACMP\_ROUTE\_LOCATION\_LOC2@{\_ACMP\_ROUTE\_LOCATION\_LOC2}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_LOCATION\_LOC2}{\_ACMP\_ROUTE\_LOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2f28d64e7573d5f7003f328e4c408653} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2~0x00000002\+UL}

Mode LOC2 for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaca6b04b5be9a8c18bf30a1a1ae4a10bc}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_LOCATION\_MASK@{\_ACMP\_ROUTE\_LOCATION\_MASK}}
\index{\_ACMP\_ROUTE\_LOCATION\_MASK@{\_ACMP\_ROUTE\_LOCATION\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_LOCATION\_MASK}{\_ACMP\_ROUTE\_LOCATION\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaca6b04b5be9a8c18bf30a1a1ae4a10bc} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+MASK~0x700\+UL}

Bit mask for ACMP\+\_\+\+LOCATION \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7d6f981490ed091457affa5cea348d2c}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_LOCATION\_SHIFT@{\_ACMP\_ROUTE\_LOCATION\_SHIFT}}
\index{\_ACMP\_ROUTE\_LOCATION\_SHIFT@{\_ACMP\_ROUTE\_LOCATION\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_LOCATION\_SHIFT}{\_ACMP\_ROUTE\_LOCATION\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7d6f981490ed091457affa5cea348d2c} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+SHIFT~8}

Shift value for ACMP\+\_\+\+LOCATION \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaeaee0012b35b6c6a17d9a59f53665cd2}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_MASK@{\_ACMP\_ROUTE\_MASK}}
\index{\_ACMP\_ROUTE\_MASK@{\_ACMP\_ROUTE\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_MASK}{\_ACMP\_ROUTE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaeaee0012b35b6c6a17d9a59f53665cd2} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+MASK~0x00000701\+UL}

Mask for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab672b2f5b7ab98ff4c87fa1e090b55e6}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_ROUTE\_RESETVALUE@{\_ACMP\_ROUTE\_RESETVALUE}}
\index{\_ACMP\_ROUTE\_RESETVALUE@{\_ACMP\_ROUTE\_RESETVALUE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_ROUTE\_RESETVALUE}{\_ACMP\_ROUTE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab672b2f5b7ab98ff4c87fa1e090b55e6} 
\#define \+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac2a41bdd78524e822e7ad6034ffbf52d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_STATUS\_ACMPACT\_DEFAULT@{\_ACMP\_STATUS\_ACMPACT\_DEFAULT}}
\index{\_ACMP\_STATUS\_ACMPACT\_DEFAULT@{\_ACMP\_STATUS\_ACMPACT\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_STATUS\_ACMPACT\_DEFAULT}{\_ACMP\_STATUS\_ACMPACT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac2a41bdd78524e822e7ad6034ffbf52d} 
\#define \+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa028500b0b820e1af10945ae10093131}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_STATUS\_ACMPACT\_MASK@{\_ACMP\_STATUS\_ACMPACT\_MASK}}
\index{\_ACMP\_STATUS\_ACMPACT\_MASK@{\_ACMP\_STATUS\_ACMPACT\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_STATUS\_ACMPACT\_MASK}{\_ACMP\_STATUS\_ACMPACT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa028500b0b820e1af10945ae10093131} 
\#define \+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT\+\_\+\+MASK~0x1\+UL}

Bit mask for ACMP\+\_\+\+ACMPACT \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga737287a29d43d7c066b19581969f53c6}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_STATUS\_ACMPACT\_SHIFT@{\_ACMP\_STATUS\_ACMPACT\_SHIFT}}
\index{\_ACMP\_STATUS\_ACMPACT\_SHIFT@{\_ACMP\_STATUS\_ACMPACT\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_STATUS\_ACMPACT\_SHIFT}{\_ACMP\_STATUS\_ACMPACT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga737287a29d43d7c066b19581969f53c6} 
\#define \+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT\+\_\+\+SHIFT~0}

Shift value for ACMP\+\_\+\+ACMPACT \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa0975ae397fd56d4d75a8c127fbfb9ab}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_STATUS\_ACMPOUT\_DEFAULT@{\_ACMP\_STATUS\_ACMPOUT\_DEFAULT}}
\index{\_ACMP\_STATUS\_ACMPOUT\_DEFAULT@{\_ACMP\_STATUS\_ACMPOUT\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_STATUS\_ACMPOUT\_DEFAULT}{\_ACMP\_STATUS\_ACMPOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa0975ae397fd56d4d75a8c127fbfb9ab} 
\#define \+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ACMP\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad1acf1ced819d7dc52f17d049ca50b06}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_STATUS\_ACMPOUT\_MASK@{\_ACMP\_STATUS\_ACMPOUT\_MASK}}
\index{\_ACMP\_STATUS\_ACMPOUT\_MASK@{\_ACMP\_STATUS\_ACMPOUT\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_STATUS\_ACMPOUT\_MASK}{\_ACMP\_STATUS\_ACMPOUT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad1acf1ced819d7dc52f17d049ca50b06} 
\#define \+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT\+\_\+\+MASK~0x2\+UL}

Bit mask for ACMP\+\_\+\+ACMPOUT \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga02ce7e17e7d96c8b8a0578af0223cdf1}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_STATUS\_ACMPOUT\_SHIFT@{\_ACMP\_STATUS\_ACMPOUT\_SHIFT}}
\index{\_ACMP\_STATUS\_ACMPOUT\_SHIFT@{\_ACMP\_STATUS\_ACMPOUT\_SHIFT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_STATUS\_ACMPOUT\_SHIFT}{\_ACMP\_STATUS\_ACMPOUT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga02ce7e17e7d96c8b8a0578af0223cdf1} 
\#define \+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT\+\_\+\+SHIFT~1}

Shift value for ACMP\+\_\+\+ACMPOUT \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade193eb0724c31123eec2784cdf19567}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_STATUS\_MASK@{\_ACMP\_STATUS\_MASK}}
\index{\_ACMP\_STATUS\_MASK@{\_ACMP\_STATUS\_MASK}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_STATUS\_MASK}{\_ACMP\_STATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade193eb0724c31123eec2784cdf19567} 
\#define \+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+MASK~0x00000003\+UL}

Mask for ACMP\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacada87cdd183d85d525350b4c27a1125}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!\_ACMP\_STATUS\_RESETVALUE@{\_ACMP\_STATUS\_RESETVALUE}}
\index{\_ACMP\_STATUS\_RESETVALUE@{\_ACMP\_STATUS\_RESETVALUE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ACMP\_STATUS\_RESETVALUE}{\_ACMP\_STATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacada87cdd183d85d525350b4c27a1125} 
\#define \+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ACMP\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab827f727d7106f6b8285012371e0b38b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_BIASPROG\_DEFAULT@{ACMP\_CTRL\_BIASPROG\_DEFAULT}}
\index{ACMP\_CTRL\_BIASPROG\_DEFAULT@{ACMP\_CTRL\_BIASPROG\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_BIASPROG\_DEFAULT}{ACMP\_CTRL\_BIASPROG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab827f727d7106f6b8285012371e0b38b} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae691bf5e13124d876928344b7d7674ad}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+BIASPROG\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga79fa245d0fa344f6b1747eb7f9da4a78}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_EN@{ACMP\_CTRL\_EN}}
\index{ACMP\_CTRL\_EN@{ACMP\_CTRL\_EN}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_EN}{ACMP\_CTRL\_EN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga79fa245d0fa344f6b1747eb7f9da4a78} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+EN~(0x1\+UL $<$$<$ 0)}

Analog Comparator Enable \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab42f6dc7bb717d8a9a3a15273e01e09f}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_EN\_DEFAULT@{ACMP\_CTRL\_EN\_DEFAULT}}
\index{ACMP\_CTRL\_EN\_DEFAULT@{ACMP\_CTRL\_EN\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_EN\_DEFAULT}{ACMP\_CTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab42f6dc7bb717d8a9a3a15273e01e09f} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad9d9c821dcf2af106b73087b7e2b4a66}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf1e5ca9d0769d9d8dd5a0e18a23ca7e6}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_FULLBIAS@{ACMP\_CTRL\_FULLBIAS}}
\index{ACMP\_CTRL\_FULLBIAS@{ACMP\_CTRL\_FULLBIAS}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_FULLBIAS}{ACMP\_CTRL\_FULLBIAS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf1e5ca9d0769d9d8dd5a0e18a23ca7e6} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS~(0x1\+UL $<$$<$ 31)}

Full Bias Current \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga563e0132bb4bd04aa0293b722156bbb5}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_FULLBIAS\_DEFAULT@{ACMP\_CTRL\_FULLBIAS\_DEFAULT}}
\index{ACMP\_CTRL\_FULLBIAS\_DEFAULT@{ACMP\_CTRL\_FULLBIAS\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_FULLBIAS\_DEFAULT}{ACMP\_CTRL\_FULLBIAS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga563e0132bb4bd04aa0293b722156bbb5} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae95198d12236546a79f0370ebd00b8ba}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+FULLBIAS\+\_\+\+DEFAULT}} $<$$<$ 31)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e259d9d6e034ee01b09b57008a63d12}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_GPIOINV@{ACMP\_CTRL\_GPIOINV}}
\index{ACMP\_CTRL\_GPIOINV@{ACMP\_CTRL\_GPIOINV}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_GPIOINV}{ACMP\_CTRL\_GPIOINV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e259d9d6e034ee01b09b57008a63d12} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV~(0x1\+UL $<$$<$ 3)}

Comparator GPIO Output Invert \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa37cbf31bf0bb8a5748d34dcf2c7390e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_GPIOINV\_DEFAULT@{ACMP\_CTRL\_GPIOINV\_DEFAULT}}
\index{ACMP\_CTRL\_GPIOINV\_DEFAULT@{ACMP\_CTRL\_GPIOINV\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_GPIOINV\_DEFAULT}{ACMP\_CTRL\_GPIOINV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa37cbf31bf0bb8a5748d34dcf2c7390e} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaea673fd22123d240cc453a888a4d5acf}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga588b952b9af0de277ab4d7861ba7788e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_GPIOINV\_INV@{ACMP\_CTRL\_GPIOINV\_INV}}
\index{ACMP\_CTRL\_GPIOINV\_INV@{ACMP\_CTRL\_GPIOINV\_INV}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_GPIOINV\_INV}{ACMP\_CTRL\_GPIOINV\_INV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga588b952b9af0de277ab4d7861ba7788e} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+INV~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab958d467607f18449d785e22e1654ccf}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+INV}} $<$$<$ 3)}

Shifted mode INV for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga910e859a75fd9ef3d261f8c1292db02b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_GPIOINV\_NOTINV@{ACMP\_CTRL\_GPIOINV\_NOTINV}}
\index{ACMP\_CTRL\_GPIOINV\_NOTINV@{ACMP\_CTRL\_GPIOINV\_NOTINV}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_GPIOINV\_NOTINV}{ACMP\_CTRL\_GPIOINV\_NOTINV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga910e859a75fd9ef3d261f8c1292db02b} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+NOTINV~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5bdc561d0cc746c95346071b7d0d6875}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+GPIOINV\+\_\+\+NOTINV}} $<$$<$ 3)}

Shifted mode NOTINV for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga21a05ac99d746998b7ce4ea74d3dd3fc}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HALFBIAS@{ACMP\_CTRL\_HALFBIAS}}
\index{ACMP\_CTRL\_HALFBIAS@{ACMP\_CTRL\_HALFBIAS}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HALFBIAS}{ACMP\_CTRL\_HALFBIAS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga21a05ac99d746998b7ce4ea74d3dd3fc} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS~(0x1\+UL $<$$<$ 30)}

Half Bias Current \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga27e06cfef0f99b51e9235fe3eab8fdad}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HALFBIAS\_DEFAULT@{ACMP\_CTRL\_HALFBIAS\_DEFAULT}}
\index{ACMP\_CTRL\_HALFBIAS\_DEFAULT@{ACMP\_CTRL\_HALFBIAS\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HALFBIAS\_DEFAULT}{ACMP\_CTRL\_HALFBIAS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga27e06cfef0f99b51e9235fe3eab8fdad} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3de4b86ab0cd2ddb855163b0f115d8da}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}} $<$$<$ 30)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga32b1607eef1683a09993b585ca45c85d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HYSTSEL\_DEFAULT@{ACMP\_CTRL\_HYSTSEL\_DEFAULT}}
\index{ACMP\_CTRL\_HYSTSEL\_DEFAULT@{ACMP\_CTRL\_HYSTSEL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HYSTSEL\_DEFAULT}{ACMP\_CTRL\_HYSTSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga32b1607eef1683a09993b585ca45c85d} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6c12c631741091c5477adc558d35b817}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga72ee22cf8c10aceeae32d24c85b6f138}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HYSTSEL\_HYST0@{ACMP\_CTRL\_HYSTSEL\_HYST0}}
\index{ACMP\_CTRL\_HYSTSEL\_HYST0@{ACMP\_CTRL\_HYSTSEL\_HYST0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HYSTSEL\_HYST0}{ACMP\_CTRL\_HYSTSEL\_HYST0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga72ee22cf8c10aceeae32d24c85b6f138} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac55fd4d76ed17165161a17dd4b6681a6}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST0}} $<$$<$ 4)}

Shifted mode HYST0 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga64f9be1c522fc105d88982f61ad194d9}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HYSTSEL\_HYST1@{ACMP\_CTRL\_HYSTSEL\_HYST1}}
\index{ACMP\_CTRL\_HYSTSEL\_HYST1@{ACMP\_CTRL\_HYSTSEL\_HYST1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HYSTSEL\_HYST1}{ACMP\_CTRL\_HYSTSEL\_HYST1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga64f9be1c522fc105d88982f61ad194d9} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gadf8579f696f549fe7a390a898c4b5e14}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST1}} $<$$<$ 4)}

Shifted mode HYST1 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga51b578943a7b69986db7036836cbae3f}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HYSTSEL\_HYST2@{ACMP\_CTRL\_HYSTSEL\_HYST2}}
\index{ACMP\_CTRL\_HYSTSEL\_HYST2@{ACMP\_CTRL\_HYSTSEL\_HYST2}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HYSTSEL\_HYST2}{ACMP\_CTRL\_HYSTSEL\_HYST2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga51b578943a7b69986db7036836cbae3f} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaec7749e7eb1f7929316863bf41da0f65}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST2}} $<$$<$ 4)}

Shifted mode HYST2 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad1e65178b13171b1ae55b28f4c713741}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HYSTSEL\_HYST3@{ACMP\_CTRL\_HYSTSEL\_HYST3}}
\index{ACMP\_CTRL\_HYSTSEL\_HYST3@{ACMP\_CTRL\_HYSTSEL\_HYST3}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HYSTSEL\_HYST3}{ACMP\_CTRL\_HYSTSEL\_HYST3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad1e65178b13171b1ae55b28f4c713741} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga66d5a3c3bc77c99730951a051979b874}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST3}} $<$$<$ 4)}

Shifted mode HYST3 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gace4c15411509911ccfce83457bc10335}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HYSTSEL\_HYST4@{ACMP\_CTRL\_HYSTSEL\_HYST4}}
\index{ACMP\_CTRL\_HYSTSEL\_HYST4@{ACMP\_CTRL\_HYSTSEL\_HYST4}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HYSTSEL\_HYST4}{ACMP\_CTRL\_HYSTSEL\_HYST4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gace4c15411509911ccfce83457bc10335} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST4~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaffab7e6e76e6d9a4bdd0c2f84dd7f5b7}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST4}} $<$$<$ 4)}

Shifted mode HYST4 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab62c1b74c64ed3b10b7e01a44546d522}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HYSTSEL\_HYST5@{ACMP\_CTRL\_HYSTSEL\_HYST5}}
\index{ACMP\_CTRL\_HYSTSEL\_HYST5@{ACMP\_CTRL\_HYSTSEL\_HYST5}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HYSTSEL\_HYST5}{ACMP\_CTRL\_HYSTSEL\_HYST5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab62c1b74c64ed3b10b7e01a44546d522} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabc765e2bc84434beccecf241a3086148}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST5}} $<$$<$ 4)}

Shifted mode HYST5 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6f88e7b3452c49c1491c4a9ed3991699}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HYSTSEL\_HYST6@{ACMP\_CTRL\_HYSTSEL\_HYST6}}
\index{ACMP\_CTRL\_HYSTSEL\_HYST6@{ACMP\_CTRL\_HYSTSEL\_HYST6}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HYSTSEL\_HYST6}{ACMP\_CTRL\_HYSTSEL\_HYST6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6f88e7b3452c49c1491c4a9ed3991699} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST6~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaebb5241b37ec34474b2d8bf161824d19}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST6}} $<$$<$ 4)}

Shifted mode HYST6 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf59c2c1fdac9d03c2dd8287e7b085964}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_HYSTSEL\_HYST7@{ACMP\_CTRL\_HYSTSEL\_HYST7}}
\index{ACMP\_CTRL\_HYSTSEL\_HYST7@{ACMP\_CTRL\_HYSTSEL\_HYST7}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_HYSTSEL\_HYST7}{ACMP\_CTRL\_HYSTSEL\_HYST7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf59c2c1fdac9d03c2dd8287e7b085964} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST7~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4102370230bb1f371711146ad42b4ebf}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+HYSTSEL\+\_\+\+HYST7}} $<$$<$ 4)}

Shifted mode HYST7 for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga85ce879d085ebc095db1a00265968ddd}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_IFALL@{ACMP\_CTRL\_IFALL}}
\index{ACMP\_CTRL\_IFALL@{ACMP\_CTRL\_IFALL}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_IFALL}{ACMP\_CTRL\_IFALL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga85ce879d085ebc095db1a00265968ddd} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+IFALL~(0x1\+UL $<$$<$ 17)}

Falling Edge Interrupt Sense \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0a41e47af841a104083e3492bee08fe8}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_IFALL\_DEFAULT@{ACMP\_CTRL\_IFALL\_DEFAULT}}
\index{ACMP\_CTRL\_IFALL\_DEFAULT@{ACMP\_CTRL\_IFALL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_IFALL\_DEFAULT}{ACMP\_CTRL\_IFALL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0a41e47af841a104083e3492bee08fe8} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga144b80227c0285c0ca4c8877b1cb1c5d}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DEFAULT}} $<$$<$ 17)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6b9a8aab92eea37d5aaba6c8876ac429}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_IFALL\_DISABLED@{ACMP\_CTRL\_IFALL\_DISABLED}}
\index{ACMP\_CTRL\_IFALL\_DISABLED@{ACMP\_CTRL\_IFALL\_DISABLED}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_IFALL\_DISABLED}{ACMP\_CTRL\_IFALL\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6b9a8aab92eea37d5aaba6c8876ac429} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f6b815c882d6c88ecf8cefefec8a4fe}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+DISABLED}} $<$$<$ 17)}

Shifted mode DISABLED for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaecf2995434790e050fce29c988ca74b4}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_IFALL\_ENABLED@{ACMP\_CTRL\_IFALL\_ENABLED}}
\index{ACMP\_CTRL\_IFALL\_ENABLED@{ACMP\_CTRL\_IFALL\_ENABLED}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_IFALL\_ENABLED}{ACMP\_CTRL\_IFALL\_ENABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaecf2995434790e050fce29c988ca74b4} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+ENABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf1d4ca6699a2ffad74c931830b722ec3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IFALL\+\_\+\+ENABLED}} $<$$<$ 17)}

Shifted mode ENABLED for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad202d407cb6d67f26ea4c9d4125b2d66}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_INACTVAL@{ACMP\_CTRL\_INACTVAL}}
\index{ACMP\_CTRL\_INACTVAL@{ACMP\_CTRL\_INACTVAL}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_INACTVAL}{ACMP\_CTRL\_INACTVAL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad202d407cb6d67f26ea4c9d4125b2d66} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL~(0x1\+UL $<$$<$ 2)}

Inactive Value \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaabab1db70faece62e0de8891338dabb5}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_INACTVAL\_DEFAULT@{ACMP\_CTRL\_INACTVAL\_DEFAULT}}
\index{ACMP\_CTRL\_INACTVAL\_DEFAULT@{ACMP\_CTRL\_INACTVAL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_INACTVAL\_DEFAULT}{ACMP\_CTRL\_INACTVAL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaabab1db70faece62e0de8891338dabb5} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad497e237d6da86945adafae7b3b1428b}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga79e37016b077df37b40b46be3b5c2545}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_INACTVAL\_HIGH@{ACMP\_CTRL\_INACTVAL\_HIGH}}
\index{ACMP\_CTRL\_INACTVAL\_HIGH@{ACMP\_CTRL\_INACTVAL\_HIGH}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_INACTVAL\_HIGH}{ACMP\_CTRL\_INACTVAL\_HIGH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga79e37016b077df37b40b46be3b5c2545} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+HIGH~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6ffbf62eb40937752634deca5cf5d5f0}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+HIGH}} $<$$<$ 2)}

Shifted mode HIGH for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2cc280f36139bc68e96539614eeb28f5}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_INACTVAL\_LOW@{ACMP\_CTRL\_INACTVAL\_LOW}}
\index{ACMP\_CTRL\_INACTVAL\_LOW@{ACMP\_CTRL\_INACTVAL\_LOW}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_INACTVAL\_LOW}{ACMP\_CTRL\_INACTVAL\_LOW}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2cc280f36139bc68e96539614eeb28f5} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+LOW~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga076cff35039407eb4ba65748de2f96e8}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+INACTVAL\+\_\+\+LOW}} $<$$<$ 2)}

Shifted mode LOW for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga82a22426d638f82bb65f0971a6a7b398}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_IRISE@{ACMP\_CTRL\_IRISE}}
\index{ACMP\_CTRL\_IRISE@{ACMP\_CTRL\_IRISE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_IRISE}{ACMP\_CTRL\_IRISE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga82a22426d638f82bb65f0971a6a7b398} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+IRISE~(0x1\+UL $<$$<$ 16)}

Rising Edge Interrupt Sense \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2099362af44ba2da7e362e84dd89336b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_IRISE\_DEFAULT@{ACMP\_CTRL\_IRISE\_DEFAULT}}
\index{ACMP\_CTRL\_IRISE\_DEFAULT@{ACMP\_CTRL\_IRISE\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_IRISE\_DEFAULT}{ACMP\_CTRL\_IRISE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2099362af44ba2da7e362e84dd89336b} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaedd43b88e071002cdcb1672ddb97436f}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga855a6d76200423ced8dbb73ec01c4b7b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_IRISE\_DISABLED@{ACMP\_CTRL\_IRISE\_DISABLED}}
\index{ACMP\_CTRL\_IRISE\_DISABLED@{ACMP\_CTRL\_IRISE\_DISABLED}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_IRISE\_DISABLED}{ACMP\_CTRL\_IRISE\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga855a6d76200423ced8dbb73ec01c4b7b} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5709e9997574d66bb581e6107c22d86b}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+DISABLED}} $<$$<$ 16)}

Shifted mode DISABLED for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f9a3ece62964700934ee359f70d018d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_IRISE\_ENABLED@{ACMP\_CTRL\_IRISE\_ENABLED}}
\index{ACMP\_CTRL\_IRISE\_ENABLED@{ACMP\_CTRL\_IRISE\_ENABLED}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_IRISE\_ENABLED}{ACMP\_CTRL\_IRISE\_ENABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f9a3ece62964700934ee359f70d018d} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+ENABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0f39afdc58cf88b897740a06461b41eb}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+IRISE\+\_\+\+ENABLED}} $<$$<$ 16)}

Shifted mode ENABLED for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3637023161f8fb5a5096763a847262e7}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_MUXEN@{ACMP\_CTRL\_MUXEN}}
\index{ACMP\_CTRL\_MUXEN@{ACMP\_CTRL\_MUXEN}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_MUXEN}{ACMP\_CTRL\_MUXEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3637023161f8fb5a5096763a847262e7} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+MUXEN~(0x1\+UL $<$$<$ 1)}

Input Mux Enable \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaabed13e4421f12061f5d23d25566cb6a}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_MUXEN\_DEFAULT@{ACMP\_CTRL\_MUXEN\_DEFAULT}}
\index{ACMP\_CTRL\_MUXEN\_DEFAULT@{ACMP\_CTRL\_MUXEN\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_MUXEN\_DEFAULT}{ACMP\_CTRL\_MUXEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaabed13e4421f12061f5d23d25566cb6a} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+MUXEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaacf16eb8f19168d33b18b8cee1a78f4d}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+MUXEN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2c28334020afdbfbf712936890e363f7}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_WARMTIME\_128CYCLES@{ACMP\_CTRL\_WARMTIME\_128CYCLES}}
\index{ACMP\_CTRL\_WARMTIME\_128CYCLES@{ACMP\_CTRL\_WARMTIME\_128CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_WARMTIME\_128CYCLES}{ACMP\_CTRL\_WARMTIME\_128CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2c28334020afdbfbf712936890e363f7} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6ee209fa2c814f5703241ad3fdc272a3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+128\+CYCLES}} $<$$<$ 8)}

Shifted mode 128CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga45e980322ff5a5872379d9ce813570bc}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_WARMTIME\_16CYCLES@{ACMP\_CTRL\_WARMTIME\_16CYCLES}}
\index{ACMP\_CTRL\_WARMTIME\_16CYCLES@{ACMP\_CTRL\_WARMTIME\_16CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_WARMTIME\_16CYCLES}{ACMP\_CTRL\_WARMTIME\_16CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga45e980322ff5a5872379d9ce813570bc} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0ae0fd32fce64064b76878ee4e5db8f9}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+16\+CYCLES}} $<$$<$ 8)}

Shifted mode 16CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga202f2505b33d5c1f57ceebe8bb179021}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_WARMTIME\_256CYCLES@{ACMP\_CTRL\_WARMTIME\_256CYCLES}}
\index{ACMP\_CTRL\_WARMTIME\_256CYCLES@{ACMP\_CTRL\_WARMTIME\_256CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_WARMTIME\_256CYCLES}{ACMP\_CTRL\_WARMTIME\_256CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga202f2505b33d5c1f57ceebe8bb179021} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gafb4bcbf76cd5335dea2d134b00be0ef3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+256\+CYCLES}} $<$$<$ 8)}

Shifted mode 256CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga44ef983e52e1b5a2129a65ba0f2fe1a6}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_WARMTIME\_32CYCLES@{ACMP\_CTRL\_WARMTIME\_32CYCLES}}
\index{ACMP\_CTRL\_WARMTIME\_32CYCLES@{ACMP\_CTRL\_WARMTIME\_32CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_WARMTIME\_32CYCLES}{ACMP\_CTRL\_WARMTIME\_32CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga44ef983e52e1b5a2129a65ba0f2fe1a6} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6d8e1680dc788f4113a53748ca30b12c}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+32\+CYCLES}} $<$$<$ 8)}

Shifted mode 32CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6a8c0bdef3cc4de5c97f9297369df416}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_WARMTIME\_4CYCLES@{ACMP\_CTRL\_WARMTIME\_4CYCLES}}
\index{ACMP\_CTRL\_WARMTIME\_4CYCLES@{ACMP\_CTRL\_WARMTIME\_4CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_WARMTIME\_4CYCLES}{ACMP\_CTRL\_WARMTIME\_4CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6a8c0bdef3cc4de5c97f9297369df416} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8c7e76a8f720eaa75f3a7c3b84a592a7}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+4\+CYCLES}} $<$$<$ 8)}

Shifted mode 4CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga966c417140a46de0ae60aff8023841f1}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_WARMTIME\_512CYCLES@{ACMP\_CTRL\_WARMTIME\_512CYCLES}}
\index{ACMP\_CTRL\_WARMTIME\_512CYCLES@{ACMP\_CTRL\_WARMTIME\_512CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_WARMTIME\_512CYCLES}{ACMP\_CTRL\_WARMTIME\_512CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga966c417140a46de0ae60aff8023841f1} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae50b5c92ee4324df3465c6014a7bfbbc}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+512\+CYCLES}} $<$$<$ 8)}

Shifted mode 512CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf6e30fe26f1b042b5537f53179fd9409}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_WARMTIME\_64CYCLES@{ACMP\_CTRL\_WARMTIME\_64CYCLES}}
\index{ACMP\_CTRL\_WARMTIME\_64CYCLES@{ACMP\_CTRL\_WARMTIME\_64CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_WARMTIME\_64CYCLES}{ACMP\_CTRL\_WARMTIME\_64CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf6e30fe26f1b042b5537f53179fd9409} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9e8b8a54abb826d16528d5b531f780cb}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+64\+CYCLES}} $<$$<$ 8)}

Shifted mode 64CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5011e3af0840b9c39295b8183a48b80f}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_WARMTIME\_8CYCLES@{ACMP\_CTRL\_WARMTIME\_8CYCLES}}
\index{ACMP\_CTRL\_WARMTIME\_8CYCLES@{ACMP\_CTRL\_WARMTIME\_8CYCLES}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_WARMTIME\_8CYCLES}{ACMP\_CTRL\_WARMTIME\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5011e3af0840b9c39295b8183a48b80f} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaefcf0269b83a0b2bd6ecd09dd765b6a3}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+8\+CYCLES}} $<$$<$ 8)}

Shifted mode 8CYCLES for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8d75b5ef869960aee7cf22672817c2f9}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_CTRL\_WARMTIME\_DEFAULT@{ACMP\_CTRL\_WARMTIME\_DEFAULT}}
\index{ACMP\_CTRL\_WARMTIME\_DEFAULT@{ACMP\_CTRL\_WARMTIME\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_CTRL\_WARMTIME\_DEFAULT}{ACMP\_CTRL\_WARMTIME\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8d75b5ef869960aee7cf22672817c2f9} 
\#define ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2ca6ec55afc5c04cb97b2b8fa22933aa}{\+\_\+\+ACMP\+\_\+\+CTRL\+\_\+\+WARMTIME\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ACMP\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga584b1d4771f7e14ed060804687ebac34}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IEN\_EDGE@{ACMP\_IEN\_EDGE}}
\index{ACMP\_IEN\_EDGE@{ACMP\_IEN\_EDGE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IEN\_EDGE}{ACMP\_IEN\_EDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga584b1d4771f7e14ed060804687ebac34} 
\#define ACMP\+\_\+\+IEN\+\_\+\+EDGE~(0x1\+UL $<$$<$ 0)}

Edge Trigger Interrupt Enable \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab21cefec16d99bd0fa405528c1cdf7b2}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IEN\_EDGE\_DEFAULT@{ACMP\_IEN\_EDGE\_DEFAULT}}
\index{ACMP\_IEN\_EDGE\_DEFAULT@{ACMP\_IEN\_EDGE\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IEN\_EDGE\_DEFAULT}{ACMP\_IEN\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab21cefec16d99bd0fa405528c1cdf7b2} 
\#define ACMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac5d824caa4d55416edabd3e082036e3a}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ACMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga38cbecef58814aaaaa83cd00d62cd359}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IEN\_WARMUP@{ACMP\_IEN\_WARMUP}}
\index{ACMP\_IEN\_WARMUP@{ACMP\_IEN\_WARMUP}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IEN\_WARMUP}{ACMP\_IEN\_WARMUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga38cbecef58814aaaaa83cd00d62cd359} 
\#define ACMP\+\_\+\+IEN\+\_\+\+WARMUP~(0x1\+UL $<$$<$ 1)}

Warm-\/up Interrupt Enable \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6fd76f1f89645c823b39dd94f111d9d9}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IEN\_WARMUP\_DEFAULT@{ACMP\_IEN\_WARMUP\_DEFAULT}}
\index{ACMP\_IEN\_WARMUP\_DEFAULT@{ACMP\_IEN\_WARMUP\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IEN\_WARMUP\_DEFAULT}{ACMP\_IEN\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6fd76f1f89645c823b39dd94f111d9d9} 
\#define ACMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1fefb2644cddf06fe8c7fec9ad1c0ebf}{\+\_\+\+ACMP\+\_\+\+IEN\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ACMP\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga19b718260637b40ae19b2edc56c89bec}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IF\_EDGE@{ACMP\_IF\_EDGE}}
\index{ACMP\_IF\_EDGE@{ACMP\_IF\_EDGE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IF\_EDGE}{ACMP\_IF\_EDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga19b718260637b40ae19b2edc56c89bec} 
\#define ACMP\+\_\+\+IF\+\_\+\+EDGE~(0x1\+UL $<$$<$ 0)}

Edge Triggered Interrupt Flag \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga208a1245ec59a0cfa800526f14eff606}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IF\_EDGE\_DEFAULT@{ACMP\_IF\_EDGE\_DEFAULT}}
\index{ACMP\_IF\_EDGE\_DEFAULT@{ACMP\_IF\_EDGE\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IF\_EDGE\_DEFAULT}{ACMP\_IF\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga208a1245ec59a0cfa800526f14eff606} 
\#define ACMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga028c03881c96261fc48405df353a73fb}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ACMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga94e02d0b4d65755885e7adaca457bc9b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IF\_WARMUP@{ACMP\_IF\_WARMUP}}
\index{ACMP\_IF\_WARMUP@{ACMP\_IF\_WARMUP}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IF\_WARMUP}{ACMP\_IF\_WARMUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga94e02d0b4d65755885e7adaca457bc9b} 
\#define ACMP\+\_\+\+IF\+\_\+\+WARMUP~(0x1\+UL $<$$<$ 1)}

Warm-\/up Interrupt Flag \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab6efa69cd34e25af9bf6f3c1ed6c340d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IF\_WARMUP\_DEFAULT@{ACMP\_IF\_WARMUP\_DEFAULT}}
\index{ACMP\_IF\_WARMUP\_DEFAULT@{ACMP\_IF\_WARMUP\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IF\_WARMUP\_DEFAULT}{ACMP\_IF\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab6efa69cd34e25af9bf6f3c1ed6c340d} 
\#define ACMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacfb8dfe3460ae019a27bd4d0d5498a98}{\+\_\+\+ACMP\+\_\+\+IF\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ACMP\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga98ab0f610e8caff4a8043a82624fd1c2}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IFC\_EDGE@{ACMP\_IFC\_EDGE}}
\index{ACMP\_IFC\_EDGE@{ACMP\_IFC\_EDGE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IFC\_EDGE}{ACMP\_IFC\_EDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga98ab0f610e8caff4a8043a82624fd1c2} 
\#define ACMP\+\_\+\+IFC\+\_\+\+EDGE~(0x1\+UL $<$$<$ 0)}

Edge Triggered Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5b680f80782336783fc1e28ce31001f2}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IFC\_EDGE\_DEFAULT@{ACMP\_IFC\_EDGE\_DEFAULT}}
\index{ACMP\_IFC\_EDGE\_DEFAULT@{ACMP\_IFC\_EDGE\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IFC\_EDGE\_DEFAULT}{ACMP\_IFC\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5b680f80782336783fc1e28ce31001f2} 
\#define ACMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gabce6bf1b46a143b2689ca33e3ac4f6e9}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ACMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1e62e6e259b37d6c8a53ce08fc39b296}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IFC\_WARMUP@{ACMP\_IFC\_WARMUP}}
\index{ACMP\_IFC\_WARMUP@{ACMP\_IFC\_WARMUP}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IFC\_WARMUP}{ACMP\_IFC\_WARMUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1e62e6e259b37d6c8a53ce08fc39b296} 
\#define ACMP\+\_\+\+IFC\+\_\+\+WARMUP~(0x1\+UL $<$$<$ 1)}

Warm-\/up Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5429dfd0f3abc378091825efae657239}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IFC\_WARMUP\_DEFAULT@{ACMP\_IFC\_WARMUP\_DEFAULT}}
\index{ACMP\_IFC\_WARMUP\_DEFAULT@{ACMP\_IFC\_WARMUP\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IFC\_WARMUP\_DEFAULT}{ACMP\_IFC\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5429dfd0f3abc378091825efae657239} 
\#define ACMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf2fcb4f09a0b819430abbbd0bfaa383a}{\+\_\+\+ACMP\+\_\+\+IFC\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ACMP\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4a57681b690a6554091c53627139eec6}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IFS\_EDGE@{ACMP\_IFS\_EDGE}}
\index{ACMP\_IFS\_EDGE@{ACMP\_IFS\_EDGE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IFS\_EDGE}{ACMP\_IFS\_EDGE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4a57681b690a6554091c53627139eec6} 
\#define ACMP\+\_\+\+IFS\+\_\+\+EDGE~(0x1\+UL $<$$<$ 0)}

Edge Triggered Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga23cf736127d39e4a1a4955f94c8349a3}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IFS\_EDGE\_DEFAULT@{ACMP\_IFS\_EDGE\_DEFAULT}}
\index{ACMP\_IFS\_EDGE\_DEFAULT@{ACMP\_IFS\_EDGE\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IFS\_EDGE\_DEFAULT}{ACMP\_IFS\_EDGE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga23cf736127d39e4a1a4955f94c8349a3} 
\#define ACMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1ce38db67ed178bc3162ec9a1bef17fc}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+EDGE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ACMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga78e227ae2344a44c0025748a9adcc10e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IFS\_WARMUP@{ACMP\_IFS\_WARMUP}}
\index{ACMP\_IFS\_WARMUP@{ACMP\_IFS\_WARMUP}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IFS\_WARMUP}{ACMP\_IFS\_WARMUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga78e227ae2344a44c0025748a9adcc10e} 
\#define ACMP\+\_\+\+IFS\+\_\+\+WARMUP~(0x1\+UL $<$$<$ 1)}

Warm-\/up Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga55119c4e26782d07c2e50f869d09c497}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_IFS\_WARMUP\_DEFAULT@{ACMP\_IFS\_WARMUP\_DEFAULT}}
\index{ACMP\_IFS\_WARMUP\_DEFAULT@{ACMP\_IFS\_WARMUP\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_IFS\_WARMUP\_DEFAULT}{ACMP\_IFS\_WARMUP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga55119c4e26782d07c2e50f869d09c497} 
\#define ACMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacbdaf51a8aefa53062a9a7aa5589ce9b}{\+\_\+\+ACMP\+\_\+\+IFS\+\_\+\+WARMUP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ACMP\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab8285bc59fcd1c6ec5e29dd3322ab544}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_CSRESEN@{ACMP\_INPUTSEL\_CSRESEN}}
\index{ACMP\_INPUTSEL\_CSRESEN@{ACMP\_INPUTSEL\_CSRESEN}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_CSRESEN}{ACMP\_INPUTSEL\_CSRESEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab8285bc59fcd1c6ec5e29dd3322ab544} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN~(0x1\+UL $<$$<$ 24)}

Capacitive Sense Mode Internal Resistor Enable \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab76cfd70c96d5d3eecad516794357c63}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_CSRESEN\_DEFAULT@{ACMP\_INPUTSEL\_CSRESEN\_DEFAULT}}
\index{ACMP\_INPUTSEL\_CSRESEN\_DEFAULT@{ACMP\_INPUTSEL\_CSRESEN\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_CSRESEN\_DEFAULT}{ACMP\_INPUTSEL\_CSRESEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab76cfd70c96d5d3eecad516794357c63} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga74c8d3a5892d985fb9695ba590ab2e14}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESEN\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac67764be2751259f4b893406d342f99e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT@{ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT}}
\index{ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT@{ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT}{ACMP\_INPUTSEL\_CSRESSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac67764be2751259f4b893406d342f99e} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad794ae0b8d6722bdedaa26ce78652117}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac117acb19aef7e7d955cf02577b068e1}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_CSRESSEL\_RES0@{ACMP\_INPUTSEL\_CSRESSEL\_RES0}}
\index{ACMP\_INPUTSEL\_CSRESSEL\_RES0@{ACMP\_INPUTSEL\_CSRESSEL\_RES0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_CSRESSEL\_RES0}{ACMP\_INPUTSEL\_CSRESSEL\_RES0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac117acb19aef7e7d955cf02577b068e1} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaad3989d9ab87203b817156fae6bd9b3e}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES0}} $<$$<$ 28)}

Shifted mode RES0 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6c66cac99fb3b9b980190ac63bf3c4cf}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_CSRESSEL\_RES1@{ACMP\_INPUTSEL\_CSRESSEL\_RES1}}
\index{ACMP\_INPUTSEL\_CSRESSEL\_RES1@{ACMP\_INPUTSEL\_CSRESSEL\_RES1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_CSRESSEL\_RES1}{ACMP\_INPUTSEL\_CSRESSEL\_RES1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6c66cac99fb3b9b980190ac63bf3c4cf} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0aedfd8e09fff8963bea3573405c7356}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES1}} $<$$<$ 28)}

Shifted mode RES1 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga659a4990b878e0f8cb5d40ec7b4d0224}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_CSRESSEL\_RES2@{ACMP\_INPUTSEL\_CSRESSEL\_RES2}}
\index{ACMP\_INPUTSEL\_CSRESSEL\_RES2@{ACMP\_INPUTSEL\_CSRESSEL\_RES2}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_CSRESSEL\_RES2}{ACMP\_INPUTSEL\_CSRESSEL\_RES2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga659a4990b878e0f8cb5d40ec7b4d0224} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab2fea304a6edb860f4f8c1696ecad536}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES2}} $<$$<$ 28)}

Shifted mode RES2 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab7480b68c9dfc2836529513429de83cc}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_CSRESSEL\_RES3@{ACMP\_INPUTSEL\_CSRESSEL\_RES3}}
\index{ACMP\_INPUTSEL\_CSRESSEL\_RES3@{ACMP\_INPUTSEL\_CSRESSEL\_RES3}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_CSRESSEL\_RES3}{ACMP\_INPUTSEL\_CSRESSEL\_RES3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab7480b68c9dfc2836529513429de83cc} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga32ff9d10f37197c81e7966e9622b2338}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+CSRESSEL\+\_\+\+RES3}} $<$$<$ 28)}

Shifted mode RES3 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4194b8511f4e68741987e8924db817d9}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_LPREF@{ACMP\_INPUTSEL\_LPREF}}
\index{ACMP\_INPUTSEL\_LPREF@{ACMP\_INPUTSEL\_LPREF}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_LPREF}{ACMP\_INPUTSEL\_LPREF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4194b8511f4e68741987e8924db817d9} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF~(0x1\+UL $<$$<$ 16)}

Low Power Reference Mode \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga649459fb526b52b3aa025f7653128449}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_LPREF\_DEFAULT@{ACMP\_INPUTSEL\_LPREF\_DEFAULT}}
\index{ACMP\_INPUTSEL\_LPREF\_DEFAULT@{ACMP\_INPUTSEL\_LPREF\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_LPREF\_DEFAULT}{ACMP\_INPUTSEL\_LPREF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga649459fb526b52b3aa025f7653128449} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga316d54bc31d5e30cfb2034e3d0cf1a78}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+LPREF\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga11e8c8681080474f2dfea517e3147b79}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_1V25@{ACMP\_INPUTSEL\_NEGSEL\_1V25}}
\index{ACMP\_INPUTSEL\_NEGSEL\_1V25@{ACMP\_INPUTSEL\_NEGSEL\_1V25}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_1V25}{ACMP\_INPUTSEL\_NEGSEL\_1V25}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga11e8c8681080474f2dfea517e3147b79} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+1\+V25~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga632d05c1b3339c9da715526f4a92ebfe}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+1\+V25}} $<$$<$ 4)}

Shifted mode 1V25 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8601cef965f7920a8ecf83eacce40f19}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_2V5@{ACMP\_INPUTSEL\_NEGSEL\_2V5}}
\index{ACMP\_INPUTSEL\_NEGSEL\_2V5@{ACMP\_INPUTSEL\_NEGSEL\_2V5}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_2V5}{ACMP\_INPUTSEL\_NEGSEL\_2V5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8601cef965f7920a8ecf83eacce40f19} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+2\+V5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad88122d6b0a1355404347ba34310af9d}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+2\+V5}} $<$$<$ 4)}

Shifted mode 2V5 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf7fa2e3eb77908e47dec0c47c38fb14e}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE@{ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE}}
\index{ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE@{ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE}{ACMP\_INPUTSEL\_NEGSEL\_CAPSENSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf7fa2e3eb77908e47dec0c47c38fb14e} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CAPSENSE~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gade82c60874808868844fdad40ed03583}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CAPSENSE}} $<$$<$ 4)}

Shifted mode CAPSENSE for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7f176f57756cecff3d84ef5710c14d6b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_CH0@{ACMP\_INPUTSEL\_NEGSEL\_CH0}}
\index{ACMP\_INPUTSEL\_NEGSEL\_CH0@{ACMP\_INPUTSEL\_NEGSEL\_CH0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_CH0}{ACMP\_INPUTSEL\_NEGSEL\_CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7f176f57756cecff3d84ef5710c14d6b} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7f024aac5161e6b60defa977048ffb95}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH0}} $<$$<$ 4)}

Shifted mode CH0 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga631bd9872acbf625f35ea1e50fb709c0}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_CH1@{ACMP\_INPUTSEL\_NEGSEL\_CH1}}
\index{ACMP\_INPUTSEL\_NEGSEL\_CH1@{ACMP\_INPUTSEL\_NEGSEL\_CH1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_CH1}{ACMP\_INPUTSEL\_NEGSEL\_CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga631bd9872acbf625f35ea1e50fb709c0} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga875f7860a2cb9a1754addeede3e7d9bd}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH1}} $<$$<$ 4)}

Shifted mode CH1 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae13b342990795c5c1fe4e638b77930e0}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_CH2@{ACMP\_INPUTSEL\_NEGSEL\_CH2}}
\index{ACMP\_INPUTSEL\_NEGSEL\_CH2@{ACMP\_INPUTSEL\_NEGSEL\_CH2}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_CH2}{ACMP\_INPUTSEL\_NEGSEL\_CH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae13b342990795c5c1fe4e638b77930e0} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac22a801588011319c66486a5bd843235}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH2}} $<$$<$ 4)}

Shifted mode CH2 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9d37998b8e002f9f37323a8d4546ddef}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_CH3@{ACMP\_INPUTSEL\_NEGSEL\_CH3}}
\index{ACMP\_INPUTSEL\_NEGSEL\_CH3@{ACMP\_INPUTSEL\_NEGSEL\_CH3}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_CH3}{ACMP\_INPUTSEL\_NEGSEL\_CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9d37998b8e002f9f37323a8d4546ddef} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga5f05d2c33b81a6894de76e2a06d2e3ff}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH3}} $<$$<$ 4)}

Shifted mode CH3 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad942d6d8c467f60c6368207c24bc562d}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_CH4@{ACMP\_INPUTSEL\_NEGSEL\_CH4}}
\index{ACMP\_INPUTSEL\_NEGSEL\_CH4@{ACMP\_INPUTSEL\_NEGSEL\_CH4}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_CH4}{ACMP\_INPUTSEL\_NEGSEL\_CH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad942d6d8c467f60c6368207c24bc562d} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH4~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad02643868d1c1538a6968247e2f77606}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH4}} $<$$<$ 4)}

Shifted mode CH4 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga58b0fbfed891e4fa805abb6c45fc2801}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_CH5@{ACMP\_INPUTSEL\_NEGSEL\_CH5}}
\index{ACMP\_INPUTSEL\_NEGSEL\_CH5@{ACMP\_INPUTSEL\_NEGSEL\_CH5}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_CH5}{ACMP\_INPUTSEL\_NEGSEL\_CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga58b0fbfed891e4fa805abb6c45fc2801} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga71e0fd9ed9a4159684ad800fc11d9fcb}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH5}} $<$$<$ 4)}

Shifted mode CH5 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0b36fda3000fa862116e68a0701629f3}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_CH6@{ACMP\_INPUTSEL\_NEGSEL\_CH6}}
\index{ACMP\_INPUTSEL\_NEGSEL\_CH6@{ACMP\_INPUTSEL\_NEGSEL\_CH6}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_CH6}{ACMP\_INPUTSEL\_NEGSEL\_CH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga0b36fda3000fa862116e68a0701629f3} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH6~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaec9f0d3a7704d59f9de7bd2adbecdb26}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH6}} $<$$<$ 4)}

Shifted mode CH6 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6559d5df59979f4ce7d69dec4d670f6a}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_CH7@{ACMP\_INPUTSEL\_NEGSEL\_CH7}}
\index{ACMP\_INPUTSEL\_NEGSEL\_CH7@{ACMP\_INPUTSEL\_NEGSEL\_CH7}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_CH7}{ACMP\_INPUTSEL\_NEGSEL\_CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6559d5df59979f4ce7d69dec4d670f6a} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH7~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa9924c7d96ffb15282c29cd3bbbd60bd}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+CH7}} $<$$<$ 4)}

Shifted mode CH7 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6f5a64449f4df1a105bc96e76471b19b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0@{ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0}}
\index{ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0@{ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0}{ACMP\_INPUTSEL\_NEGSEL\_DAC0CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga6f5a64449f4df1a105bc96e76471b19b} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab57dd23c6b9678c1571dd444bcd9c283}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH0}} $<$$<$ 4)}

Shifted mode DAC0\+CH0 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga86c0f8d8000c15cebbd87254654d49cd}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1@{ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1}}
\index{ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1@{ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1}{ACMP\_INPUTSEL\_NEGSEL\_DAC0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga86c0f8d8000c15cebbd87254654d49cd} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga251bccae837f59768612fa9e2f3ff5e2}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DAC0\+CH1}} $<$$<$ 4)}

Shifted mode DAC0\+CH1 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac6b5bbfeb0344240b86fc1aa01e8694c}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_DEFAULT@{ACMP\_INPUTSEL\_NEGSEL\_DEFAULT}}
\index{ACMP\_INPUTSEL\_NEGSEL\_DEFAULT@{ACMP\_INPUTSEL\_NEGSEL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_DEFAULT}{ACMP\_INPUTSEL\_NEGSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac6b5bbfeb0344240b86fc1aa01e8694c} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaea9bac37960a448e5ce197020a679073}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9969ab14ecadb3be31642deeddbb1947}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_NEGSEL\_VDD@{ACMP\_INPUTSEL\_NEGSEL\_VDD}}
\index{ACMP\_INPUTSEL\_NEGSEL\_VDD@{ACMP\_INPUTSEL\_NEGSEL\_VDD}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_NEGSEL\_VDD}{ACMP\_INPUTSEL\_NEGSEL\_VDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9969ab14ecadb3be31642deeddbb1947} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+VDD~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga200064d14f3cc8977d8ab4678b2ee1bc}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+NEGSEL\+\_\+\+VDD}} $<$$<$ 4)}

Shifted mode VDD for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaeb09331699a6db88c56a85d94c8b13bc}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_POSSEL\_CH0@{ACMP\_INPUTSEL\_POSSEL\_CH0}}
\index{ACMP\_INPUTSEL\_POSSEL\_CH0@{ACMP\_INPUTSEL\_POSSEL\_CH0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_POSSEL\_CH0}{ACMP\_INPUTSEL\_POSSEL\_CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaeb09331699a6db88c56a85d94c8b13bc} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7c2c00de7bbe79f0c6ae0ed30890d233}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH0}} $<$$<$ 0)}

Shifted mode CH0 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9c18580eb2cfe1ccb867422a358968bd}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_POSSEL\_CH1@{ACMP\_INPUTSEL\_POSSEL\_CH1}}
\index{ACMP\_INPUTSEL\_POSSEL\_CH1@{ACMP\_INPUTSEL\_POSSEL\_CH1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_POSSEL\_CH1}{ACMP\_INPUTSEL\_POSSEL\_CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9c18580eb2cfe1ccb867422a358968bd} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaf70674ab409b3e21898c5f188962cb75}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH1}} $<$$<$ 0)}

Shifted mode CH1 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad791170097532ffceba3c1ed7072cfb9}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_POSSEL\_CH2@{ACMP\_INPUTSEL\_POSSEL\_CH2}}
\index{ACMP\_INPUTSEL\_POSSEL\_CH2@{ACMP\_INPUTSEL\_POSSEL\_CH2}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_POSSEL\_CH2}{ACMP\_INPUTSEL\_POSSEL\_CH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad791170097532ffceba3c1ed7072cfb9} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga70649ee8d43e2d1dec97be052dda7a50}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH2}} $<$$<$ 0)}

Shifted mode CH2 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga44215169bc88c03d25266e03c391c9c7}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_POSSEL\_CH3@{ACMP\_INPUTSEL\_POSSEL\_CH3}}
\index{ACMP\_INPUTSEL\_POSSEL\_CH3@{ACMP\_INPUTSEL\_POSSEL\_CH3}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_POSSEL\_CH3}{ACMP\_INPUTSEL\_POSSEL\_CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga44215169bc88c03d25266e03c391c9c7} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gab9c5ce28363e31963a0e9cd4c938e4db}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH3}} $<$$<$ 0)}

Shifted mode CH3 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa8ff4743fd6356ce70ea284d98f0e2ec}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_POSSEL\_CH4@{ACMP\_INPUTSEL\_POSSEL\_CH4}}
\index{ACMP\_INPUTSEL\_POSSEL\_CH4@{ACMP\_INPUTSEL\_POSSEL\_CH4}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_POSSEL\_CH4}{ACMP\_INPUTSEL\_POSSEL\_CH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa8ff4743fd6356ce70ea284d98f0e2ec} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH4~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga8c12ff22ab742f86ae7429b3d797d097}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH4}} $<$$<$ 0)}

Shifted mode CH4 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9b2e0496b405e2ac426f74b12f84211b}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_POSSEL\_CH5@{ACMP\_INPUTSEL\_POSSEL\_CH5}}
\index{ACMP\_INPUTSEL\_POSSEL\_CH5@{ACMP\_INPUTSEL\_POSSEL\_CH5}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_POSSEL\_CH5}{ACMP\_INPUTSEL\_POSSEL\_CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9b2e0496b405e2ac426f74b12f84211b} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga90fc21ddbe7af02fd2450318043aa67d}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH5}} $<$$<$ 0)}

Shifted mode CH5 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f51a221ca676e894d00618050f4ce45}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_POSSEL\_CH6@{ACMP\_INPUTSEL\_POSSEL\_CH6}}
\index{ACMP\_INPUTSEL\_POSSEL\_CH6@{ACMP\_INPUTSEL\_POSSEL\_CH6}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_POSSEL\_CH6}{ACMP\_INPUTSEL\_POSSEL\_CH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9f51a221ca676e894d00618050f4ce45} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH6~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga21bcb864917c5aeff20c160c232d4bca}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH6}} $<$$<$ 0)}

Shifted mode CH6 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga20f3d91d6e11162610b4b10a70b200de}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_POSSEL\_CH7@{ACMP\_INPUTSEL\_POSSEL\_CH7}}
\index{ACMP\_INPUTSEL\_POSSEL\_CH7@{ACMP\_INPUTSEL\_POSSEL\_CH7}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_POSSEL\_CH7}{ACMP\_INPUTSEL\_POSSEL\_CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga20f3d91d6e11162610b4b10a70b200de} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH7~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gacedd496aed7514cb9435efd6c3557154}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+CH7}} $<$$<$ 0)}

Shifted mode CH7 for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga86d90b189b6d1b2fb7a11e4fe33ff132}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_POSSEL\_DEFAULT@{ACMP\_INPUTSEL\_POSSEL\_DEFAULT}}
\index{ACMP\_INPUTSEL\_POSSEL\_DEFAULT@{ACMP\_INPUTSEL\_POSSEL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_POSSEL\_DEFAULT}{ACMP\_INPUTSEL\_POSSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga86d90b189b6d1b2fb7a11e4fe33ff132} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga34d41cf1fbd13a3998509dbc464439c4}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+POSSEL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga37f104c590b9ff4bc1fe360a6d85e2a7}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT@{ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT}}
\index{ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT@{ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT}{ACMP\_INPUTSEL\_VDDLEVEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga37f104c590b9ff4bc1fe360a6d85e2a7} 
\#define ACMP\+\_\+\+INPUTSEL\+\_\+\+VDDLEVEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa7dc6914a85ab2e9c7f15e8113898655}{\+\_\+\+ACMP\+\_\+\+INPUTSEL\+\_\+\+VDDLEVEL\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ACMP\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3347cfa192bb4e2eacfc71b3d4c117da}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_ROUTE\_ACMPPEN@{ACMP\_ROUTE\_ACMPPEN}}
\index{ACMP\_ROUTE\_ACMPPEN@{ACMP\_ROUTE\_ACMPPEN}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_ROUTE\_ACMPPEN}{ACMP\_ROUTE\_ACMPPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3347cfa192bb4e2eacfc71b3d4c117da} 
\#define ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN~(0x1\+UL $<$$<$ 0)}

ACMP Output Pin Enable \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac2b7b5efa100c8636f614cbaacbb008a}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_ROUTE\_ACMPPEN\_DEFAULT@{ACMP\_ROUTE\_ACMPPEN\_DEFAULT}}
\index{ACMP\_ROUTE\_ACMPPEN\_DEFAULT@{ACMP\_ROUTE\_ACMPPEN\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_ROUTE\_ACMPPEN\_DEFAULT}{ACMP\_ROUTE\_ACMPPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac2b7b5efa100c8636f614cbaacbb008a} 
\#define ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gae32347161aab57d92d8f98a593f7177e}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+ACMPPEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3014226b1287e5b2dbc3a8dbd248d573}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_ROUTE\_LOCATION\_DEFAULT@{ACMP\_ROUTE\_LOCATION\_DEFAULT}}
\index{ACMP\_ROUTE\_LOCATION\_DEFAULT@{ACMP\_ROUTE\_LOCATION\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_ROUTE\_LOCATION\_DEFAULT}{ACMP\_ROUTE\_LOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga3014226b1287e5b2dbc3a8dbd248d573} 
\#define ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga9b687f68628d4f40b91cd52068415036}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga941673849ca9c026e03961996e35ed76}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_ROUTE\_LOCATION\_LOC0@{ACMP\_ROUTE\_LOCATION\_LOC0}}
\index{ACMP\_ROUTE\_LOCATION\_LOC0@{ACMP\_ROUTE\_LOCATION\_LOC0}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_ROUTE\_LOCATION\_LOC0}{ACMP\_ROUTE\_LOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga941673849ca9c026e03961996e35ed76} 
\#define ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga12e96f398e9d3f06ccee87b3b51429b0}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}} $<$$<$ 8)}

Shifted mode LOC0 for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7e91b15ff4d262fa32b1c963fe681ffd}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_ROUTE\_LOCATION\_LOC1@{ACMP\_ROUTE\_LOCATION\_LOC1}}
\index{ACMP\_ROUTE\_LOCATION\_LOC1@{ACMP\_ROUTE\_LOCATION\_LOC1}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_ROUTE\_LOCATION\_LOC1}{ACMP\_ROUTE\_LOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga7e91b15ff4d262fa32b1c963fe681ffd} 
\#define ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga84b9742395b9908f3056d47b9f8445d4}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}} $<$$<$ 8)}

Shifted mode LOC1 for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4b4d27dfaf8dd75375ee6c99a538f4c2}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_ROUTE\_LOCATION\_LOC2@{ACMP\_ROUTE\_LOCATION\_LOC2}}
\index{ACMP\_ROUTE\_LOCATION\_LOC2@{ACMP\_ROUTE\_LOCATION\_LOC2}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_ROUTE\_LOCATION\_LOC2}{ACMP\_ROUTE\_LOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga4b4d27dfaf8dd75375ee6c99a538f4c2} 
\#define ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga2f28d64e7573d5f7003f328e4c408653}{\+\_\+\+ACMP\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}} $<$$<$ 8)}

Shifted mode LOC2 for ACMP\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1e271968541872f32d90a86a0730b965}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_STATUS\_ACMPACT@{ACMP\_STATUS\_ACMPACT}}
\index{ACMP\_STATUS\_ACMPACT@{ACMP\_STATUS\_ACMPACT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_STATUS\_ACMPACT}{ACMP\_STATUS\_ACMPACT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga1e271968541872f32d90a86a0730b965} 
\#define ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT~(0x1\+UL $<$$<$ 0)}

Analog Comparator Active \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga58e19a89133d39cc7fa5ab173ad04fde}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_STATUS\_ACMPACT\_DEFAULT@{ACMP\_STATUS\_ACMPACT\_DEFAULT}}
\index{ACMP\_STATUS\_ACMPACT\_DEFAULT@{ACMP\_STATUS\_ACMPACT\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_STATUS\_ACMPACT\_DEFAULT}{ACMP\_STATUS\_ACMPACT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga58e19a89133d39cc7fa5ab173ad04fde} 
\#define ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gac2a41bdd78524e822e7ad6034ffbf52d}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPACT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ACMP\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga332bbed111eda5fb8b5789ce76ddf6e4}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_STATUS\_ACMPOUT@{ACMP\_STATUS\_ACMPOUT}}
\index{ACMP\_STATUS\_ACMPOUT@{ACMP\_STATUS\_ACMPOUT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_STATUS\_ACMPOUT}{ACMP\_STATUS\_ACMPOUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_ga332bbed111eda5fb8b5789ce76ddf6e4} 
\#define ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT~(0x1\+UL $<$$<$ 1)}

Analog Comparator Output \Hypertarget{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad448f5602a2f32b0d5ca140696199c6c}\index{EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}!ACMP\_STATUS\_ACMPOUT\_DEFAULT@{ACMP\_STATUS\_ACMPOUT\_DEFAULT}}
\index{ACMP\_STATUS\_ACMPOUT\_DEFAULT@{ACMP\_STATUS\_ACMPOUT\_DEFAULT}!EFM32GG\_ACMP\_BitFields@{EFM32GG\_ACMP\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ACMP\_STATUS\_ACMPOUT\_DEFAULT}{ACMP\_STATUS\_ACMPOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_c_m_p___bit_fields_gad448f5602a2f32b0d5ca140696199c6c} 
\#define ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_c_m_p___bit_fields_gaa0975ae397fd56d4d75a8c127fbfb9ab}{\+\_\+\+ACMP\+\_\+\+STATUS\+\_\+\+ACMPOUT\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ACMP\+\_\+\+STATUS 