#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/manual' '+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/ral' '+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent' '+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env' '+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios' '+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources' '+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests' '+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage' '+incdir+/home/kcchang/nvdla_master/hw/verif/vip/mem_man' '+incdir+/home/kcchang/nvdla_master/hw/verif/vip/surface_generator' '+incdir+/home/kcchang/nvdla_master/hw/verif/vip/csb_agent' '-sverilog' '-ntb_opts' 'uvm-1.2' '-timescale=1ns/1ns' '-assert' 'enable_diag' '-line' '-full64' '+v2k' '+libext+.vlib+.v+.sv+.svh' '+warn=noTFIPC' '+warn=noTMR' '/cadtools/synopsys/verdi/I-2014.03/share/PLI/VCS/LINUX64/pli.a' '+vcsd' '-P' '/cadtools/synopsys/verdi/I-2014.03/share/PLI/VCS/LINUX64/novas.tab' '/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/defs/project.vh' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/fp_func_dpi.cpp' '/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_man_pkg.sv' '/home/kcchang/nvdla_master/hw/verif/vip/surface_generator/surface_generator_pkg.sv' '/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/ral/nvdla_ral_pkg.sv' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_common.svh' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_core.sv' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_base_test.sv' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_top.sv' '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv' '-l' '../../../outdir/nv_small/verif/testbench/trace_generator/simv.build.log' '-o' '../../../outdir/nv_small/verif/testbench/trace_generator/simv' '-Mdir=../../../outdir/nv_small/verif/testbench/trace_generatorcsrc' 2>&1
