# hades.models.Design file
#  
[name] Single_MIPS
[components]
hades.models.gates.And2 i21 39600 7200 @N 1001 1.0E-8
ufv_mipsfpga.edition_5.ShiftLeft i20 36000 4800 @N 1001 16 00000000000000000000000000000100_B 1.0E-8
hades.models.rtlib.io.MergeBits ialuctrl 33600 7800 @N 1001 2 1.0E-8
hades.models.Design unnamed 27000 17400 @N 1001 SignExtend2.hds
hades.models.rtlib.memory.ROM i9 21600 1800 @N 1001 64 9 Subdesign_fig421/control.rom
ufv_mipsfpga.edition_5.Mux21 i8 22800 13200 @N 1001 5 00011_B 1.0E-8
ufv_mipsfpga.edition_5.fig421.RegBank i7 24600 10800 @N 1001 32 32 5th_fig421_MemEx1/regbank.rom
ufv_mipsfpga.edition_5.Subset i6 19800 6600 @N 1001 32 31 26 000100_B 1.0E-8
hades.models.io.Ipin clk 3600 15000 @N 1001  U
ufv_mipsfpga.edition_5.Subset i5 24600 18600 @N 1001 32 15 0 0000000000000001_B 1.0E-8
ufv_mipsfpga.edition_5.RegPC PC 5400 11400 @N 1001 32 00000000000000000000000000000100_B 1.0E-8
hades.models.meta.Label i4 3600 18600 @N 1001 1 0 5 0 20 0.0 4 LW\u0020r1\u002c4\u0028r4\u0029\u003b\u0020r1\u0020\u003d\u0020mem\u00284\u002br2\u0029
ufv_mipsfpga.edition_5.InstructionMem i3 10800 12000 @N 1001 4096 32 5th_fig421_MemEx1/inst.rom
ufv_mipsfpga.edition_5.Subset i2 22200 11400 @N 1001 32 25 21 00001_B 1.0E-8
ufv_mipsfpga.edition_5.Add i1 13800 5400 @N 1001 32 00000000000000000000000000001000_B 1.0E-8
ufv_mipsfpga.edition_5.Subset i0 9600 12000 @N 1001 32 13 2 000000000001_B 1.0E-8
ufv_mipsfpga.edition_5.Mux21 i19 42600 3000 @N 1001 32 00000000000000000000000000001000_B 1.0E-8
ufv_mipsfpga.edition_5.Add i18 38400 2400 @N 1001 32 00000000000000000000000000001100_B 1.0E-8
ufv_mipsfpga.edition_5.Mux21 i17 48000 12000 @N 1001 32 11111111111111111111111111111110_B 1.0E-8
ufv_mipsfpga.edition_5.Subset i16 39600 13200 @N 1001 32 13 2 111111111111_B 1.0E-8
ufv_mipsfpga.edition_5.RAMclk i15 40800 12600 @N 1001 4096 32 5th_fig421_MemEx1/data.ram
ufv_mipsfpga.edition_5.Subset i14 30600 19800 @N 1001 32 5 0 000001_B 1.0E-8
ufv_mipsfpga.edition_5.fig421.AluControl i13 33600 18600 @N 1001 4 0110_B 1.0E-8
ufv_mipsfpga.edition_5.fig421.Alu i12 35400 10800 @N 1001 32 11111111111111111111111111111110_B 1.0E-8
ufv_mipsfpga.edition_5.Mux21 i11 33000 13200 @N 1001 32 00000000000000000000000000000100_B 1.0E-8
hades.models.rtlib.io.ExpanderVertical control 27600 3600 @N 1001 9 1.0E-8
ufv_mipsfpga.edition_5.Subset rt 20400 12600 @N 1001 32 20 16 00011_B 1.0E-8
hades.models.rtlib.io.Constant i30 7800 6600 @N 1001 32 00000000000000000000000000000100_B 1.0E-8
ufv_mipsfpga.edition_5.Subset rd 21000 14400 @N 1001 32 15 11 00000_B 1.0E-8
hades.models.io.Ipin reset 4200 16200 @N 1001  U
hades.models.meta.Label i29 10200 4800 @N 1001 1 0 5 0 20 0.0 4 opcode\u003d10011\u0020-\u003e\u00200\u00200110\u00200011\u003d\u0020063
hades.models.meta.Label i28 10200 2400 @N 1001 1 0 5 0 20 0.0 4 regdst\u003d0\u002cbranch\u003d0\u002cmemread\u003d1\u002cmemtoreg\u003d1\u002c
hades.models.meta.Label i27 10200 3600 @N 1001 1 0 5 0 20 0.0 4 Aluop\u003d00\u002c\u0020memwrite\u003d0\u002c\u0020alusrc\u003d1\u002c\u0020regwrite\u003d1
hades.models.meta.Label i26 3600 21600 @N 1001 1 0 5 0 20 0.0 4 8\u0020\u0020\u0020\u0020\u0020\u0020\u0020\u0020C\u0020\u0020\u0020\u0020\u0020\u0020\u0020\u0020\u00204\u0020\u0020\u0020\u0020\u0020\u00201\u0020\u0020\u0020\u0020\u0020\u0020\u0020\u00200\u0020\u0020\u0020\u0020\u0020\u0020\u00200\u0020\u0020\u0020\u0020\u0020\u00200\u0020\u0020\u0020\u0020\u0020\u0020\u00204
hades.models.meta.Label i25 3600 21000 @N 1001 1 0 5 0 20 0.0 4 1000\u00201100\u00200100\u00200001\u00200000\u00200000\u00200000\u00200100
hades.models.meta.Label i24 3600 20400 @N 1001 1 0 5 0 20 0.0 4 100011\u002000010\u002000001\u00200000\u00200000\u00200000\u00200100
hades.models.meta.Label i23 3600 19800 @N 1001 1 0 5 0 20 0.0 4 6\u0020bits\u0020\u00205\u0020\u0020\u00205\u0020\u0020\u0020\u002016\u0020bits
hades.models.meta.Label i22 3600 19200 @N 1001 1 0 5 0 20 0.0 4 opcode\u0020rs\u0020rt\u0020address
[end components]
[signals]
hades.signals.SignalStdLogic1164 n38 2 reset Y PC NR 2 2 4200 16200 6000 16200 2 6000 16200 6000 13800 0 
hades.signals.SignalStdLogic1164 n37 4 clk Y PC CLK i15 CLK i7 CLK 13 2 3600 15000 4800 15000 2 4800 14400 4800 13200 2 4800 13200 5400 13200 2 4800 15000 4800 14400 2 4800 15000 9600 15000 2 9600 15000 9600 17400 2 26400 17400 30000 17400 2 30000 17400 33600 16800 2 33600 16800 41400 16800 2 41400 16800 41400 18600 2 9600 17400 26400 17400 2 26400 17400 26400 12000 2 26400 12000 27000 10800 2 4800 15000 26400 17400 
hades.signals.SignalStdLogicVector n36 32 2 i17 Y i7 WriteData 5 2 49200 13200 49800 13200 2 49800 13200 49800 22200 2 49800 22200 24000 22200 2 24000 22200 24000 16800 2 24000 16800 24600 15600 0 
hades.signals.SignalStdLogic1164 n35 2 control Y0 i7 RegWrite 4 2 28800 9000 30000 9000 2 30000 9000 30000 10200 2 30000 10200 28200 10200 2 28200 10200 28200 10800 0 
hades.signals.SignalStdLogic1164 n34 2 control Y1 i11 S 3 2 28800 8400 31200 8400 2 31200 8400 31200 10800 2 31200 10800 33600 13200 0 
hades.signals.SignalStdLogic1164 n33 2 control Y2 i15 MemWrite 6 2 28800 7800 32400 7800 2 32400 7800 32400 11400 2 32400 11400 37200 11400 2 37200 11400 39000 12000 2 39000 12000 43800 12000 2 43800 12000 43800 12600 0 
hades.signals.SignalStdLogic1164 n32 2 control Y5 i17 S 4 2 28800 6000 33000 6000 2 33000 6000 33000 10800 2 33000 10800 48600 10800 2 48600 10800 48600 12000 0 
hades.signals.SignalStdLogic1164 n31 2 control Y6 i15 MemRead 6 2 28800 5400 33600 5400 2 33600 5400 33600 9600 2 33600 9600 50400 9600 2 50400 9600 50400 19800 2 50400 19800 43800 19800 2 43800 19800 43800 18600 0 
hades.signals.SignalStdLogic1164 n30 2 control Y8 i8 S 6 2 28800 4200 29400 4200 2 29400 4200 29400 2400 2 29400 2400 18600 2400 2 18600 2400 18600 16800 2 18600 16800 23400 16800 2 23400 16800 23400 13200 0 
hades.signals.SignalStdLogicVector n29 32 2 i19 Y PC D 5 2 43800 4200 44400 4200 2 44400 4200 44400 1200 2 44400 1200 4800 1200 2 4800 1200 4800 12600 2 4800 12600 5400 12600 0 
hades.signals.SignalStdLogicVector n28 32 2 i18 SUM i19 A1 1 2 40800 4800 42600 4800 0 
hades.signals.SignalStdLogicVector n27 32 3 i1 SUM i18 A i19 A0 9 2 16200 7800 17400 7800 2 17400 7800 17400 3000 2 17400 3000 36000 3000 2 36000 3000 36000 3600 2 36000 3600 38400 3600 2 36000 3000 36000 1800 2 36000 1800 41400 1800 2 41400 1800 41400 3600 2 41400 3600 42600 3600 1 36000 3000 
hades.signals.SignalStdLogicVector n26 32 7 i3 Inst rd A rt A i2 A i6 A i5 A i14 A 14 2 19200 15000 21000 15000 2 19200 15000 19200 13200 2 19200 13200 20400 13200 2 19200 13200 19200 12000 2 19200 12000 22200 12000 2 19200 12000 19200 7800 2 19200 7800 19800 7200 2 19200 15000 19200 19200 2 19200 19200 24600 19200 2 19200 19200 19200 21000 2 19200 21000 19200 21600 2 19200 21600 30600 21600 2 30600 21600 30600 20400 2 19200 15000 16800 15000 4 19200 12000 19200 19200 19200 13200 19200 15000 
hades.signals.SignalStdLogicVector n25 5 2 i8 Y i7 WriteRegister 1 2 24000 14400 24600 14400 0 
hades.signals.SignalStdLogicVector n24 5 2 rd Y i8 A1 1 2 21600 15000 22800 15000 0 
hades.signals.SignalStdLogicVector n23 5 3 rt Y i7 ReadRegister2 i8 A0 6 2 24600 13200 24000 12600 2 24000 12600 22200 12600 2 22200 12600 21600 13200 2 21600 13200 21000 13200 2 21600 13200 21600 13800 2 21600 13800 22800 13800 1 21600 13200 
hades.signals.SignalStdLogicVector n22 5 2 i2 Y i7 ReadRegister1 1 2 22800 12000 24600 12000 0 
hades.signals.SignalStdLogic1164 n21 2 i21 Y i19 S 1 2 43200 8400 43200 3000 0 
hades.signals.SignalStdLogic1164 n20 2 control Y7 i21 A 4 2 28800 4800 35400 4800 2 35400 4800 35400 7200 2 35400 7200 36000 7800 2 36000 7800 39600 7800 0 
hades.signals.SignalStdLogicVector n9 32 2 i11 Y i12 B 1 2 34200 14400 35400 14400 0 
hades.signals.SignalStdLogicVector n8 32 2 i7 ReadData1 i12 A 1 2 30600 12000 35400 12000 0 
hades.signals.SignalStdLogicVector n7 12 2 i16 Y i15 Address 1 2 40200 13800 40800 13800 0 
hades.signals.SignalStdLogicVector n6 32 3 unnamed out i11 A1 i20 A 6 2 32400 19200 32400 15000 2 32400 15000 33000 15000 2 32400 19200 29400 19200 2 32400 15000 32400 13200 2 32400 13200 36600 8400 2 36600 8400 36600 7200 1 32400 15000 
hades.signals.SignalStdLogicVector n5 16 2 i5 Y unnamed in 1 2 25200 19200 27000 19200 0 
hades.signals.SignalStdLogicVector n4 6 2 i6 Y i9 A 1 2 20400 7200 21600 4200 0 
hades.signals.SignalStdLogicVector n3 9 2 i9 D control A 4 2 25200 6600 24600 10200 2 24600 10200 27000 10200 2 27000 10200 27000 3600 2 27000 3600 28200 3600 0 
hades.signals.SignalStdLogicVector n2 32 2 i30 Y i1 B 2 2 9600 8400 9600 9000 2 9600 9000 13800 9000 0 
hades.signals.SignalStdLogicVector n1 12 2 i0 Y i3 Addr 1 2 10200 12600 10800 12600 0 
hades.signals.SignalStdLogicVector n0 32 3 PC Q i0 A i1 A 4 2 7200 12600 9600 12600 2 6600 12600 7200 12600 2 7200 12600 7200 6600 2 7200 6600 13800 6600 1 7200 12600 
hades.signals.SignalStdLogic1164 n19 2 i12 port_zero i21 B 2 2 37800 12600 37800 9000 2 37800 9000 39600 9000 0 
hades.signals.SignalStdLogicVector n18 32 2 i20 OutSL i18 B 1 2 37200 6000 38400 6000 0 
hades.signals.SignalStdLogicVector n17 32 3 i12 port_OutAluResult i16 A i17 A0 6 2 38400 13800 39600 13800 2 37800 13800 38400 13800 2 38400 13800 38400 11400 2 38400 11400 47400 11400 2 47400 11400 47400 12600 2 47400 12600 48000 12600 1 38400 13800 
hades.signals.SignalStdLogicVector n16 32 2 i15 ReadData i17 A1 1 2 46800 13800 48000 13800 0 
hades.signals.SignalStdLogicVector n15 32 3 i7 ReadData2 i11 A0 i15 WriteData 4 2 31200 13800 33000 13800 2 30600 13800 31200 13800 2 31200 13800 31200 17400 2 31200 17400 40800 17400 1 31200 13800 
hades.signals.SignalStdLogicVector n14 2 2 ialuctrl Y i13 ALUOp 5 2 34200 9000 34200 10200 2 34200 10200 31800 10200 2 31800 10200 31800 21600 2 31800 21600 35400 21600 2 35400 21600 35400 21000 0 
hades.signals.SignalStdLogic1164 n13 2 control Y4 ialuctrl A1 2 2 28800 6600 34200 6600 2 34200 6600 34200 7800 0 
hades.signals.SignalStdLogic1164 n12 2 control Y3 ialuctrl A0 2 2 28800 7200 34800 7200 2 34800 7200 34800 7800 0 
hades.signals.SignalStdLogicVector n11 4 2 i13 OutALUcontrol i12 port_opCode 5 2 37200 19200 37800 19200 2 37800 19200 37800 18000 2 37800 18000 37200 18000 2 37200 18000 36600 18000 2 36600 18000 36600 15000 0 
hades.signals.SignalStdLogicVector n10 6 2 i14 Y i13 Funct 3 2 31200 20400 33000 20400 2 33000 20400 33000 19200 2 33000 19200 33600 19200 0 
[end signals]
[end]
