$comment
	File created using the following command:
		vcd file Aula7e8.msim.vcd -direction
$end
$date
	Tue Oct 11 09:28:40 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7e8_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ SW [9] $end
$var wire 1 \ SW [8] $end
$var wire 1 ] SW [7] $end
$var wire 1 ^ SW [6] $end
$var wire 1 _ SW [5] $end
$var wire 1 ` SW [4] $end
$var wire 1 a SW [3] $end
$var wire 1 b SW [2] $end
$var wire 1 c SW [1] $end
$var wire 1 d SW [0] $end

$scope module i1 $end
$var wire 1 e gnd $end
$var wire 1 f vcc $end
$var wire 1 g unknown $end
$var wire 1 h devoe $end
$var wire 1 i devclrn $end
$var wire 1 j devpor $end
$var wire 1 k ww_devoe $end
$var wire 1 l ww_devclrn $end
$var wire 1 m ww_devpor $end
$var wire 1 n ww_CLOCK_50 $end
$var wire 1 o ww_KEY [3] $end
$var wire 1 p ww_KEY [2] $end
$var wire 1 q ww_KEY [1] $end
$var wire 1 r ww_KEY [0] $end
$var wire 1 s ww_FPGA_RESET $end
$var wire 1 t ww_LEDR [9] $end
$var wire 1 u ww_LEDR [8] $end
$var wire 1 v ww_LEDR [7] $end
$var wire 1 w ww_LEDR [6] $end
$var wire 1 x ww_LEDR [5] $end
$var wire 1 y ww_LEDR [4] $end
$var wire 1 z ww_LEDR [3] $end
$var wire 1 { ww_LEDR [2] $end
$var wire 1 | ww_LEDR [1] $end
$var wire 1 } ww_LEDR [0] $end
$var wire 1 ~ ww_HEX0 [6] $end
$var wire 1 !! ww_HEX0 [5] $end
$var wire 1 "! ww_HEX0 [4] $end
$var wire 1 #! ww_HEX0 [3] $end
$var wire 1 $! ww_HEX0 [2] $end
$var wire 1 %! ww_HEX0 [1] $end
$var wire 1 &! ww_HEX0 [0] $end
$var wire 1 '! ww_HEX1 [6] $end
$var wire 1 (! ww_HEX1 [5] $end
$var wire 1 )! ww_HEX1 [4] $end
$var wire 1 *! ww_HEX1 [3] $end
$var wire 1 +! ww_HEX1 [2] $end
$var wire 1 ,! ww_HEX1 [1] $end
$var wire 1 -! ww_HEX1 [0] $end
$var wire 1 .! ww_HEX2 [6] $end
$var wire 1 /! ww_HEX2 [5] $end
$var wire 1 0! ww_HEX2 [4] $end
$var wire 1 1! ww_HEX2 [3] $end
$var wire 1 2! ww_HEX2 [2] $end
$var wire 1 3! ww_HEX2 [1] $end
$var wire 1 4! ww_HEX2 [0] $end
$var wire 1 5! ww_HEX3 [6] $end
$var wire 1 6! ww_HEX3 [5] $end
$var wire 1 7! ww_HEX3 [4] $end
$var wire 1 8! ww_HEX3 [3] $end
$var wire 1 9! ww_HEX3 [2] $end
$var wire 1 :! ww_HEX3 [1] $end
$var wire 1 ;! ww_HEX3 [0] $end
$var wire 1 <! ww_HEX4 [6] $end
$var wire 1 =! ww_HEX4 [5] $end
$var wire 1 >! ww_HEX4 [4] $end
$var wire 1 ?! ww_HEX4 [3] $end
$var wire 1 @! ww_HEX4 [2] $end
$var wire 1 A! ww_HEX4 [1] $end
$var wire 1 B! ww_HEX4 [0] $end
$var wire 1 C! ww_HEX5 [6] $end
$var wire 1 D! ww_HEX5 [5] $end
$var wire 1 E! ww_HEX5 [4] $end
$var wire 1 F! ww_HEX5 [3] $end
$var wire 1 G! ww_HEX5 [2] $end
$var wire 1 H! ww_HEX5 [1] $end
$var wire 1 I! ww_HEX5 [0] $end
$var wire 1 J! ww_SW [9] $end
$var wire 1 K! ww_SW [8] $end
$var wire 1 L! ww_SW [7] $end
$var wire 1 M! ww_SW [6] $end
$var wire 1 N! ww_SW [5] $end
$var wire 1 O! ww_SW [4] $end
$var wire 1 P! ww_SW [3] $end
$var wire 1 Q! ww_SW [2] $end
$var wire 1 R! ww_SW [1] $end
$var wire 1 S! ww_SW [0] $end
$var wire 1 T! \SW[1]~input_o\ $end
$var wire 1 U! \SW[2]~input_o\ $end
$var wire 1 V! \SW[3]~input_o\ $end
$var wire 1 W! \SW[4]~input_o\ $end
$var wire 1 X! \SW[5]~input_o\ $end
$var wire 1 Y! \SW[6]~input_o\ $end
$var wire 1 Z! \SW[7]~input_o\ $end
$var wire 1 [! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 \! \CLOCK_50~input_o\ $end
$var wire 1 ]! \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 ^! \CPU|incrementaPC|Add0~10\ $end
$var wire 1 _! \CPU|incrementaPC|Add0~6\ $end
$var wire 1 `! \CPU|incrementaPC|Add0~2\ $end
$var wire 1 a! \CPU|incrementaPC|Add0~18\ $end
$var wire 1 b! \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 c! \ROM|memROM~3_combout\ $end
$var wire 1 d! \ROM|memROM~2_combout\ $end
$var wire 1 e! \ROM|memROM~4_combout\ $end
$var wire 1 f! \CPU|DEC_instrucao|saida~5_combout\ $end
$var wire 1 g! \CPU|MUX_PC|saida_MUX[4]~7_combout\ $end
$var wire 1 h! \CPU|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 i! \CPU|incrementaPC|Add0~26\ $end
$var wire 1 j! \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 k! \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 l! \ROM|memROM~13_combout\ $end
$var wire 1 m! \ROM|memROM~14_combout\ $end
$var wire 1 n! \ROM|memROM~16_combout\ $end
$var wire 1 o! \CPU|MUX_PC|saida_MUX[5]~4_combout\ $end
$var wire 1 p! \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 q! \ROM|memROM~10_combout\ $end
$var wire 1 r! \ROM|memROM~11_combout\ $end
$var wire 1 s! \ROM|memROM~12_combout\ $end
$var wire 1 t! \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 u! \CPU|MUX_PC|saida_MUX[1]~2_combout\ $end
$var wire 1 v! \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 w! \ROM|memROM~8_combout\ $end
$var wire 1 x! \ROM|memROM~9_combout\ $end
$var wire 1 y! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 z! \CPU|MUX_PC|saida_MUX[2]~1_combout\ $end
$var wire 1 {! \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 |! \ROM|memROM~15_combout\ $end
$var wire 1 }! \ROM|memROM~17_combout\ $end
$var wire 1 ~! \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 !" \CPU|MUX_PC|saida_MUX[0]~3_combout\ $end
$var wire 1 "" \ROM|memROM~0_combout\ $end
$var wire 1 #" \ROM|memROM~18_combout\ $end
$var wire 1 $" \ROM|memROM~19_combout\ $end
$var wire 1 %" \ROM|memROM~21_combout\ $end
$var wire 1 &" \CPU|MUX_PC|Equal2~0_combout\ $end
$var wire 1 '" \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 (" \ROM|memROM~23_combout\ $end
$var wire 1 )" \ROM|memROM~24_combout\ $end
$var wire 1 *" \CPU|MUX_PC|saida_MUX[3]~5_combout\ $end
$var wire 1 +" \ROM|memROM~5_combout\ $end
$var wire 1 ," \ROM|memROM~25_combout\ $end
$var wire 1 -" \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 ." \CPU|incrementaPC|Add0~14\ $end
$var wire 1 /" \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 0" \CPU|MUX_PC|saida_MUX[6]~8_combout\ $end
$var wire 1 1" \ROM|memROM~1_combout\ $end
$var wire 1 2" \ROM|memROM~20_combout\ $end
$var wire 1 3" \CPU|REG_FLAG|DOUT~0_combout\ $end
$var wire 1 4" \CPU|DEC_instrucao|saida[6]~3_combout\ $end
$var wire 1 5" \CPU|DEC_instrucao|saida[5]~0_combout\ $end
$var wire 1 6" \CPU|DEC_instrucao|saida[6]~4_combout\ $end
$var wire 1 7" \RAM|ram~565_combout\ $end
$var wire 1 8" \ROM|memROM~6_combout\ $end
$var wire 1 9" \ROM|memROM~26_combout\ $end
$var wire 1 :" \CPU|DEC_instrucao|Equal5~0_combout\ $end
$var wire 1 ;" \RAM|process_0~0_combout\ $end
$var wire 1 <" \RAM|ram~566_combout\ $end
$var wire 1 =" \RAM|ram~19_q\ $end
$var wire 1 >" \RAM|ram~567_combout\ $end
$var wire 1 ?" \RAM|ram~568_combout\ $end
$var wire 1 @" \RAM|ram~27_q\ $end
$var wire 1 A" \RAM|ram~569_combout\ $end
$var wire 1 B" \RAM|ram~570_combout\ $end
$var wire 1 C" \RAM|ram~35_q\ $end
$var wire 1 D" \RAM|ram~549_combout\ $end
$var wire 1 E" \RAM|ram~550_combout\ $end
$var wire 1 F" \RAM|ram~551_combout\ $end
$var wire 1 G" \Data_IN[4]~5_combout\ $end
$var wire 1 H" \ROM|memROM~31_combout\ $end
$var wire 1 I" \RAM|ram~34_q\ $end
$var wire 1 J" \RAM|ram~546_combout\ $end
$var wire 1 K" \RAM|ram~547_combout\ $end
$var wire 1 L" \RAM|ram~26_q\ $end
$var wire 1 M" \RAM|ram~544_combout\ $end
$var wire 1 N" \RAM|ram~18_q\ $end
$var wire 1 O" \RAM|ram~543_combout\ $end
$var wire 1 P" \RAM|ram~545_combout\ $end
$var wire 1 Q" \RAM|ram~548_combout\ $end
$var wire 1 R" \Data_IN[3]~4_combout\ $end
$var wire 1 S" \ROM|memROM~30_combout\ $end
$var wire 1 T" \RAM|ram~25_q\ $end
$var wire 1 U" \RAM|ram~540_combout\ $end
$var wire 1 V" \RAM|ram~541_combout\ $end
$var wire 1 W" \RAM|ram~17_q\ $end
$var wire 1 X" \RAM|ram~33_q\ $end
$var wire 1 Y" \RAM|ram~538_combout\ $end
$var wire 1 Z" \RAM|ram~539_combout\ $end
$var wire 1 [" \RAM|ram~542_combout\ $end
$var wire 1 \" \Data_IN[2]~3_combout\ $end
$var wire 1 ]" \ROM|memROM~29_combout\ $end
$var wire 1 ^" \RAM|ram~32_q\ $end
$var wire 1 _" \RAM|ram~535_combout\ $end
$var wire 1 `" \RAM|ram~16_q\ $end
$var wire 1 a" \RAM|ram~24_q\ $end
$var wire 1 b" \RAM|ram~534_combout\ $end
$var wire 1 c" \RAM|ram~536_combout\ $end
$var wire 1 d" \RAM|ram~537_combout\ $end
$var wire 1 e" \Data_IN[1]~2_combout\ $end
$var wire 1 f" \CPU|ULA1|Add0~2\ $end
$var wire 1 g" \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 h" \ROM|memROM~27_combout\ $end
$var wire 1 i" \CPU|ULA1|Equal0~0_combout\ $end
$var wire 1 j" \ROM|memROM~28_combout\ $end
$var wire 1 k" \FPGA_RESET~input_o\ $end
$var wire 1 l" \Data_IN[0]~13_combout\ $end
$var wire 1 m" \CPU|DEC_instrucao|saida[1]~1_combout\ $end
$var wire 1 n" \SW[9]~input_o\ $end
$var wire 1 o" \SW[8]~input_o\ $end
$var wire 1 p" \ROM|memROM~7_combout\ $end
$var wire 1 q" \comb~1_combout\ $end
$var wire 1 r" \Data_IN[0]~12_combout\ $end
$var wire 1 s" \KEY[3]~input_o\ $end
$var wire 1 t" \KEY[2]~input_o\ $end
$var wire 1 u" \KEY[1]~input_o\ $end
$var wire 1 v" \KEY[0]~input_o\ $end
$var wire 1 w" \logicaKeys|DEB|saidaQ~q\ $end
$var wire 1 x" \logicaKeys|DEB|saida~combout\ $end
$var wire 1 y" \logicaKeys|FF|DOUT~feeder_combout\ $end
$var wire 1 z" \comb~0_combout\ $end
$var wire 1 {" \comb~2_combout\ $end
$var wire 1 |" \comb~3_combout\ $end
$var wire 1 }" \logicaKeys|FF|DOUT~q\ $end
$var wire 1 ~" \Data_IN[0]~11_combout\ $end
$var wire 1 !# \Data_IN[0]~1_combout\ $end
$var wire 1 "# \SW[0]~input_o\ $end
$var wire 1 ## \logica_LED|comb~0_combout\ $end
$var wire 1 $# \Data_IN[0]~0_combout\ $end
$var wire 1 %# \RAM|ram~15_q\ $end
$var wire 1 &# \RAM|ram~527_combout\ $end
$var wire 1 '# \RAM|ram~528_combout\ $end
$var wire 1 (# \RAM|ram~23_q\ $end
$var wire 1 )# \RAM|ram~529_combout\ $end
$var wire 1 *# \RAM|ram~530_combout\ $end
$var wire 1 +# \RAM|ram~31feeder_combout\ $end
$var wire 1 ,# \RAM|ram~31_q\ $end
$var wire 1 -# \RAM|ram~531_combout\ $end
$var wire 1 .# \RAM|ram~532_combout\ $end
$var wire 1 /# \RAM|ram~533_combout\ $end
$var wire 1 0# \Data_IN[0]~9_combout\ $end
$var wire 1 1# \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 2# \CPU|ULA1|Add1~2\ $end
$var wire 1 3# \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 4# \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 5# \CPU|ULA1|Equal1~0_combout\ $end
$var wire 1 6# \CPU|DEC_instrucao|saida[5]~2_combout\ $end
$var wire 1 7# \CPU|ULA1|Add0~6\ $end
$var wire 1 8# \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 9# \CPU|ULA1|Add1~6\ $end
$var wire 1 :# \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 ;# \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 <# \CPU|ULA1|Add0~10\ $end
$var wire 1 =# \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 ># \CPU|ULA1|Add1~10\ $end
$var wire 1 ?# \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 @# \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 A# \CPU|ULA1|Add0~14\ $end
$var wire 1 B# \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 C# \CPU|ULA1|Add1~14\ $end
$var wire 1 D# \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 E# \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 F# \CPU|ULA1|Add0~18\ $end
$var wire 1 G# \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 H# \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 I# \RAM|ram~28_q\ $end
$var wire 1 J# \RAM|ram~554_combout\ $end
$var wire 1 K# \RAM|ram~555_combout\ $end
$var wire 1 L# \RAM|ram~20_q\ $end
$var wire 1 M# \RAM|ram~36_q\ $end
$var wire 1 N# \RAM|ram~552_combout\ $end
$var wire 1 O# \RAM|ram~553_combout\ $end
$var wire 1 P# \RAM|ram~556_combout\ $end
$var wire 1 Q# \Data_IN[5]~6_combout\ $end
$var wire 1 R# \ROM|memROM~32_combout\ $end
$var wire 1 S# \CPU|ULA1|Add1~18\ $end
$var wire 1 T# \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 U# \RAM|ram~22_q\ $end
$var wire 1 V# \RAM|ram~30_q\ $end
$var wire 1 W# \RAM|ram~560_combout\ $end
$var wire 1 X# \RAM|ram~561_combout\ $end
$var wire 1 Y# \RAM|ram~38_q\ $end
$var wire 1 Z# \RAM|ram~562_combout\ $end
$var wire 1 [# \RAM|ram~563_combout\ $end
$var wire 1 \# \RAM|ram~564_combout\ $end
$var wire 1 ]# \Data_IN[7]~8_combout\ $end
$var wire 1 ^# \RAM|ram~21_q\ $end
$var wire 1 _# \RAM|ram~37_q\ $end
$var wire 1 `# \RAM|ram~29_q\ $end
$var wire 1 a# \RAM|ram~557_combout\ $end
$var wire 1 b# \RAM|ram~558_combout\ $end
$var wire 1 c# \RAM|ram~559_combout\ $end
$var wire 1 d# \Data_IN[6]~7_combout\ $end
$var wire 1 e# \CPU|ULA1|Add0~22\ $end
$var wire 1 f# \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 g# \ROM|memROM~33_combout\ $end
$var wire 1 h# \CPU|ULA1|Add1~22\ $end
$var wire 1 i# \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 j# \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 k# \CPU|ULA1|Add0~26\ $end
$var wire 1 l# \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 m# \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 n# \Data_IN[7]~10_combout\ $end
$var wire 1 o# \CPU|ULA1|Add1~26\ $end
$var wire 1 p# \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 q# \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 r# \CPU|REG_FLAG|DOUT~1_combout\ $end
$var wire 1 s# \CPU|REG_FLAG|DOUT~2_combout\ $end
$var wire 1 t# \CPU|REG_FLAG|DOUT~q\ $end
$var wire 1 u# \CPU|MUX_PC|saida_MUX[8]~0_combout\ $end
$var wire 1 v# \CPU|incrementaPC|Add0~30\ $end
$var wire 1 w# \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 x# \CPU|MUX_PC|saida_MUX[7]~9_combout\ $end
$var wire 1 y# \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 z# \CPU|incrementaPC|Add0~34\ $end
$var wire 1 {# \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 |# \CPU|MUX_PC|saida_MUX[8]~6_combout\ $end
$var wire 1 }# \CPU|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 ~# \ROM|memROM~22_combout\ $end
$var wire 1 !$ \RAM|dado_out~0_combout\ $end
$var wire 1 "$ \CPU|MUX_EntradaB_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 #$ \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 $$ \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 %$ \DEC_Blocos|Equal6~0_combout\ $end
$var wire 1 &$ \logica_LED|comb~1_combout\ $end
$var wire 1 '$ \logica_LED|LED8|DOUT~0_combout\ $end
$var wire 1 ($ \logica_LED|LED8|DOUT~q\ $end
$var wire 1 )$ \logica_LED|LED9|DOUT~0_combout\ $end
$var wire 1 *$ \logica_LED|LED9|DOUT~q\ $end
$var wire 1 +$ \comp_HEX0|comb~0_combout\ $end
$var wire 1 ,$ \comp_HEX0|converSeg|rascSaida7seg[0]~0_combout\ $end
$var wire 1 -$ \comp_HEX0|converSeg|rascSaida7seg[1]~1_combout\ $end
$var wire 1 .$ \comp_HEX0|converSeg|rascSaida7seg[2]~2_combout\ $end
$var wire 1 /$ \comp_HEX0|converSeg|rascSaida7seg[3]~3_combout\ $end
$var wire 1 0$ \comp_HEX0|converSeg|rascSaida7seg[4]~4_combout\ $end
$var wire 1 1$ \comp_HEX0|converSeg|rascSaida7seg[5]~5_combout\ $end
$var wire 1 2$ \comp_HEX0|converSeg|rascSaida7seg[6]~6_combout\ $end
$var wire 1 3$ \CPU|REGA|DOUT\ [7] $end
$var wire 1 4$ \CPU|REGA|DOUT\ [6] $end
$var wire 1 5$ \CPU|REGA|DOUT\ [5] $end
$var wire 1 6$ \CPU|REGA|DOUT\ [4] $end
$var wire 1 7$ \CPU|REGA|DOUT\ [3] $end
$var wire 1 8$ \CPU|REGA|DOUT\ [2] $end
$var wire 1 9$ \CPU|REGA|DOUT\ [1] $end
$var wire 1 :$ \CPU|REGA|DOUT\ [0] $end
$var wire 1 ;$ \CPU|REG_RETORNO|DOUT\ [8] $end
$var wire 1 <$ \CPU|REG_RETORNO|DOUT\ [7] $end
$var wire 1 =$ \CPU|REG_RETORNO|DOUT\ [6] $end
$var wire 1 >$ \CPU|REG_RETORNO|DOUT\ [5] $end
$var wire 1 ?$ \CPU|REG_RETORNO|DOUT\ [4] $end
$var wire 1 @$ \CPU|REG_RETORNO|DOUT\ [3] $end
$var wire 1 A$ \CPU|REG_RETORNO|DOUT\ [2] $end
$var wire 1 B$ \CPU|REG_RETORNO|DOUT\ [1] $end
$var wire 1 C$ \CPU|REG_RETORNO|DOUT\ [0] $end
$var wire 1 D$ \CPU|PC|DOUT\ [8] $end
$var wire 1 E$ \CPU|PC|DOUT\ [7] $end
$var wire 1 F$ \CPU|PC|DOUT\ [6] $end
$var wire 1 G$ \CPU|PC|DOUT\ [5] $end
$var wire 1 H$ \CPU|PC|DOUT\ [4] $end
$var wire 1 I$ \CPU|PC|DOUT\ [3] $end
$var wire 1 J$ \CPU|PC|DOUT\ [2] $end
$var wire 1 K$ \CPU|PC|DOUT\ [1] $end
$var wire 1 L$ \CPU|PC|DOUT\ [0] $end
$var wire 1 M$ \comp_HEX0|REG|DOUT\ [3] $end
$var wire 1 N$ \comp_HEX0|REG|DOUT\ [2] $end
$var wire 1 O$ \comp_HEX0|REG|DOUT\ [1] $end
$var wire 1 P$ \comp_HEX0|REG|DOUT\ [0] $end
$var wire 1 Q$ \ROM|ALT_INV_memROM~23_combout\ $end
$var wire 1 R$ \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 S$ \ROM|ALT_INV_memROM~22_combout\ $end
$var wire 1 T$ \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 U$ \CPU|DEC_instrucao|ALT_INV_saida[5]~0_combout\ $end
$var wire 1 V$ \ROM|ALT_INV_memROM~21_combout\ $end
$var wire 1 W$ \ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 X$ \ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 Y$ \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 Z$ \ALT_INV_comb~0_combout\ $end
$var wire 1 [$ \logica_LED|ALT_INV_comb~1_combout\ $end
$var wire 1 \$ \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 ]$ \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 ^$ \logica_LED|ALT_INV_comb~0_combout\ $end
$var wire 1 _$ \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 `$ \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 a$ \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 b$ \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 c$ \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 d$ \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 e$ \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 f$ \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 g$ \DEC_Blocos|ALT_INV_Equal6~0_combout\ $end
$var wire 1 h$ \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 i$ \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 j$ \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 k$ \CPU|DEC_instrucao|ALT_INV_Equal5~0_combout\ $end
$var wire 1 l$ \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 m$ \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 n$ \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 o$ \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 p$ \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 q$ \comp_HEX0|REG|ALT_INV_DOUT\ [3] $end
$var wire 1 r$ \comp_HEX0|REG|ALT_INV_DOUT\ [2] $end
$var wire 1 s$ \comp_HEX0|REG|ALT_INV_DOUT\ [1] $end
$var wire 1 t$ \comp_HEX0|REG|ALT_INV_DOUT\ [0] $end
$var wire 1 u$ \logica_LED|LED9|ALT_INV_DOUT~q\ $end
$var wire 1 v$ \logica_LED|LED8|ALT_INV_DOUT~q\ $end
$var wire 1 w$ \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 x$ \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 y$ \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 z$ \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 {$ \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 |$ \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 }$ \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 ~$ \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 !% \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 "% \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 #% \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 $% \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 %% \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 &% \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 '% \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 (% \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 )% \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 *% \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 +% \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 ,% \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 -% \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 .% \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 /% \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 0% \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 1% \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 2% \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 3% \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 4% \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 5% \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 6% \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 7% \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 8% \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 9% \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 :% \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 ;% \CPU|REG_FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 <% \CPU|REG_FLAG|ALT_INV_DOUT~0_combout\ $end
$var wire 1 =% \ALT_INV_Data_IN[0]~9_combout\ $end
$var wire 1 >% \ROM|ALT_INV_memROM~28_combout\ $end
$var wire 1 ?% \ALT_INV_comb~3_combout\ $end
$var wire 1 @% \ALT_INV_comb~2_combout\ $end
$var wire 1 A% \RAM|ALT_INV_ram~569_combout\ $end
$var wire 1 B% \RAM|ALT_INV_ram~567_combout\ $end
$var wire 1 C% \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 D% \RAM|ALT_INV_ram~565_combout\ $end
$var wire 1 E% \ALT_INV_Data_IN[7]~8_combout\ $end
$var wire 1 F% \RAM|ALT_INV_ram~564_combout\ $end
$var wire 1 G% \RAM|ALT_INV_ram~563_combout\ $end
$var wire 1 H% \RAM|ALT_INV_ram~562_combout\ $end
$var wire 1 I% \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 J% \RAM|ALT_INV_ram~561_combout\ $end
$var wire 1 K% \RAM|ALT_INV_ram~560_combout\ $end
$var wire 1 L% \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 M% \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 N% \ALT_INV_Data_IN[6]~7_combout\ $end
$var wire 1 O% \RAM|ALT_INV_ram~559_combout\ $end
$var wire 1 P% \RAM|ALT_INV_ram~558_combout\ $end
$var wire 1 Q% \RAM|ALT_INV_ram~557_combout\ $end
$var wire 1 R% \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 S% \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 T% \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 U% \ALT_INV_Data_IN[5]~6_combout\ $end
$var wire 1 V% \RAM|ALT_INV_ram~556_combout\ $end
$var wire 1 W% \RAM|ALT_INV_ram~555_combout\ $end
$var wire 1 X% \RAM|ALT_INV_ram~554_combout\ $end
$var wire 1 Y% \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 Z% \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 [% \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 \% \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 ]% \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 ^% \ALT_INV_Data_IN[4]~5_combout\ $end
$var wire 1 _% \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 `% \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 a% \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 b% \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 c% \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 d% \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 e% \ALT_INV_Data_IN[3]~4_combout\ $end
$var wire 1 f% \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 g% \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 h% \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 i% \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 j% \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 k% \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 l% \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 m% \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 n% \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 o% \ALT_INV_Data_IN[2]~3_combout\ $end
$var wire 1 p% \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 q% \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 r% \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 s% \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 t% \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 u% \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 v% \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 w% \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 x% \ALT_INV_Data_IN[1]~2_combout\ $end
$var wire 1 y% \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 z% \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 {% \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 |% \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 }% \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 ~% \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 !& \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 "& \CPU|DEC_instrucao|ALT_INV_saida[6]~4_combout\ $end
$var wire 1 #& \CPU|DEC_instrucao|ALT_INV_saida[6]~3_combout\ $end
$var wire 1 $& \CPU|REG_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 %& \CPU|REG_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 && \CPU|REG_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 '& \CPU|REG_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 (& \CPU|REG_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 )& \CPU|REG_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 *& \CPU|REG_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 +& \CPU|REG_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 ,& \CPU|REG_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 -& \CPU|MUX_PC|ALT_INV_Equal2~0_combout\ $end
$var wire 1 .& \CPU|MUX_PC|ALT_INV_saida_MUX[8]~0_combout\ $end
$var wire 1 /& \CPU|REG_FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 0& \CPU|ULA1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 1& \ROM|ALT_INV_memROM~27_combout\ $end
$var wire 1 2& \CPU|MUX_EntradaB_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 3& \ALT_INV_Data_IN[0]~1_combout\ $end
$var wire 1 4& \logicaKeys|FF|ALT_INV_DOUT~q\ $end
$var wire 1 5& \ALT_INV_Data_IN[0]~0_combout\ $end
$var wire 1 6& \ALT_INV_comb~1_combout\ $end
$var wire 1 7& \RAM|ALT_INV_dado_out~0_combout\ $end
$var wire 1 8& \CPU|DEC_instrucao|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 9& \ROM|ALT_INV_memROM~26_combout\ $end
$var wire 1 :& \ROM|ALT_INV_memROM~25_combout\ $end
$var wire 1 ;& \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 <& \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 =& \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 >& \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 ?& \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 @& \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 A& \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 B& \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 C& \ROM|ALT_INV_memROM~24_combout\ $end
$var wire 1 D& \CPU|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 E& \CPU|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 F& \CPU|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 G& \CPU|PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 H& \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 I& \CPU|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 J& \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 K& \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 L& \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 M& \ALT_INV_FPGA_RESET~input_o\ $end
$var wire 1 N& \ALT_INV_SW[8]~input_o\ $end
$var wire 1 O& \ALT_INV_SW[9]~input_o\ $end
$var wire 1 P& \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 Q& \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 R& \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 S& \ALT_INV_SW[0]~input_o\ $end
$var wire 1 T& \ALT_INV_Data_IN[0]~13_combout\ $end
$var wire 1 U& \ALT_INV_Data_IN[0]~12_combout\ $end
$var wire 1 V& \ALT_INV_Data_IN[0]~11_combout\ $end
$var wire 1 W& \logicaKeys|DEB|ALT_INV_saidaQ~q\ $end
$var wire 1 X& \ALT_INV_Data_IN[7]~10_combout\ $end
$var wire 1 Y& \ROM|ALT_INV_memROM~33_combout\ $end
$var wire 1 Z& \ROM|ALT_INV_memROM~32_combout\ $end
$var wire 1 [& \ROM|ALT_INV_memROM~31_combout\ $end
$var wire 1 \& \ROM|ALT_INV_memROM~30_combout\ $end
$var wire 1 ]& \ROM|ALT_INV_memROM~29_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0e
1f
xg
1h
1i
1j
1k
1l
1m
1n
0s
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
x[!
1\!
1]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
1!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
04"
15"
06"
17"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
0w"
1x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
11#
12#
03#
04#
15#
16#
07#
08#
19#
0:#
0;#
0<#
0=#
1>#
0?#
0@#
0A#
0B#
1C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
1S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
12$
1Q$
1R$
1S$
1T$
0U$
0V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
0l$
1m$
1n$
0o$
1p$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
0&%
1'%
1(%
1)%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
0D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
0L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
0M
0N
0O
1P
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0o
0p
0q
1r
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
1q$
1r$
1s$
1t$
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
$end
#10000
0!
0n
0\!
0]!
#20000
1!
1n
1\!
1]!
1L$
1w"
0W&
0:%
0~!
1^!
1""
0x"
0p$
1&%
1t!
0!"
1#"
1:"
06#
0'%
0k$
0Y$
1u!
05"
05#
1;"
0C%
1U$
16"
1<"
0"&
#30000
0!
0n
0\!
0]!
#40000
1!
1n
1\!
1]!
1K$
1v!
0L$
1:%
0J&
09%
0t!
1_!
1~!
0^!
1r!
0c$
0&%
1'%
1t!
0_!
1y!
0u!
1!"
1s!
1]"
0(%
0'%
0y!
0]&
0b$
1u!
1z!
1(%
07"
1A"
0z!
0A%
1D%
0<"
1B"
#50000
0!
0n
0\!
0]!
#60000
1!
1n
1\!
1]!
1L$
0:%
0~!
1^!
0r!
1|!
0""
1p$
0_$
1c$
1&%
0t!
1_!
0!"
0s!
0]"
1}!
1j"
1##
0#"
0:"
16#
1'%
1y!
1k$
1Y$
0^$
0>%
0\$
1]&
1b$
0u!
0(%
1>"
0A"
15"
15#
0;"
1z!
1C%
0U$
1A%
0B%
06"
1q#
02#
1"$
0B"
02&
0)%
1"&
13#
09#
1#$
1$$
0}$
1:#
0>#
0|$
1?#
0C#
0{$
1D#
0S#
0z$
1T#
0h#
0y$
1i#
0o#
0x$
1p#
0w$
#70000
0!
0n
0\!
0]!
#80000
1!
1n
1\!
1]!
0K$
0v!
1{!
0L$
1J$
1:$
01%
08%
1:%
0K&
1J&
19%
1t!
0_!
0y!
1`!
1~!
0^!
1""
0#$
1f"
1+#
0q#
12#
1)%
0p$
0&%
1(%
0'%
03#
19#
1g"
0t!
1'"
1y!
0`!
1u!
0z!
1!"
1#"
1:"
06#
0(%
0$%
1'%
1}$
0'"
0:#
1>#
0k$
0Y$
0u!
1*"
1z!
1|$
1$%
05"
05#
1;"
0?#
1C#
0*"
1{$
0C%
1U$
0D#
1S#
16"
1q#
0"$
1?"
1z$
0T#
1h#
12&
0)%
0"&
1y$
1#$
0f"
0$$
0i#
1o#
1x$
0p#
0g"
1w$
#90000
0!
0n
0\!
0]!
#100000
1!
1n
1\!
1]!
1L$
1(#
0A&
0:%
0~!
1^!
0e!
0|!
0""
1)#
0@&
1p$
1_$
1l$
1&%
1t!
0!"
0%"
0}!
0j"
0##
0#"
0:"
1*#
0'%
0?&
1k$
1Y$
1^$
1>%
1\$
1V$
1u!
14"
17"
0>"
0;"
1C%
1B%
0D%
0#&
0?"
#110000
0!
0n
0\!
0]!
#120000
1!
0P
1n
0r
0v"
1\!
1]!
1L&
1K$
1v!
0L$
0w"
1W&
1:%
0J&
09%
0t!
1_!
1~!
0^!
1m!
1""
1+"
18"
0i$
0j$
0p$
0`$
0&%
1'%
1t!
0_!
0y!
1`!
0u!
1!"
1n!
1##
1R#
1#"
1m"
16#
1,"
1g#
19"
1q"
1(%
0'%
1'"
1y!
0`!
06&
09&
0Y&
0:&
08&
0Y$
0Z&
0^$
0]$
1u!
0z!
0(%
0$%
07"
0)#
15#
1r"
0'"
1*"
1z!
1$%
0U&
1@&
1D%
0*#
0*"
1?&
#130000
0!
1P
0n
1r
1v"
0\!
0]!
0L&
1x"
1}"
04&
1~"
0V&
1!#
03&
10#
1"$
02&
0=%
0q#
0#$
1f"
1$$
1)%
1g"
#140000
1!
1n
1\!
1]!
1L$
1w"
0W&
0:%
0~!
1^!
1e!
0+"
0x"
1j$
0l$
1&%
0t!
1_!
0!"
1%"
1:"
0m"
06#
0,"
0q"
0g#
1%$
1'%
0y!
1`!
0g$
1Y&
16&
1:&
18&
0k$
0V$
0u!
1(%
04"
05#
0!#
0r"
1&$
1+$
1'"
0z!
0$%
0[$
1U&
13&
1#&
00#
0"$
1*"
12&
1=%
1q#
1#$
0f"
0$$
0)%
0g"
#150000
0!
0n
0\!
0]!
#160000
1!
1n
1\!
1]!
0K$
1k!
0v!
0{!
0L$
0J$
1I$
1P$
0t$
07%
18%
1:%
1K&
1J&
0H&
19%
1t!
0_!
09"
1y!
0`!
1~!
0^!
0m!
0""
08"
0'"
1a!
1c!
0e!
0%$
1,$
1/$
10$
11$
1g$
1l$
0m$
1$%
1i$
1p$
1`$
0&%
0(%
19&
0'%
1b!
0t!
1'"
0a!
0y!
1u!
1;"
1z!
1!"
0n!
0##
0R#
0#"
0*"
12"
0%"
0:"
1m"
0&$
0+$
1(%
0$%
1'%
0"%
0b!
1[$
08&
1k$
1V$
0W$
1Y$
1Z&
1^$
1]$
0C%
1!!
1"!
1#!
1&!
1g!
0u!
1*"
0z!
1"%
17"
1)#
1i"
15#
0;"
1!$
1)
1&
1%
1$
0g!
07&
1C%
00&
0@&
0D%
1*#
1$$
0?&
#170000
0!
0n
0\!
0]!
#180000
1!
1n
1\!
1]!
1L$
0:%
0~!
1^!
0c!
1d!
1e!
1q!
1""
1("
0Q$
0p$
0d$
0l$
0n$
1m$
1&%
1t!
0!"
02"
1$"
1h"
1%"
1s!
1]"
1#"
0m"
1)"
1H"
0'%
0[&
0C&
18&
0Y$
0]&
0b$
0V$
01&
0X$
1W$
1u!
0~"
0i"
05#
0!$
07"
0*#
1?&
1D%
17&
10&
1V&
0$$
#190000
0!
0n
0\!
0]!
#200000
1!
1n
1\!
1]!
1K$
1v!
0L$
1:%
0J&
09%
0t!
1_!
0]"
0s!
1~!
0^!
1c!
0d!
0e!
1m!
0q!
1r!
0("
1Q$
0c$
1d$
0`$
1l$
1n$
0m$
0&%
1b$
1]&
1'%
1t!
0_!
1y!
0u!
1~"
1!"
12"
0$"
0h"
1f!
0%"
1n!
1##
1R#
0)"
0H"
0(%
0'%
0y!
1[&
1C&
0Z&
0^$
0]$
1V$
11&
1X$
0W$
0V&
1u!
1z!
1(%
1&"
1u#
0)#
1*#
0z!
0?&
1@&
0.&
0-&
1o!
0u!
0!"
0*"
0*#
1?&
#210000
0!
0n
0\!
0]!
#220000
1!
1n
1\!
1]!
0K$
1G$
0k!
1p!
1B$
0v!
1C$
1@$
0I$
17%
0)&
0,&
1J&
0+&
0I&
1H&
05%
19%
0t!
0m!
1w!
1|!
1j!
1l!
1("
1+"
18"
0'"
0c!
1e!
1s!
1]"
1p"
0h$
0]&
0b$
0l$
1m$
1$%
0i$
0j$
0Q$
0a$
0%%
0_$
0f$
1`$
1'%
1x!
1S"
1}!
1j"
1z"
1)"
1H"
1,"
1g#
19"
02"
0f!
1%"
1:"
1u!
0~"
1{"
1~#
0S$
0@%
1V&
0k$
0V$
1W$
09&
0Y&
0:&
0[&
0C&
0Z$
0>%
0\$
0\&
0e$
1z!
1!"
1*"
10"
1|#
0&"
0u#
1|"
0?%
1.&
1-&
0u!
0z!
0*"
00"
0|#
0}"
14&
#230000
0!
0n
0\!
0]!
#240000
1!
1n
1\!
1]!
1L$
0:%
0~!
1^!
0e!
0l!
0w!
0|!
0("
0+"
08"
0p"
1h$
1i$
1j$
1Q$
1_$
1f$
1a$
1l$
1&%
1t!
0!"
0%"
0:"
1m"
16#
0n!
0R#
0x!
0S"
0}!
0j"
0z"
0##
0)"
0H"
0,"
0g#
09"
0{"
0~#
0'%
1S$
1@%
19&
1Y&
1:&
1[&
1C&
1^$
1Z$
1>%
1\$
1\&
1e$
1Z&
1]$
08&
1k$
1V$
1u!
14"
15#
0|"
1A"
1)#
1!$
07&
0@&
0A%
1?%
0#&
1*#
0?&
#250000
0!
0n
0\!
0]!
#260000
1!
1n
1\!
1]!
1K$
1v!
0L$
0:$
11%
1:%
0J&
09%
0t!
1_!
1~!
0^!
1d!
1l!
0r!
1w!
1|!
0""
0#$
0+#
0q#
1)%
1p$
0_$
0f$
1c$
0a$
0n$
0&%
1'%
1t!
0_!
1y!
0u!
1!"
1$"
1h"
0s!
0]"
1}!
1j"
1##
0#"
0(%
0'%
0y!
1Y$
0^$
0>%
0\$
1]&
1b$
01&
0X$
1u!
1z!
1(%
04"
1>"
0A"
1/#
05#
0z!
0;&
1A%
0B%
1#&
10#
1"$
02&
0=%
1q#
02#
1#$
1$$
0)%
13#
09#
0}$
1:#
0>#
0|$
1?#
0C#
0{$
1D#
0S#
0z$
1T#
0h#
0y$
1i#
0o#
0x$
1p#
0w$
#270000
0!
0n
0\!
0]!
#280000
1!
1n
1\!
1]!
1L$
1:$
01%
0:%
0~!
1^!
0d!
1e!
0l!
1r!
0w!
0|!
1""
0#$
1f"
1+#
0q#
12#
1)%
0p$
1_$
1f$
0c$
1a$
0l$
1n$
1&%
03#
19#
1g"
0t!
1_!
0!"
0$"
0h"
1%"
1s!
1]"
0}!
0j"
0##
1#"
1:"
0m"
06#
1'%
1}$
1y!
0:#
1>#
18&
0k$
0Y$
1^$
1>%
1\$
0]&
0b$
0V$
11&
1X$
0u!
1|$
0(%
0>"
1A"
0/#
1;"
0!$
0?#
1C#
1z!
1{$
17&
0C%
1;&
0A%
1B%
0D#
1S#
1B"
00#
0"$
1z$
0T#
1h#
12&
1=%
1y$
1q#
1#$
0f"
0$$
0i#
1o#
1x$
0)%
0p#
0g"
1w$
#290000
0!
0n
0\!
0]!
#300000
1!
1n
1\!
1]!
0K$
0v!
1{!
0L$
1J$
1,#
0>&
08%
1:%
0K&
1J&
19%
1t!
0_!
0y!
1`!
1~!
0^!
1q!
0r!
1("
18"
1-#
0=&
0i$
0Q$
1c$
0d$
0&%
1(%
0'%
0t!
1'"
1y!
0`!
1u!
0z!
1!"
19"
1%$
1.#
0(%
0$%
1'%
0'"
0<&
0g$
09&
0u!
1*"
1z!
1$%
0;"
1&$
1/#
0*"
0;&
0[$
1C%
0B"
1)$
#310000
0!
0n
0\!
0]!
#320000
1!
1n
1\!
1]!
1L$
1*$
0u$
0:%
0~!
1^!
1c!
1d!
0e!
0q!
0""
0("
08"
1i$
1Q$
1p$
1d$
1l$
0n$
0m$
1&%
1t
1t!
0!"
12"
1$"
1h"
0%"
0s!
0]"
0#"
0:"
09"
0%$
0'%
1Q
1g$
19&
1k$
1Y$
1]&
1b$
1V$
01&
0X$
0W$
1u!
17"
0A"
0/#
1u#
0&$
1[$
0.&
1;&
1A%
0D%
0o!
0z!
1!"
1*"
#330000
0!
0n
0\!
0]!
#340000
1!
1n
1\!
1]!
1K$
0G$
1k!
0p!
1v!
0{!
0J$
1I$
07%
18%
1K&
0J&
1I&
0H&
15%
09%
0t!
1_!
0j!
0y!
1'"
0c!
0d!
1q!
0d$
1n$
1m$
0$%
1(%
1%%
1'%
1y!
02"
0$"
0h"
0(%
11&
1X$
1W$
14"
0u#
1.&
0#&
0u!
1z!
0!"
#350000
0!
0n
0\!
0]!
#360000
1!
1n
1\!
1]!
0K$
0v!
1{!
0L$
1J$
08%
1:%
0K&
1J&
19%
1t!
0_!
1]"
1s!
0y!
1`!
1~!
0^!
1d!
1e!
0q!
1w!
1|!
0_$
0f$
1d$
0l$
0n$
0&%
1(%
0b$
0]&
0'%
0t!
0'"
1a!
1y!
0`!
1u!
07"
1A"
1/#
0z!
1!"
1$"
1h"
1%"
0s!
0]"
1x!
1S"
1}!
1j"
1##
0(%
1$%
1'%
1'"
0a!
1b!
0^$
0>%
0\$
0\&
0e$
1]&
1b$
0V$
01&
0X$
0;&
0A%
1D%
0u!
0*"
1z!
0"%
0$%
1&"
04"
1u#
0*#
0.#
0A"
0b!
1*"
1g!
1"%
1A%
1<&
1?&
0.&
1#&
0-&
0*"
0/#
0g!
1;&
#370000
0!
0n
0\!
0]!
#380000
1!
1n
1\!
1]!
0k!
1L$
0I$
17%
0:%
1H&
0~!
1^!
0w!
0|!
0'"
0d!
0e!
1l$
1n$
1$%
1_$
1f$
1&%
1t!
0x!
0S"
0}!
0j"
0##
0$"
0h"
0%"
0'%
1V$
11&
1X$
1^$
1>%
1\$
1\&
1e$
0z!
1*#
1.#
0!"
17"
0&"
14"
0u#
1.&
0#&
1-&
0D%
0<&
0?&
1u!
1z!
#390000
0!
0n
0\!
0]!
#400000
1!
1n
1\!
1]!
1K$
1v!
0L$
1:%
0J&
09%
0t!
1_!
1~!
0^!
1m!
1""
1+"
18"
0i$
0j$
0p$
0`$
0&%
1'%
1t!
0_!
0y!
1`!
0u!
1!"
1n!
1##
1R#
1#"
1m"
16#
1,"
1g#
19"
1q"
1(%
0'%
1'"
1y!
0`!
06&
09&
0Y&
0:&
08&
0Y$
0Z&
0^$
0]$
1u!
0z!
0(%
0$%
07"
0)#
0-#
15#
1r"
0'"
1*"
1z!
1$%
0U&
1=&
1@&
1D%
0*#
0.#
0*"
1<&
1?&
#410000
0!
0n
0\!
0]!
#420000
1!
1n
1\!
1]!
1L$
0:$
11%
0:%
0~!
1^!
1e!
0+"
0#$
0+#
0q#
1)%
1j$
0l$
1&%
0t!
1_!
0!"
1%"
1:"
0m"
06#
0,"
0q"
0g#
1%$
1'%
0y!
1`!
0g$
1Y&
16&
1:&
18&
0k$
0V$
0u!
1(%
04"
05#
0r"
1&$
1+$
1'"
0z!
0$%
0[$
1U&
1#&
1*"
#430000
0!
0n
0\!
0]!
#440000
1!
1n
1\!
1]!
0K$
1k!
0v!
0{!
0L$
0J$
1I$
0P$
1t$
07%
18%
1:%
1K&
1J&
0H&
19%
1t!
0_!
09"
1y!
0`!
1~!
0^!
0m!
0""
08"
0'"
1a!
1c!
0e!
0%$
0,$
0/$
00$
01$
1g$
1l$
0m$
1$%
1i$
1p$
1`$
0&%
0(%
19&
0'%
1b!
0t!
1'"
0a!
0y!
1u!
1;"
1z!
1!"
0n!
0##
0R#
0#"
0*"
12"
0%"
0:"
1m"
0&$
0+$
1(%
0$%
1'%
0"%
0b!
1[$
08&
1k$
1V$
0W$
1Y$
1Z&
1^$
1]$
0C%
0!!
0"!
0#!
0&!
1g!
0u!
1*"
0z!
1"%
17"
1)#
1-#
1i"
15#
0;"
1!$
0)
0&
0%
0$
0g!
07&
1C%
00&
0=&
0@&
0D%
1*#
1.#
1r#
0;%
0<&
0?&
1s#
#450000
0!
0n
0\!
0]!
#460000
1!
1n
1\!
1]!
1L$
1t#
0/&
0:%
0~!
1^!
0c!
1d!
1e!
1q!
1""
1("
0Q$
0p$
0d$
0l$
0n$
1m$
1&%
1t!
0!"
02"
1$"
1h"
1%"
1s!
1]"
1#"
0m"
1)"
1H"
0'%
0[&
0C&
18&
0Y$
0]&
0b$
0V$
01&
0X$
1W$
1u!
1/#
1&"
13"
0i"
05#
1u#
0!$
07"
0*#
0.#
1<&
1?&
1D%
17&
0.&
10&
0<%
0-&
0;&
0r#
0/#
1;&
1;%
#470000
0!
0n
0\!
0]!
#480000
1!
1n
1\!
1]!
1K$
1v!
0L$
1:%
0J&
09%
0t!
1_!
0]"
0s!
1~!
0^!
1c!
0d!
0e!
1m!
0q!
1r!
0("
1Q$
0c$
1d$
0`$
1l$
1n$
0m$
0&%
1b$
1]&
1'%
1t!
0_!
1y!
0u!
12"
0$"
0h"
1f!
0%"
1n!
1##
1R#
0)"
0H"
0(%
0'%
0y!
1[&
1C&
0Z&
0^$
0]$
1V$
11&
1X$
0W$
1(%
1o!
0)#
0-#
0*"
1*#
1.#
0<&
0?&
1=&
1@&
0*#
0.#
1<&
1?&
#490000
0!
0n
0\!
0]!
#500000
1!
1n
1\!
1]!
0K$
1G$
0k!
1p!
0v!
0I$
17%
1J&
0I&
1H&
05%
19%
0t!
0m!
1w!
1|!
1j!
1l!
1("
1+"
18"
0'"
0c!
1e!
1s!
1]"
1p"
0h$
0]&
0b$
0l$
1m$
1$%
0i$
0j$
0Q$
0a$
0%%
0_$
0f$
1`$
1'%
1x!
1S"
1}!
1j"
1z"
1)"
1H"
1,"
1g#
19"
02"
0f!
1%"
1:"
1u!
1{"
1~#
0S$
0@%
0k$
0V$
1W$
09&
0Y&
0:&
0[&
0C&
0Z$
0>%
0\$
0\&
0e$
1z!
1!"
1*"
10"
1|#
0&"
0u#
1|"
0?%
1.&
1-&
0u!
0z!
0*"
00"
0|#
#510000
0!
0n
0\!
0]!
#520000
1!
1n
1\!
1]!
1L$
0:%
0~!
1^!
0e!
0l!
0w!
0|!
0("
0+"
08"
0p"
1h$
1i$
1j$
1Q$
1_$
1f$
1a$
1l$
1&%
1t!
0!"
0%"
0:"
1m"
16#
0n!
0R#
0x!
0S"
0}!
0j"
0z"
0##
0)"
0H"
0,"
0g#
09"
0{"
0~#
0'%
1S$
1@%
19&
1Y&
1:&
1[&
1C&
1^$
1Z$
1>%
1\$
1\&
1e$
1Z&
1]$
08&
1k$
1V$
1u!
14"
15#
0|"
1A"
1)#
1-#
1!$
07&
0=&
0@&
0A%
1?%
0#&
1*#
1.#
0<&
0?&
1/#
0;&
10#
1"$
02&
0=%
1q#
02#
1#$
1$$
0)%
13#
09#
0}$
1:#
0>#
0|$
1?#
0C#
0{$
1D#
0S#
0z$
1T#
0h#
0y$
1i#
0o#
0x$
1p#
0w$
#530000
0!
0n
0\!
0]!
#540000
1!
1n
1\!
1]!
1K$
1v!
0L$
1:$
01%
1:%
0J&
09%
0t!
1_!
1~!
0^!
1d!
1l!
0r!
1w!
1|!
0""
0#$
1f"
1+#
0q#
12#
1)%
1p$
0_$
0f$
1c$
0a$
0n$
0&%
1'%
03#
19#
1g"
1t!
0_!
1y!
0u!
1!"
1$"
1h"
0s!
0]"
1}!
1j"
1##
0#"
0(%
0'%
1}$
0y!
0:#
1>#
1Y$
0^$
0>%
0\$
1]&
1b$
01&
0X$
1u!
1z!
1|$
1(%
04"
1>"
0A"
05#
0?#
1C#
0z!
1{$
1A%
0B%
1#&
0D#
1S#
1z$
0T#
1h#
1y$
0i#
1o#
1x$
0p#
1w$
#550000
0!
0n
0\!
0]!
#560000
1!
1n
1\!
1]!
1L$
19$
0:$
11%
00%
0:%
0~!
1^!
0d!
1e!
0l!
1r!
0w!
0|!
1""
0g"
17#
13#
1#$
0f"
0+#
1q#
02#
0)%
0}$
0p$
1_$
1f$
0c$
1a$
0l$
1n$
1&%
03#
1g"
07#
18#
0t!
1_!
0!"
0$"
0h"
1%"
1s!
1]"
0}!
0j"
0##
1#"
1:"
0m"
06#
1'%
1}$
1y!
08#
18&
0k$
0Y$
1^$
1>%
1\$
0]&
0b$
0V$
11&
1X$
0u!
0(%
0>"
1A"
1;"
0!$
1z!
17&
0C%
0A%
1B%
1B"
00#
0"$
12&
1=%
0q#
12#
0#$
0$$
1)%
13#
0}$
#570000
0!
0n
0\!
0]!
#580000
1!
1n
1\!
1]!
0K$
0v!
1{!
0L$
1J$
1^"
0,#
1>&
0|%
08%
1:%
0K&
1J&
19%
1t!
0_!
0y!
1`!
1~!
0^!
1q!
0r!
1("
18"
1_"
0-#
1=&
0{%
0i$
0Q$
1c$
0d$
0&%
1(%
0'%
0t!
1'"
1y!
0`!
1u!
0z!
1!"
19"
1%$
1c"
0.#
0(%
0$%
1'%
0'"
1<&
0z%
0g$
09&
0u!
1*"
1z!
1$%
0;"
1&$
1d"
0/#
0*"
1;&
0y%
0[$
1C%
0B"
0)$
#590000
0!
0n
0\!
0]!
#600000
1!
1n
1\!
1]!
1L$
0*$
1u$
0:%
0~!
1^!
1c!
1d!
0e!
0q!
0""
0("
08"
1i$
1Q$
1p$
1d$
1l$
0n$
0m$
1&%
0t
1t!
0!"
12"
1$"
1h"
0%"
0s!
0]"
0#"
0:"
09"
0%$
0'%
0Q
1g$
19&
1k$
1Y$
1]&
1b$
1V$
01&
0X$
0W$
1u!
17"
0A"
0c"
1u#
0&$
1[$
0.&
1z%
1A%
0D%
0d"
0o!
0z!
1!"
1*"
1y%
#610000
0!
0n
0\!
0]!
#620000
1!
1n
1\!
1]!
1K$
0G$
1k!
0p!
1v!
0{!
0J$
1I$
07%
18%
1K&
0J&
1I&
0H&
15%
09%
0t!
1_!
0j!
0y!
1'"
0c!
0d!
1q!
0d$
1n$
1m$
0$%
1(%
1%%
1'%
1y!
02"
0$"
0h"
0(%
11&
1X$
1W$
14"
0u#
1.&
0#&
0u!
1z!
0!"
#630000
0!
0n
0\!
0]!
#640000
1!
1n
1\!
1]!
0K$
0v!
1{!
0L$
1J$
08%
1:%
0K&
1J&
19%
1t!
0_!
1]"
1s!
0y!
1`!
1~!
0^!
1d!
1e!
0q!
1w!
1|!
0_$
0f$
1d$
0l$
0n$
0&%
1(%
0b$
0]&
0'%
0t!
0'"
1a!
1y!
0`!
1u!
07"
1A"
1c"
0z!
1!"
1$"
1h"
1%"
0s!
0]"
1x!
1S"
1}!
1j"
1##
0(%
1$%
1'%
1'"
0a!
1b!
0^$
0>%
0\$
0\&
0e$
1]&
1b$
0V$
01&
0X$
0z%
0A%
1D%
0u!
0*"
1z!
0"%
0$%
1d"
1&"
04"
1u#
0c"
0*#
0A"
0_"
1/#
0b!
1*"
1g!
1"%
0;&
1{%
1A%
1?&
1z%
0.&
1#&
0-&
0y%
0*"
0d"
0/#
0g!
1;&
1y%
#650000
0!
0n
0\!
0]!
#660000
1!
1n
1\!
1]!
0k!
1L$
0I$
17%
0:%
1H&
0~!
1^!
0w!
0|!
0'"
0d!
0e!
1l$
1n$
1$%
1_$
1f$
1&%
1t!
0x!
0S"
0}!
0j"
0##
0$"
0h"
0%"
0'%
1V$
11&
1X$
1^$
1>%
1\$
1\&
1e$
0z!
1*#
0!"
17"
1_"
0&"
14"
0u#
1.&
0#&
1-&
0{%
0D%
0?&
1u!
1z!
#670000
0!
0n
0\!
0]!
#680000
1!
1n
1\!
1]!
1K$
1v!
0L$
1:%
0J&
09%
0t!
1_!
1~!
0^!
1m!
1""
1+"
18"
0i$
0j$
0p$
0`$
0&%
1'%
1t!
0_!
0y!
1`!
0u!
1!"
1n!
1##
1R#
1#"
1m"
16#
1,"
1g#
19"
1q"
1(%
0'%
1'"
1y!
0`!
06&
09&
0Y&
0:&
08&
0Y$
0Z&
0^$
0]$
1u!
0z!
0(%
0$%
07"
0)#
15#
1r"
0'"
1*"
1z!
1$%
0U&
1@&
1D%
0*#
0*"
1?&
#690000
0!
0n
0\!
0]!
#700000
1!
1n
1\!
1]!
1L$
09$
10%
0:%
0~!
1^!
1e!
0+"
0g"
03#
1}$
1j$
0l$
1&%
0t!
1_!
0!"
1%"
1:"
0m"
06#
0,"
0q"
0g#
1%$
1'%
0y!
1`!
0g$
1Y&
16&
1:&
18&
0k$
0V$
0u!
1(%
04"
05#
0r"
1&$
1+$
1'"
0z!
0$%
0[$
1U&
1#&
1*"
#710000
0!
0n
0\!
0]!
#720000
1!
1n
1\!
1]!
0K$
1k!
0v!
0{!
0L$
0J$
1I$
07%
18%
1:%
1K&
1J&
0H&
19%
1t!
0_!
09"
1y!
0`!
1~!
0^!
0m!
0""
08"
0'"
1a!
1c!
0e!
0%$
1g$
1l$
0m$
1$%
1i$
1p$
1`$
0&%
0(%
19&
0'%
1b!
0t!
1'"
0a!
0y!
1u!
1;"
1z!
1!"
0n!
0##
0R#
0#"
0*"
12"
0%"
0:"
1m"
0&$
0+$
1(%
0$%
1'%
0"%
0b!
1[$
08&
1k$
1V$
0W$
1Y$
1Z&
1^$
1]$
0C%
1g!
0u!
1*"
0z!
1"%
17"
1)#
03"
1i"
15#
0;"
1!$
0g!
07&
1C%
00&
1<%
0@&
0D%
1*#
0s#
1r#
0;%
0?&
1s#
#730000
0!
0n
0\!
0]!
#740000
1!
1n
1\!
1]!
1L$
0:%
0~!
1^!
0c!
1d!
1e!
1q!
1""
1("
0Q$
0p$
0d$
0l$
0n$
1m$
1&%
1t!
0!"
02"
1$"
1h"
1%"
1s!
1]"
1#"
0m"
1)"
1H"
0'%
0[&
0C&
18&
0Y$
0]&
0b$
0V$
01&
0X$
1W$
1u!
1&"
13"
0i"
05#
1u#
0!$
07"
0*#
1?&
1D%
17&
0.&
10&
0<%
0-&
0r#
1;%
#750000
0!
0n
0\!
0]!
#760000
1!
1n
1\!
1]!
1K$
1v!
0L$
1:%
0J&
09%
0t!
1_!
0]"
0s!
1~!
0^!
1c!
0d!
0e!
1m!
0q!
1r!
0("
1Q$
0c$
1d$
0`$
1l$
1n$
0m$
0&%
1b$
1]&
1'%
1t!
0_!
1y!
0u!
12"
0$"
0h"
1f!
0%"
1n!
1##
1R#
0)"
0H"
0(%
0'%
0y!
1[&
1C&
0Z&
0^$
0]$
1V$
11&
1X$
0W$
1(%
1o!
0)#
0*"
1*#
0?&
1@&
0*#
1?&
#770000
0!
0n
0\!
0]!
#780000
1!
1n
1\!
1]!
0K$
1G$
0k!
1p!
0v!
0I$
17%
1J&
0I&
1H&
05%
19%
0t!
0m!
1w!
1|!
1j!
1l!
1("
1+"
18"
0'"
0c!
1e!
1s!
1]"
1p"
0h$
0]&
0b$
0l$
1m$
1$%
0i$
0j$
0Q$
0a$
0%%
0_$
0f$
1`$
1'%
1x!
1S"
1}!
1j"
1z"
1)"
1H"
1,"
1g#
19"
02"
0f!
1%"
1:"
1u!
1c"
1{"
1~#
0S$
0@%
0z%
0k$
0V$
1W$
09&
0Y&
0:&
0[&
0C&
0Z$
0>%
0\$
0\&
0e$
1z!
1!"
0_"
1*"
0c"
10"
1|#
0&"
0u#
1|"
0?%
1.&
1-&
1z%
1{%
0u!
0z!
0*"
00"
0|#
#790000
0!
0n
0\!
0]!
#800000
1!
1n
1\!
1]!
1L$
0:%
0~!
1^!
0e!
0l!
0w!
0|!
0("
0+"
08"
0p"
1h$
1i$
1j$
1Q$
1_$
1f$
1a$
1l$
1&%
1t!
0!"
0%"
0:"
1m"
16#
0n!
0R#
0x!
0S"
0}!
0j"
0z"
0##
0)"
0H"
0,"
0g#
09"
0{"
0~#
0'%
1S$
1@%
19&
1Y&
1:&
1[&
1C&
1^$
1Z$
1>%
1\$
1\&
1e$
1Z&
1]$
08&
1k$
1V$
1u!
14"
15#
1_"
0|"
1A"
1)#
1!$
07&
0@&
0A%
1?%
0{%
0#&
1c"
1*#
0?&
0z%
1d"
0y%
1e"
0x%
1g"
13#
09#
14#
0}$
1:#
0>#
0|$
1?#
0C#
0{$
1D#
0S#
0z$
1T#
0h#
0y$
1i#
0o#
0x$
1p#
0w$
#810000
0!
0n
0\!
0]!
#820000
1!
1n
1\!
1]!
1K$
1v!
0L$
19$
00%
1:%
0J&
09%
0t!
1_!
1~!
0^!
1d!
1l!
0r!
1w!
1|!
0""
0g"
17#
03#
19#
1}$
1p$
0_$
0f$
1c$
0a$
0n$
0&%
1'%
0:#
1>#
18#
1t!
0_!
1y!
0u!
1!"
1$"
1h"
0s!
0]"
1}!
1j"
1##
0#"
0(%
0'%
1|$
0y!
0?#
1C#
1Y$
0^$
0>%
0\$
1]&
1b$
01&
0X$
1u!
1z!
1{$
1(%
04"
0c"
1>"
0A"
0_"
1/#
05#
0D#
1S#
0z!
1z$
0;&
1{%
1A%
0B%
1z%
1#&
0T#
1h#
0d"
10#
1"$
1y$
0i#
1o#
02&
0=%
1y%
1x$
0e"
1q#
02#
1#$
1$$
0p#
1w$
0)%
1x%
13#
09#
1g"
07#
03#
19#
04#
0}$
1:#
0>#
1}$
0:#
1>#
08#
0|$
1?#
0C#
1|$
0?#
1C#
0{$
1D#
0S#
1{$
0D#
1S#
0z$
1T#
0h#
1z$
0T#
1h#
0y$
1i#
0o#
1y$
0i#
1o#
0x$
1p#
1x$
0p#
0w$
1w$
#830000
0!
0n
0\!
0]!
#840000
1!
1n
1\!
1]!
1L$
1:$
01%
0:%
0~!
1^!
0d!
1e!
0l!
1r!
0w!
0|!
1""
0#$
1f"
1+#
0q#
12#
1)%
0p$
1_$
1f$
0c$
1a$
0l$
1n$
1&%
13#
0g"
17#
0t!
1_!
0!"
0$"
0h"
1%"
1s!
1]"
0}!
0j"
0##
1#"
1:"
0m"
06#
1'%
0}$
1y!
18#
18&
0k$
0Y$
1^$
1>%
1\$
0]&
0b$
0V$
11&
1X$
0u!
0(%
0>"
1A"
1_"
0/#
1;"
0!$
1z!
17&
0C%
1;&
0{%
0A%
1B%
1c"
1B"
00#
0"$
12&
1=%
0z%
1d"
1q#
1#$
0f"
0$$
0)%
0y%
1g"
07#
08#
#850000
0!
0n
0\!
0]!
#860000
1!
1n
1\!
1]!
0K$
0v!
1{!
0L$
1J$
1,#
0>&
08%
1:%
0K&
1J&
19%
1t!
0_!
0y!
1`!
1~!
0^!
1q!
0r!
1("
18"
1-#
0=&
0i$
0Q$
1c$
0d$
0&%
1(%
0'%
0t!
1'"
1y!
0`!
1u!
0z!
1!"
19"
1%$
1.#
0(%
0$%
1'%
0'"
0<&
0g$
09&
0u!
1*"
1z!
1$%
0;"
1&$
1/#
0*"
0;&
0[$
1C%
0B"
1)$
#870000
0!
0n
0\!
0]!
#880000
1!
1n
1\!
1]!
1L$
1*$
0u$
0:%
0~!
1^!
1c!
1d!
0e!
0q!
0""
0("
08"
1i$
1Q$
1p$
1d$
1l$
0n$
0m$
1&%
1t
1t!
0!"
12"
1$"
1h"
0%"
0s!
0]"
0#"
0:"
09"
0%$
0'%
1Q
1g$
19&
1k$
1Y$
1]&
1b$
1V$
01&
0X$
0W$
1u!
17"
0A"
0c"
0/#
1u#
0&$
1[$
0.&
1;&
1z%
1A%
0D%
0d"
0o!
0z!
1!"
1*"
1y%
#890000
0!
0n
0\!
0]!
#900000
1!
1n
1\!
1]!
1K$
0G$
1k!
0p!
1v!
0{!
0J$
1I$
07%
18%
1K&
0J&
1I&
0H&
15%
09%
0t!
1_!
0j!
0y!
1'"
0c!
0d!
1q!
0d$
1n$
1m$
0$%
1(%
1%%
1'%
1y!
02"
0$"
0h"
0(%
11&
1X$
1W$
14"
0u#
1.&
0#&
0u!
1z!
0!"
#910000
0!
0n
0\!
0]!
#920000
1!
1n
1\!
1]!
0K$
0v!
1{!
0L$
1J$
08%
1:%
0K&
1J&
19%
1t!
0_!
1]"
1s!
0y!
1`!
1~!
0^!
1d!
1e!
0q!
1w!
1|!
0_$
0f$
1d$
0l$
0n$
0&%
1(%
0b$
0]&
0'%
0t!
0'"
1a!
1y!
0`!
1u!
07"
1A"
1c"
1/#
0z!
1!"
1$"
1h"
1%"
0s!
0]"
1x!
1S"
1}!
1j"
1##
0(%
1$%
1'%
1'"
0a!
1b!
0^$
0>%
0\$
0\&
0e$
1]&
1b$
0V$
01&
0X$
0;&
0z%
0A%
1D%
0u!
0*"
1z!
0"%
0$%
1d"
1&"
04"
1u#
0c"
0*#
0.#
0A"
0_"
0b!
1*"
1g!
1"%
1{%
1A%
1<&
1?&
1z%
0.&
1#&
0-&
0y%
0*"
0d"
0/#
0g!
1;&
1y%
#930000
0!
0n
0\!
0]!
#940000
1!
1n
1\!
1]!
0k!
1L$
0I$
17%
0:%
1H&
0~!
1^!
0w!
0|!
0'"
0d!
0e!
1l$
1n$
1$%
1_$
1f$
1&%
1t!
0x!
0S"
0}!
0j"
0##
0$"
0h"
0%"
0'%
1V$
11&
1X$
1^$
1>%
1\$
1\&
1e$
0z!
1*#
1.#
0!"
17"
1_"
0&"
14"
0u#
1.&
0#&
1-&
0{%
0D%
0<&
0?&
1u!
1z!
#950000
0!
0n
0\!
0]!
#960000
1!
1n
1\!
1]!
1K$
1v!
0L$
1:%
0J&
09%
0t!
1_!
1~!
0^!
1m!
1""
1+"
18"
0i$
0j$
0p$
0`$
0&%
1'%
1t!
0_!
0y!
1`!
0u!
1!"
1n!
1##
1R#
1#"
1m"
16#
1,"
1g#
19"
1q"
1(%
0'%
1'"
1y!
0`!
06&
09&
0Y&
0:&
08&
0Y$
0Z&
0^$
0]$
1u!
0z!
0(%
0$%
07"
0)#
0-#
15#
1r"
0'"
1*"
1z!
1$%
0U&
1=&
1@&
1D%
0*#
0.#
0*"
1<&
1?&
#970000
0!
0n
0\!
0]!
#980000
1!
1n
1\!
1]!
1L$
09$
0:$
11%
10%
0:%
0~!
1^!
1e!
0+"
0g"
03#
0#$
0+#
0q#
1)%
1}$
1j$
0l$
1&%
0t!
1_!
0!"
1%"
1:"
0m"
06#
0,"
0q"
0g#
1%$
1'%
0y!
1`!
0g$
1Y&
16&
1:&
18&
0k$
0V$
0u!
1(%
04"
05#
0r"
1&$
1+$
1'"
0z!
0$%
0[$
1U&
1#&
1*"
#990000
0!
0n
0\!
0]!
#1000000
