DECL|ENET_ActiveReadMultiRing|function|static inline void ENET_ActiveReadMultiRing(ENET_Type *base)
DECL|ENET_ActiveRead|function|static inline void ENET_ActiveRead(ENET_Type *base)
DECL|ENET_BD_FTYPE|macro|ENET_BD_FTYPE
DECL|ENET_BUFFDESCRIPTOR_RX_BROADCAST_MASK|macro|ENET_BUFFDESCRIPTOR_RX_BROADCAST_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_COLLISION_MASK|macro|ENET_BUFFDESCRIPTOR_RX_COLLISION_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_CRC_MASK|macro|ENET_BUFFDESCRIPTOR_RX_CRC_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_EMPTY_MASK|macro|ENET_BUFFDESCRIPTOR_RX_EMPTY_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_ERR_MASK|macro|ENET_BUFFDESCRIPTOR_RX_ERR_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_EXT_ERR_MASK|macro|ENET_BUFFDESCRIPTOR_RX_EXT_ERR_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_INTERRUPT_MASK|macro|ENET_BUFFDESCRIPTOR_RX_INTERRUPT_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_IPHEADCHECKSUM_MASK|macro|ENET_BUFFDESCRIPTOR_RX_IPHEADCHECKSUM_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_IPV4_MASK|macro|ENET_BUFFDESCRIPTOR_RX_IPV4_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_IPV6_MASK|macro|ENET_BUFFDESCRIPTOR_RX_IPV6_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_LAST_MASK|macro|ENET_BUFFDESCRIPTOR_RX_LAST_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_LENVLIOLATE_MASK|macro|ENET_BUFFDESCRIPTOR_RX_LENVLIOLATE_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_MACERR_MASK|macro|ENET_BUFFDESCRIPTOR_RX_MACERR_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_MISS_MASK|macro|ENET_BUFFDESCRIPTOR_RX_MISS_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_MULTICAST_MASK|macro|ENET_BUFFDESCRIPTOR_RX_MULTICAST_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_NOOCTET_MASK|macro|ENET_BUFFDESCRIPTOR_RX_NOOCTET_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_OVERRUN_MASK|macro|ENET_BUFFDESCRIPTOR_RX_OVERRUN_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_PHYERR_MASK|macro|ENET_BUFFDESCRIPTOR_RX_PHYERR_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_PROTOCOLCHECKSUM_MASK|macro|ENET_BUFFDESCRIPTOR_RX_PROTOCOLCHECKSUM_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_SOFTOWNER1_MASK|macro|ENET_BUFFDESCRIPTOR_RX_SOFTOWNER1_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_SOFTOWNER2_Mask|macro|ENET_BUFFDESCRIPTOR_RX_SOFTOWNER2_Mask
DECL|ENET_BUFFDESCRIPTOR_RX_TRUNC_MASK|macro|ENET_BUFFDESCRIPTOR_RX_TRUNC_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_UNICAST_MASK|macro|ENET_BUFFDESCRIPTOR_RX_UNICAST_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_VLAN_MASK|macro|ENET_BUFFDESCRIPTOR_RX_VLAN_MASK
DECL|ENET_BUFFDESCRIPTOR_RX_WRAP_MASK|macro|ENET_BUFFDESCRIPTOR_RX_WRAP_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_ERR_MASK|macro|ENET_BUFFDESCRIPTOR_TX_ERR_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_EXCCOLLISIONERR_MASK|macro|ENET_BUFFDESCRIPTOR_TX_EXCCOLLISIONERR_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_FRAMEERR_MASK|macro|ENET_BUFFDESCRIPTOR_TX_FRAMEERR_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_FRAMETYPE_MASK|macro|ENET_BUFFDESCRIPTOR_TX_FRAMETYPE_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_FRAMETYPE_SHIFT|macro|ENET_BUFFDESCRIPTOR_TX_FRAMETYPE_SHIFT
DECL|ENET_BUFFDESCRIPTOR_TX_INTERRUPT_MASK|macro|ENET_BUFFDESCRIPTOR_TX_INTERRUPT_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_LAST_MASK|macro|ENET_BUFFDESCRIPTOR_TX_LAST_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_LATECOLLISIONERR_MASK|macro|ENET_BUFFDESCRIPTOR_TX_LATECOLLISIONERR_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_OVERFLOWERR_MASK|macro|ENET_BUFFDESCRIPTOR_TX_OVERFLOWERR_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_READY_MASK|macro|ENET_BUFFDESCRIPTOR_TX_READY_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_SOFTOWENER1_MASK|macro|ENET_BUFFDESCRIPTOR_TX_SOFTOWENER1_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_SOFTOWENER2_MASK|macro|ENET_BUFFDESCRIPTOR_TX_SOFTOWENER2_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_TIMESTAMPERR_MASK|macro|ENET_BUFFDESCRIPTOR_TX_TIMESTAMPERR_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_TIMESTAMP_MASK|macro|ENET_BUFFDESCRIPTOR_TX_TIMESTAMP_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_TRANMITCRC_MASK|macro|ENET_BUFFDESCRIPTOR_TX_TRANMITCRC_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_UNDERFLOWERR_MASK|macro|ENET_BUFFDESCRIPTOR_TX_UNDERFLOWERR_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_USETXLAUNCHTIME_MASK|macro|ENET_BUFFDESCRIPTOR_TX_USETXLAUNCHTIME_MASK
DECL|ENET_BUFFDESCRIPTOR_TX_WRAP_MASK|macro|ENET_BUFFDESCRIPTOR_TX_WRAP_MASK
DECL|ENET_ClearInterruptStatus|function|static inline void ENET_ClearInterruptStatus(ENET_Type *base, uint32_t mask)
DECL|ENET_DisableInterrupts|function|static inline void ENET_DisableInterrupts(ENET_Type *base, uint32_t mask)
DECL|ENET_ERR_INTERRUPT|macro|ENET_ERR_INTERRUPT
DECL|ENET_ERR_INTERRUPT|macro|ENET_ERR_INTERRUPT
DECL|ENET_EnableInterrupts|function|static inline void ENET_EnableInterrupts(ENET_Type *base, uint32_t mask)
DECL|ENET_EnableSleepMode|function|static inline void ENET_EnableSleepMode(ENET_Type *base, bool enable)
DECL|ENET_FIFO_MIN_RX_FULL|macro|ENET_FIFO_MIN_RX_FULL
DECL|ENET_FRAME_MAX_FRAMELEN|macro|ENET_FRAME_MAX_FRAMELEN
DECL|ENET_GetAccelFunction|function|static inline void ENET_GetAccelFunction(ENET_Type *base, uint32_t *txAccelOption, uint32_t *rxAccelOption)
DECL|ENET_GetInterruptStatus|function|static inline uint32_t ENET_GetInterruptStatus(ENET_Type *base)
DECL|ENET_GetSMI|function|static inline bool ENET_GetSMI(ENET_Type *base)
DECL|ENET_PHY_MAXADDRESS|macro|ENET_PHY_MAXADDRESS
DECL|ENET_Ptp1588ClearChannelStatus|function|static inline void ENET_Ptp1588ClearChannelStatus(ENET_Type *base, enet_ptp_timer_channel_t channel)
DECL|ENET_Ptp1588GetChannelStatus|function|static inline bool ENET_Ptp1588GetChannelStatus(ENET_Type *base, enet_ptp_timer_channel_t channel)
DECL|ENET_Ptp1588SetChannelCmpValue|function|static inline void ENET_Ptp1588SetChannelCmpValue(ENET_Type *base, enet_ptp_timer_channel_t channel, uint32_t cmpValue)
DECL|ENET_Ptp1588SetChannelMode|function|static inline void ENET_Ptp1588SetChannelMode(ENET_Type *base, enet_ptp_timer_channel_t channel, enet_ptp_timer_channel_mode_t mode, bool intEnable)
DECL|ENET_Ptp1588SetChannelOutputPulseWidth|function|static inline void ENET_Ptp1588SetChannelOutputPulseWidth( ENET_Type *base, enet_ptp_timer_channel_t channel, bool isOutputLow, uint8_t pulseWidth, bool intEnable)
DECL|ENET_Ptp1588StopTimer|function|static inline void ENET_Ptp1588StopTimer(ENET_Type *base)
DECL|ENET_RX_INTERRUPT|macro|ENET_RX_INTERRUPT
DECL|ENET_RX_INTERRUPT|macro|ENET_RX_INTERRUPT
DECL|ENET_RX_MIN_BUFFERSIZE|macro|ENET_RX_MIN_BUFFERSIZE
DECL|ENET_ReadSMIData|function|static inline uint32_t ENET_ReadSMIData(ENET_Type *base)
DECL|ENET_Reset|function|static inline void ENET_Reset(ENET_Type *base)
DECL|ENET_SetRGMIIClockDelay|function|static inline void ENET_SetRGMIIClockDelay(ENET_Type *base, bool txEnabled, bool rxEnabled)
DECL|ENET_TS_INTERRUPT|macro|ENET_TS_INTERRUPT
DECL|ENET_TX_INTERRUPT|macro|ENET_TX_INTERRUPT
DECL|ENET_TX_INTERRUPT|macro|ENET_TX_INTERRUPT
DECL|FSL_ENET_DRIVER_VERSION|macro|FSL_ENET_DRIVER_VERSION
DECL|FSL_FEATURE_ENET_QUEUE|macro|FSL_FEATURE_ENET_QUEUE
DECL|_FSL_ENET_H_|macro|_FSL_ENET_H_
DECL|_enet_avb_config|struct|typedef struct _enet_avb_config
DECL|_enet_buffer_config|struct|typedef struct _enet_buffer_config
DECL|_enet_config|struct|typedef struct _enet_config
DECL|_enet_data_error_stats|struct|typedef struct _enet_data_error_stats
DECL|_enet_event|enum|typedef enum _enet_event
DECL|_enet_handle|struct|struct _enet_handle
DECL|_enet_idle_slope|enum|typedef enum _enet_idle_slope
DECL|_enet_intcoalesce_config|struct|typedef struct _enet_intcoalesce_config
DECL|_enet_interrupt_enable|enum|typedef enum _enet_interrupt_enable
DECL|_enet_mii_duplex|enum|typedef enum _enet_mii_duplex
DECL|_enet_mii_extend_opcode|enum|typedef enum _enet_mii_extend_opcode {
DECL|_enet_mii_mode|enum|typedef enum _enet_mii_mode
DECL|_enet_mii_read|enum|typedef enum _enet_mii_read
DECL|_enet_mii_speed|enum|typedef enum _enet_mii_speed
DECL|_enet_mii_write|enum|typedef enum _enet_mii_write
DECL|_enet_ptp_config|struct|typedef struct _enet_ptp_config
DECL|_enet_ptp_event_type|enum|typedef enum _enet_ptp_event_type
DECL|_enet_ptp_time_data_ring|struct|typedef struct _enet_ptp_time_data_ring
DECL|_enet_ptp_time_data|struct|typedef struct _enet_ptp_time_data
DECL|_enet_ptp_timer_channel_mode|enum|typedef enum _enet_ptp_timer_channel_mode
DECL|_enet_ptp_timer_channel|enum|typedef enum _enet_ptp_timer_channel
DECL|_enet_ptp_time|struct|typedef struct _enet_ptp_time
DECL|_enet_rx_accelerator|enum|typedef enum _enet_rx_accelerator
DECL|_enet_rx_bd_struct|struct|typedef struct _enet_rx_bd_struct
DECL|_enet_special_control_flag|enum|typedef enum _enet_special_control_flag
DECL|_enet_status|enum|enum _enet_status
DECL|_enet_tx_accelerator|enum|typedef enum _enet_tx_accelerator
DECL|_enet_tx_bd_struct|struct|typedef struct _enet_tx_bd_struct
DECL|buffer|member|uint8_t *buffer; /*!< Data buffer pointer. */
DECL|buffer|member|uint8_t *buffer; /*!< Data buffer pointer. */
DECL|callback|member|enet_callback_t callback; /*!< Callback function. */
DECL|channel|member|enet_ptp_timer_channel_t channel; /*!< Used for ERRATA_2579: the PTP 1588 timer channel for time interrupt. */
DECL|controlExtend0|member|uint16_t controlExtend0; /*!< Extend buffer descriptor control0. */
DECL|controlExtend0|member|uint16_t controlExtend0; /*!< Extend buffer descriptor control0. */
DECL|controlExtend1|member|uint16_t controlExtend1; /*!< Extend buffer descriptor control1. */
DECL|controlExtend1|member|uint16_t controlExtend1; /*!< Extend buffer descriptor control1. */
DECL|controlExtend2|member|uint16_t controlExtend2; /*!< Extend buffer descriptor control2. */
DECL|controlExtend2|member|uint16_t controlExtend2; /*!< Extend buffer descriptor control2. */
DECL|control|member|uint16_t control; /*!< Buffer descriptor control and status. */
DECL|control|member|uint16_t control; /*!< Buffer descriptor control and status. */
DECL|end|member|uint32_t end; /*!< The end index of the ring. */
DECL|enet_avb_config_t|typedef|} enet_avb_config_t;
DECL|enet_buffer_config_t|typedef|} enet_buffer_config_t;
DECL|enet_callback_t|typedef|typedef void (*enet_callback_t)(
DECL|enet_callback_t|typedef|typedef void (*enet_callback_t)(ENET_Type *base, enet_handle_t *handle, enet_event_t event, void *userData);
DECL|enet_config_t|typedef|} enet_config_t;
DECL|enet_data_error_stats_t|typedef|} enet_data_error_stats_t;
DECL|enet_event_t|typedef|} enet_event_t;
DECL|enet_handle_t|typedef|typedef struct _enet_handle enet_handle_t;
DECL|enet_idle_slope_t|typedef|} enet_idle_slope_t;
DECL|enet_intcoalesce_config_t|typedef|} enet_intcoalesce_config_t;
DECL|enet_interrupt_enable_t|typedef|} enet_interrupt_enable_t;
DECL|enet_mii_duplex_t|typedef|} enet_mii_duplex_t;
DECL|enet_mii_extend_opcode|typedef|} enet_mii_extend_opcode;
DECL|enet_mii_mode_t|typedef|} enet_mii_mode_t;
DECL|enet_mii_read_t|typedef|} enet_mii_read_t;
DECL|enet_mii_speed_t|typedef|} enet_mii_speed_t;
DECL|enet_mii_write_t|typedef|} enet_mii_write_t;
DECL|enet_ptp_config_t|typedef|} enet_ptp_config_t;
DECL|enet_ptp_event_type_t|typedef|} enet_ptp_event_type_t;
DECL|enet_ptp_time_data_ring_t|typedef|} enet_ptp_time_data_ring_t;
DECL|enet_ptp_time_data_t|typedef|} enet_ptp_time_data_t;
DECL|enet_ptp_time_t|typedef|} enet_ptp_time_t;
DECL|enet_ptp_timer_channel_mode_t|typedef|} enet_ptp_timer_channel_mode_t;
DECL|enet_ptp_timer_channel_t|typedef|} enet_ptp_timer_channel_t;
DECL|enet_rx_accelerator_t|typedef|} enet_rx_accelerator_t;
DECL|enet_rx_bd_struct_t|typedef|} enet_rx_bd_struct_t;
DECL|enet_special_control_flag_t|typedef|} enet_special_control_flag_t;
DECL|enet_tx_accelerator_t|typedef|} enet_tx_accelerator_t;
DECL|enet_tx_bd_struct_t|typedef|} enet_tx_bd_struct_t;
DECL|front|member|uint32_t front; /*!< The first index of the ring. */
DECL|headerLength|member|uint8_t headerLength; /*!< Header length. */
DECL|idleSlope|member|enet_idle_slope_t idleSlope[FSL_FEATURE_ENET_QUEUE - 1]; /*!< The idle slope for certian bandwidth fraction. */
DECL|intCoalesceCfg|member|*intCoalesceCfg; /* If the interrupt coalsecence is not required in the ring n(0,1,2), please set
DECL|interrupt|member|uint32_t interrupt; /*!< Mac interrupt source. A logical OR of "enet_interrupt_enable_t". */
DECL|kENET_BabrInterrupt|enumerator|kENET_BabrInterrupt = ENET_EIR_BABR_MASK, /*!< Babbling receive error interrupt source */
DECL|kENET_BabtInterrupt|enumerator|kENET_BabtInterrupt = ENET_EIR_BABT_MASK, /*!< Babbling transmit error interrupt source */
DECL|kENET_ControlFlowControlEnable|enumerator|kENET_ControlFlowControlEnable = 0x0001U, /*!< Enable ENET flow control: pause frame. */
DECL|kENET_ControlMIILoopEnable|enumerator|kENET_ControlMIILoopEnable = 0x0100U, /*!< Enable ENET MII loop back. */
DECL|kENET_ControlMacAddrInsert|enumerator|kENET_ControlMacAddrInsert = 0x0010U, /*!< Enable MAC address insert. */
DECL|kENET_ControlPromiscuousEnable|enumerator|kENET_ControlPromiscuousEnable = 0x0080U, /*!< Enable promiscuous mode. */
DECL|kENET_ControlRxBroadCastRejectEnable|enumerator|kENET_ControlRxBroadCastRejectEnable = 0x0008U, /*!< Enable broadcast frame reject. */
DECL|kENET_ControlRxPadRemoveEnable|enumerator|kENET_ControlRxPadRemoveEnable = 0x0004U, /*!< Padding is removed from received frames. */
DECL|kENET_ControlRxPayloadCheckEnable|enumerator|kENET_ControlRxPayloadCheckEnable = 0x0002U, /*!< Enable ENET receive payload length check. */
DECL|kENET_ControlSMIPreambleDisable|enumerator|kENET_ControlSMIPreambleDisable = 0x0040U, /*!< Enable SMI preamble. */
DECL|kENET_ControlSVLANEnable|enumerator|kENET_ControlSVLANEnable = 0x0400U, /*!< Enable S-VLAN. */
DECL|kENET_ControlStoreAndFwdDisable|enumerator|kENET_ControlStoreAndFwdDisable = 0x0020U, /*!< Enable FIFO store and forward. */
DECL|kENET_ControlVLANTagEnable|enumerator|kENET_ControlVLANTagEnable = 0x0200U, /*!< Enable normal VLAN (single vlan tag). */
DECL|kENET_ControlVLANUseSecondTag|enumerator|kENET_ControlVLANUseSecondTag = 0x0800U /*!< Enable extracting the second vlan tag for further processing. */
DECL|kENET_EBusERInterrupt|enumerator|kENET_EBusERInterrupt = ENET_EIR_EBERR_MASK, /*!< Ethernet bus error interrupt source */
DECL|kENET_ErrEvent|enumerator|kENET_ErrEvent, /*!< Error event: BABR/BABT/EBERR/LC/RL/UN/PLR . */
DECL|kENET_GraceStopInterrupt|enumerator|kENET_GraceStopInterrupt = ENET_EIR_GRA_MASK, /*!< Graceful stop complete interrupt source */
DECL|kENET_IdleSlope1024|enumerator|kENET_IdleSlope1024 = 1024U, /*!< The bandwidth fraction is about 0.67. */
DECL|kENET_IdleSlope1152|enumerator|kENET_IdleSlope1152 = 1152U, /*!< The bandwidth fraction is about 0.69. */
DECL|kENET_IdleSlope1280|enumerator|kENET_IdleSlope1280 = 1280U, /*!< The bandwidth fraction is about 0.71. */
DECL|kENET_IdleSlope128|enumerator|kENET_IdleSlope128 = 128U, /*!< The bandwidth fraction is about 0.20. */
DECL|kENET_IdleSlope1408|enumerator|kENET_IdleSlope1408 = 1408U, /*!< The bandwidth fraction is about 0.73. */
DECL|kENET_IdleSlope1536|enumerator|kENET_IdleSlope1536 = 1536U /*!< The bandwidth fraction is about 0.75. */
DECL|kENET_IdleSlope16|enumerator|kENET_IdleSlope16 = 16U, /*!< The bandwidth fraction is about 0.03. */
DECL|kENET_IdleSlope1|enumerator|kENET_IdleSlope1 = 1U, /*!< The bandwidth fraction is about 0.002. */
DECL|kENET_IdleSlope256|enumerator|kENET_IdleSlope256 = 256U, /*!< The bandwidth fraction is about 0.33. */
DECL|kENET_IdleSlope2|enumerator|kENET_IdleSlope2 = 2U, /*!< The bandwidth fraction is about 0.003. */
DECL|kENET_IdleSlope32|enumerator|kENET_IdleSlope32 = 32U, /*!< The bandwidth fraction is about 0.06. */
DECL|kENET_IdleSlope384|enumerator|kENET_IdleSlope384 = 384U, /*!< The bandwidth fraction is about 0.43. */
DECL|kENET_IdleSlope4|enumerator|kENET_IdleSlope4 = 4U, /*!< The bandwidth fraction is about 0.008. */
DECL|kENET_IdleSlope512|enumerator|kENET_IdleSlope512 = 512U, /*!< The bandwidth fraction is about 0.50. */
DECL|kENET_IdleSlope640|enumerator|kENET_IdleSlope640 = 640U, /*!< The bandwidth fraction is about 0.56. */
DECL|kENET_IdleSlope64|enumerator|kENET_IdleSlope64 = 64U, /*!< The bandwidth fraction is about 0.11. */
DECL|kENET_IdleSlope768|enumerator|kENET_IdleSlope768 = 768U, /*!< The bandwidth fraction is about 0.60. */
DECL|kENET_IdleSlope896|enumerator|kENET_IdleSlope896 = 896U, /*!< The bandwidth fraction is about 0.64. */
DECL|kENET_IdleSlope8|enumerator|kENET_IdleSlope8 = 8U, /*!< The bandwidth fraction is about 0.02. */
DECL|kENET_LateCollisionInterrupt|enumerator|kENET_LateCollisionInterrupt = ENET_EIR_LC_MASK, /*!< Late collision interrupt source */
DECL|kENET_MiiAddrWrite_C45|enumerator|kENET_MiiAddrWrite_C45 = 0U, /*!< Address Write operation. */
DECL|kENET_MiiFullDuplex|enumerator|kENET_MiiFullDuplex /*!< Full duplex mode. */
DECL|kENET_MiiHalfDuplex|enumerator|kENET_MiiHalfDuplex = 0U, /*!< Half duplex mode. */
DECL|kENET_MiiInterrupt|enumerator|kENET_MiiInterrupt = ENET_EIR_MII_MASK, /*!< MII interrupt source */
DECL|kENET_MiiMode|enumerator|kENET_MiiMode = 0U, /*!< MII mode for data interface. */
DECL|kENET_MiiReadFrame_C45|enumerator|kENET_MiiReadFrame_C45 = 3U /*!< Read frame operation for a valid MII management frame. */
DECL|kENET_MiiReadNoCompliant|enumerator|kENET_MiiReadNoCompliant = 3U /*!< Read frame operation, but not MII-compliant. */
DECL|kENET_MiiReadValidFrame|enumerator|kENET_MiiReadValidFrame = 2U, /*!< Read frame operation for a valid MII management frame. */
DECL|kENET_MiiSpeed1000M|enumerator|kENET_MiiSpeed1000M = 2U /*!< Speed 1000M bps. */
DECL|kENET_MiiSpeed100M|enumerator|kENET_MiiSpeed100M = 1U, /*!< Speed 100 Mbps. */
DECL|kENET_MiiSpeed10M|enumerator|kENET_MiiSpeed10M = 0U, /*!< Speed 10 Mbps. */
DECL|kENET_MiiWriteFrame_C45|enumerator|kENET_MiiWriteFrame_C45 = 1U, /*!< Write frame operation for a valid MII management frame. */
DECL|kENET_MiiWriteNoCompliant|enumerator|kENET_MiiWriteNoCompliant = 0U, /*!< Write frame operation, but not MII-compliant. */
DECL|kENET_MiiWriteValidFrame|enumerator|kENET_MiiWriteValidFrame /*!< Write frame operation for a valid MII management frame. */
DECL|kENET_PayloadRxInterrupt|enumerator|kENET_PayloadRxInterrupt = ENET_EIR_PLR_MASK, /*!< Payload Receive error interrupt source */
DECL|kENET_PtpChannelBothCapture|enumerator|kENET_PtpChannelBothCapture = 3U, /*!< Input capture on both edges. */
DECL|kENET_PtpChannelClearCompareSetOverflow|enumerator|kENET_PtpChannelClearCompareSetOverflow = 10U, /*!< Clear output on compare, set output on overflow. */
DECL|kENET_PtpChannelClearCompare|enumerator|kENET_PtpChannelClearCompare = 6U, /*!< Clear output on compare. */
DECL|kENET_PtpChannelDisable|enumerator|kENET_PtpChannelDisable = 0U, /*!< Disable timer channel. */
DECL|kENET_PtpChannelFallingCapture|enumerator|kENET_PtpChannelFallingCapture = 2U, /*!< Input capture on falling edge. */
DECL|kENET_PtpChannelPulseHighonCompare|enumerator|kENET_PtpChannelPulseHighonCompare = 15U /*!< Pulse output high on compare for one IEEE 1588 clock cycle. */
DECL|kENET_PtpChannelPulseLowonCompare|enumerator|kENET_PtpChannelPulseLowonCompare = 14U, /*!< Pulse output low on compare for one IEEE 1588 clock cycle. */
DECL|kENET_PtpChannelRisingCapture|enumerator|kENET_PtpChannelRisingCapture = 1U, /*!< Input capture on rising edge. */
DECL|kENET_PtpChannelSetCompareClearOverflow|enumerator|kENET_PtpChannelSetCompareClearOverflow = 11U, /*!< Set output on compare, clear output on overflow. */
DECL|kENET_PtpChannelSetCompare|enumerator|kENET_PtpChannelSetCompare = 7U, /*!< Set output on compare. */
DECL|kENET_PtpChannelSoftCompare|enumerator|kENET_PtpChannelSoftCompare = 4U, /*!< Output compare software only. */
DECL|kENET_PtpChannelToggleCompare|enumerator|kENET_PtpChannelToggleCompare = 5U, /*!< Toggle output on compare. */
DECL|kENET_PtpEventMsgType|enumerator|kENET_PtpEventMsgType = 3U, /*!< PTP event message type. */
DECL|kENET_PtpEventPort|enumerator|kENET_PtpEventPort = 319U, /*!< PTP event port number. */
DECL|kENET_PtpGnrlPort|enumerator|kENET_PtpGnrlPort = 320U /*!< PTP general port number. */
DECL|kENET_PtpSrcPortIdLen|enumerator|kENET_PtpSrcPortIdLen = 10U, /*!< PTP message sequence id length. */
DECL|kENET_PtpTimerChannel1|enumerator|kENET_PtpTimerChannel1 = 0U, /*!< IEEE 1588 PTP timer Channel 1. */
DECL|kENET_PtpTimerChannel2|enumerator|kENET_PtpTimerChannel2, /*!< IEEE 1588 PTP timer Channel 2. */
DECL|kENET_PtpTimerChannel3|enumerator|kENET_PtpTimerChannel3, /*!< IEEE 1588 PTP timer Channel 3. */
DECL|kENET_PtpTimerChannel4|enumerator|kENET_PtpTimerChannel4 /*!< IEEE 1588 PTP timer Channel 4. */
DECL|kENET_RetryLimitInterrupt|enumerator|kENET_RetryLimitInterrupt = ENET_EIR_RL_MASK, /*!< Collision Retry Limit interrupt source */
DECL|kENET_RgmiiMode|enumerator|kENET_RgmiiMode = 2U /*!< RGMII mode for data interface. */
DECL|kENET_RmiiMode|enumerator|kENET_RmiiMode = 1U, /*!< RMII mode for data interface. */
DECL|kENET_RxAccelIpCheckEnabled|enumerator|kENET_RxAccelIpCheckEnabled = ENET_RACC_IPDIS_MASK, /*!< Discard with wrong IP header checksum. */
DECL|kENET_RxAccelMacCheckEnabled|enumerator|kENET_RxAccelMacCheckEnabled = ENET_RACC_LINEDIS_MASK, /*!< Discard with Mac layer errors. */
DECL|kENET_RxAccelPadRemoveEnabled|enumerator|kENET_RxAccelPadRemoveEnabled = ENET_RACC_PADREM_MASK, /*!< Padding removal for short IP frames. */
DECL|kENET_RxAccelProtoCheckEnabled|enumerator|kENET_RxAccelProtoCheckEnabled = ENET_RACC_PRODIS_MASK, /*!< Discard with wrong protocol checksum. */
DECL|kENET_RxAccelisShift16Enabled|enumerator|kENET_RxAccelisShift16Enabled = ENET_RACC_SHIFT16_MASK /*!< Receive FIFO shift-16. */
DECL|kENET_RxBuffer1Interrupt|enumerator|kENET_RxBuffer1Interrupt = ENET_EIR_RXB1_MASK, /*!< Rx buffer interrupt for Rx ring/class 1. */
DECL|kENET_RxBuffer2Interrupt|enumerator|kENET_RxBuffer2Interrupt = ENET_EIR_RXB2_MASK, /*!< Rx buffer interrupt for Rx ring/class 2. */
DECL|kENET_RxBufferInterrupt|enumerator|kENET_RxBufferInterrupt = ENET_EIR_RXB_MASK, /*!< RX BUFFER interrupt source */
DECL|kENET_RxEvent|enumerator|kENET_RxEvent, /*!< Receive event. */
DECL|kENET_RxFlush0Interrupt|enumerator|kENET_RxFlush0Interrupt = ENET_EIR_RXFLUSH_0_MASK, /*!< RX DMA ring0 flush indication. */
DECL|kENET_RxFlush1Interrupt|enumerator|kENET_RxFlush1Interrupt = ENET_EIR_RXFLUSH_1_MASK, /*!< Rx DMA ring1 flush indication. */
DECL|kENET_RxFlush2Interrupt|enumerator|kENET_RxFlush2Interrupt = ENET_EIR_RXFLUSH_2_MASK, /*!< Rx DMA ring2 flush indication. */
DECL|kENET_RxFrame1Interrupt|enumerator|kENET_RxFrame1Interrupt = ENET_EIR_RXF1_MASK, /*!< Rx frame interrupt for Rx ring/class 1. */
DECL|kENET_RxFrame2Interrupt|enumerator|kENET_RxFrame2Interrupt = ENET_EIR_RXF2_MASK, /*!< Rx frame interrupt for Rx ring/class 2. */
DECL|kENET_RxFrameInterrupt|enumerator|kENET_RxFrameInterrupt = ENET_EIR_RXF_MASK, /*!< RX FRAME interrupt source */
DECL|kENET_TimeStampAvailEvent|enumerator|kENET_TimeStampAvailEvent /*!< Time stamp available event.*/
DECL|kENET_TimeStampEvent|enumerator|kENET_TimeStampEvent, /*!< Time stamp event. */
DECL|kENET_TsAvailInterrupt|enumerator|kENET_TsAvailInterrupt = ENET_EIR_TS_AVAIL_MASK, /*!< TS AVAIL interrupt source for PTP */
DECL|kENET_TsTimerInterrupt|enumerator|kENET_TsTimerInterrupt = ENET_EIR_TS_TIMER_MASK /*!< TS WRAP interrupt source for PTP */
DECL|kENET_TxAccelIpCheckEnabled|enumerator|kENET_TxAccelIpCheckEnabled = ENET_TACC_IPCHK_MASK, /*!< Insert IP header checksum. */
DECL|kENET_TxAccelIsShift16Enabled|enumerator|kENET_TxAccelIsShift16Enabled = ENET_TACC_SHIFT16_MASK, /*!< Transmit FIFO shift-16. */
DECL|kENET_TxAccelProtoCheckEnabled|enumerator|kENET_TxAccelProtoCheckEnabled = ENET_TACC_PROCHK_MASK /*!< Insert protocol checksum. */
DECL|kENET_TxBuffer1Interrupt|enumerator|kENET_TxBuffer1Interrupt = ENET_EIR_TXB1_MASK, /*!< Tx buffer interrupt for Tx ring/class 1. */
DECL|kENET_TxBuffer2Interrupt|enumerator|kENET_TxBuffer2Interrupt = ENET_EIR_TXB2_MASK, /*!< Tx buffer interrupt for Tx ring/class 2. */
DECL|kENET_TxBufferInterrupt|enumerator|kENET_TxBufferInterrupt = ENET_EIR_TXB_MASK, /*!< TX BUFFER interrupt source */
DECL|kENET_TxEvent|enumerator|kENET_TxEvent, /*!< Transmit event. */
DECL|kENET_TxFrame1Interrupt|enumerator|kENET_TxFrame1Interrupt = ENET_EIR_TXF1_MASK, /*!< Tx frame interrupt for Tx ring/class 1. */
DECL|kENET_TxFrame2Interrupt|enumerator|kENET_TxFrame2Interrupt = ENET_EIR_TXF2_MASK, /*!< Tx frame interrupt for Tx ring/class 2. */
DECL|kENET_TxFrameInterrupt|enumerator|kENET_TxFrameInterrupt = ENET_EIR_TXF_MASK, /*!< TX FRAME interrupt source */
DECL|kENET_UnderrunInterrupt|enumerator|kENET_UnderrunInterrupt = ENET_EIR_UN_MASK, /*!< Transmit FIFO underrun interrupt source */
DECL|kENET_WakeUpEvent|enumerator|kENET_WakeUpEvent, /*!< Wake up from sleep mode event. */
DECL|kENET_WakeupInterrupt|enumerator|kENET_WakeupInterrupt = ENET_EIR_WAKEUP_MASK, /*!< WAKEUP interrupt source */
DECL|kStatus_ENET_PtpTsRingEmpty|enumerator|kStatus_ENET_PtpTsRingEmpty = MAKE_STATUS(kStatusGroup_ENET, 7U) /*!< Timestamp ring empty. */
DECL|kStatus_ENET_PtpTsRingFull|enumerator|kStatus_ENET_PtpTsRingFull = MAKE_STATUS(kStatusGroup_ENET, 6U), /*!< Timestamp ring full. */
DECL|kStatus_ENET_RxFrameEmpty|enumerator|kStatus_ENET_RxFrameEmpty = MAKE_STATUS(kStatusGroup_ENET, 2U), /*!< No frame arrive. */
DECL|kStatus_ENET_RxFrameError|enumerator|kStatus_ENET_RxFrameError = MAKE_STATUS(kStatusGroup_ENET, 0U), /*!< A frame received but data error happen. */
DECL|kStatus_ENET_RxFrameFail|enumerator|kStatus_ENET_RxFrameFail = MAKE_STATUS(kStatusGroup_ENET, 1U), /*!< Failed to receive a frame. */
DECL|kStatus_ENET_TxFrameBusy|enumerator|kStatus_ENET_TxFrameBusy = MAKE_STATUS(kStatusGroup_ENET, 4U), /*!< Tx buffer descriptors are under process. */
DECL|kStatus_ENET_TxFrameFail|enumerator|kStatus_ENET_TxFrameFail = MAKE_STATUS(kStatusGroup_ENET, 5U) /*!< Transmit frame fail. */
DECL|kStatus_ENET_TxFrameOverLen|enumerator|kStatus_ENET_TxFrameOverLen = MAKE_STATUS(kStatusGroup_ENET, 3U), /*!< Tx frame over length. */
DECL|length|member|uint16_t length; /*!< Buffer descriptor data length. */
DECL|length|member|uint16_t length; /*!< Buffer descriptor data length. */
DECL|macSpecialConfig|member|uint32_t macSpecialConfig; /*!< Mac special configuration. A logical OR of "enet_special_control_flag_t". */
DECL|messageType|member|uint8_t messageType; /*!< PTP message type. */
DECL|miiDuplex|member|enet_mii_duplex_t miiDuplex; /*!< MII duplex. */
DECL|miiMode|member|enet_mii_mode_t miiMode; /*!< MII mode. */
DECL|miiSpeed|member|enet_mii_speed_t miiSpeed; /*!< MII Speed. */
DECL|msTimerSecond|member|uint64_t msTimerSecond; /*!< The second for Master PTP timer .*/
DECL|nanosecond|member|uint32_t nanosecond; /*!< Nanosecond. */
DECL|pauseDuration|member|uint16_t pauseDuration; /*!< For flow control enabled case: Pause duration. */
DECL|payloadCheckSum|member|uint16_t payloadCheckSum; /*!< Internal payload checksum. */
DECL|protocolTyte|member|uint8_t protocolTyte; /*!< Protocol type. */
DECL|ptp1588ClockSrc_Hz|member|uint32_t ptp1588ClockSrc_Hz; /*!< The clock source of the PTP 1588 timer. */
DECL|ptpTsData|member|enet_ptp_time_data_t *ptpTsData; /*!< PTP message data structure. */
DECL|ptpTsRxBuffNum|member|uint8_t ptpTsRxBuffNum; /*!< Receive 1588 timestamp buffer number*/
DECL|ptpTsTxBuffNum|member|uint8_t ptpTsTxBuffNum; /*!< Transmit 1588 timestamp buffer number*/
DECL|reserved0|member|uint16_t reserved0;
DECL|reserved0|member|uint16_t reserved0;
DECL|reserved1|member|uint16_t reserved1;
DECL|reserved1|member|uint16_t reserved1;
DECL|reserved2|member|uint16_t reserved2;
DECL|reserved2|member|uint16_t reserved2;
DECL|reserved3|member|uint16_t reserved3;
DECL|reserved3|member|uint16_t reserved3;
DECL|reserved4|member|uint16_t reserved4;
DECL|reserved4|member|uint16_t reserved4;
DECL|reserved5|member|uint16_t reserved5;
DECL|reserved6|member|uint16_t reserved6;
DECL|ringNum|member|uint8_t ringNum; /*!< Number of used rings. */
DECL|ringNum|member|uint8_t ringNum; /*!< Number of used rings. default with 1 -- single ring. */
DECL|rxAccelerConfig|member|uint8_t rxAccelerConfig; /*!< Receive accelerator, A logical OR of "enet_rx_accelerator_t". */
DECL|rxBdBase|member|*rxBdBase[FSL_FEATURE_ENET_QUEUE]; /*!< Receive buffer descriptor base address pointer. */
DECL|rxBdCurrent|member|*rxBdCurrent[FSL_FEATURE_ENET_QUEUE]; /*!< The current available receive buffer descriptor pointer. */
DECL|rxBdNumber|member|uint16_t rxBdNumber; /*!< Receive buffer descriptor number. */
DECL|rxBdStartAddrAlign|member|volatile enet_rx_bd_struct_t *rxBdStartAddrAlign; /*!< Aligned receive buffer descriptor start address: should be non-cacheable. */
DECL|rxBuffSizeAlign|member|uint32_t rxBuffSizeAlign; /*!< Aligned receive data buffer size. */
DECL|rxBuffSizeAlign|member|uint32_t rxBuffSizeAlign[FSL_FEATURE_ENET_QUEUE]; /*!< Receive buffer size alignment. */
DECL|rxBufferAlign|member|uint8_t *rxBufferAlign; /*!< Receive data buffer start address. */
DECL|rxClassifyMatch|member|uint16_t rxClassifyMatch[FSL_FEATURE_ENET_QUEUE - 1]; /*!< The classification match value for the ring. */
DECL|rxCoalesceFrameCount|member|uint8_t rxCoalesceFrameCount[FSL_FEATURE_ENET_QUEUE]; /*!< Receive interrupt coalescing frame count threshold. */
DECL|rxCoalesceTimeCount|member|uint16_t rxCoalesceTimeCount[FSL_FEATURE_ENET_QUEUE]; /*!< Receive interrupt coalescing timer count threshold. */
DECL|rxFifoEmptyThreshold|member|uint8_t rxFifoEmptyThreshold; /*!< For flow control enabled case: when RX FIFO level reaches this value,
DECL|rxFifoFullThreshold|member|uint8_t rxFifoFullThreshold; /*!< For store and forward disable case, the data required in RX FIFO to notify
DECL|rxFifoStatEmptyThreshold|member|uint8_t rxFifoStatEmptyThreshold; /*!< For flow control enabled case: number of frames in the receive FIFO,
DECL|rxMaxFrameLen|member|uint16_t rxMaxFrameLen; /*!< Receive maximum frame length. */
DECL|rxPtpTsDataRing|member|enet_ptp_time_data_ring_t rxPtpTsDataRing; /*!< Receive PTP 1588 time stamp data ring buffer. */
DECL|rxPtpTsData|member|enet_ptp_time_data_t *rxPtpTsData; /*!< The start address of 1588 receive timestamp buffers */
DECL|second|member|uint64_t second; /*!< Second. */
DECL|sequenceId|member|uint16_t sequenceId; /*!< PTP sequence ID. */
DECL|size|member|uint32_t size; /*!< The size of the ring. */
DECL|sourcePortId|member|uint8_t sourcePortId[kENET_PtpSrcPortIdLen]; /*!< PTP source port ID. */
DECL|statsRxAlignErr|member|uint32_t statsRxAlignErr; /*!< Receive non-octet alignment/ */
DECL|statsRxCollisionErr|member|uint32_t statsRxCollisionErr; /*!< Receive collision. */
DECL|statsRxFcsErr|member|uint32_t statsRxFcsErr; /*!< Receive CRC error. */
DECL|statsRxIpHeadChecksumErr|member|uint32_t statsRxIpHeadChecksumErr; /*!< Receive IP header checksum error. */
DECL|statsRxLenGreaterErr|member|uint32_t statsRxLenGreaterErr; /*!< Receive length greater than RCR[MAX_FL]. */
DECL|statsRxMacErr|member|uint32_t statsRxMacErr; /*!< Receive Mac error. */
DECL|statsRxOverRunErr|member|uint32_t statsRxOverRunErr; /*!< Receive over run. */
DECL|statsRxPhyErr|member|uint32_t statsRxPhyErr; /*!< Receive PHY error. */
DECL|statsRxProtocolChecksumErr|member|uint32_t statsRxProtocolChecksumErr; /*!< Receive protocol checksum error. */
DECL|statsRxTruncateErr|member|uint32_t statsRxTruncateErr; /*!< Receive truncate. */
DECL|statsTxErr|member|uint32_t statsTxErr; /*!< The error happen when transmit the frame. */
DECL|statsTxExcessCollisionErr|member|uint32_t statsTxExcessCollisionErr; /*!< Transmit excess collision.*/
DECL|statsTxFrameErr|member|uint32_t statsTxFrameErr; /*!< The transmit frame is error. */
DECL|statsTxLateCollisionErr|member|uint32_t statsTxLateCollisionErr; /*!< Transmit late collision. */
DECL|statsTxOverFlowErr|member|uint32_t statsTxOverFlowErr; /*!< Transmit overflow. */
DECL|statsTxTsErr|member|uint32_t statsTxTsErr; /*!< Transmit time stamp error. */
DECL|statsTxUnderFlowErr|member|uint32_t statsTxUnderFlowErr; /*!< Transmit under flow error. */
DECL|timeStamp|member|enet_ptp_time_t timeStamp; /*!< PTP timestamp. */
DECL|timestamp|member|uint32_t timestamp; /*!< Timestamp. */
DECL|timestamp|member|uint32_t timestamp; /*!< Timestamp. */
DECL|txAccelerConfig|member|uint8_t txAccelerConfig; /*!< Transmit accelerator, A logical OR of "enet_rx_accelerator_t". */
DECL|txBdBase|member|*txBdBase[FSL_FEATURE_ENET_QUEUE]; /*!< Transmit buffer descriptor base address pointer. */
DECL|txBdCurrent|member|*txBdCurrent[FSL_FEATURE_ENET_QUEUE]; /*!< The current available transmit buffer descriptor pointer. */
DECL|txBdDirtyStatic|member|*txBdDirtyStatic[FSL_FEATURE_ENET_QUEUE]; /*!< The dirty transmit buffer descriptor for error static update. */
DECL|txBdDirtyTime|member|*txBdDirtyTime[FSL_FEATURE_ENET_QUEUE]; /*!< The dirty transmit buffer descriptor for time stamp update. */
DECL|txBdNumber|member|uint16_t txBdNumber; /*!< Transmit buffer descriptor number. */
DECL|txBdStartAddrAlign|member|volatile enet_tx_bd_struct_t *txBdStartAddrAlign; /*!< Aligned transmit buffer descriptor start address: should be non-cacheable. */
DECL|txBuffSizeAlign|member|uint32_t txBuffSizeAlign; /*!< Aligned transmit data buffer size. */
DECL|txBuffSizeAlign|member|uint32_t txBuffSizeAlign[FSL_FEATURE_ENET_QUEUE]; /*!< Transmit buffer size alignment. */
DECL|txBufferAlign|member|uint8_t *txBufferAlign; /*!< Transmit data buffer start address. */
DECL|txCoalesceFrameCount|member|uint8_t txCoalesceFrameCount[FSL_FEATURE_ENET_QUEUE]; /*!< Transmit interrupt coalescing frame count threshold. */
DECL|txCoalesceTimeCount|member|uint16_t txCoalesceTimeCount[FSL_FEATURE_ENET_QUEUE]; /*!< Transmit interrupt coalescing timer count threshold. */
DECL|txFifoWatermark|member|uint8_t txFifoWatermark; /*!< For store and forward disable case, the data required in TX FIFO
DECL|txLaunchTime|member|int8_t *txLaunchTime; /*!< Transmit launch time. */
DECL|txPtpTsDataRing|member|enet_ptp_time_data_ring_t txPtpTsDataRing; /*!< Transmit PTP 1588 time stamp data ring buffer. */
DECL|txPtpTsData|member|enet_ptp_time_data_t *txPtpTsData; /*!< The start address of 1588 transmit timestamp buffers */
DECL|userData|member|void *userData; /*!< Callback function parameter.*/
DECL|version|member|uint8_t version; /*!< PTP version. */
