
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032319                       # Number of seconds simulated
sim_ticks                                 32318665098                       # Number of ticks simulated
final_tick                               603821588217                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56100                       # Simulator instruction rate (inst/s)
host_op_rate                                    73133                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 796236                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903296                       # Number of bytes of host memory used
host_seconds                                 40589.31                       # Real time elapsed on the host
sim_insts                                  2277076991                       # Number of instructions simulated
sim_ops                                    2968419022                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1064192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       331264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1399168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       810880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            810880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8314                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2588                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10931                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6335                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6335                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        59408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32928093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        55448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10249928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43292877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        59408                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        55448                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             114856                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25090145                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25090145                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25090145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        59408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32928093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        55448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10249928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               68383022                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77502795                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28437139                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24865672                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801281                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14103902                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13662859                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044552                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56471                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33507572                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158195783                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28437139                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15707411                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32563825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3534244                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16519873                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       717895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76643959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.376431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.175084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44080134     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615653      2.11%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949890      3.85%     63.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765976      3.61%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4551245      5.94%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4741215      6.19%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126512      1.47%     80.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          851098      1.11%     81.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13962236     18.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76643959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366918                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.041162                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34550743                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3417452                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31515530                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       127113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7033111                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093826                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177040278                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7033111                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35999071                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1053592                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       408301                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30176366                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1973509                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172373809                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690412                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       771999                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228880608                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784574410                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784574410                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79984325                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20285                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5334348                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26511727                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762853                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        94331                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1599813                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163136125                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137668641                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181445                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     49022811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134481368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76643959                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.796210                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.844343                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26375342     34.41%     34.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14409280     18.80%     53.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12312380     16.06%     69.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7697312     10.04%     79.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8075687     10.54%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4732396      6.17%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2098414      2.74%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557731      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       385417      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76643959                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542607     66.07%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176492     21.49%     87.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       102106     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107980815     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085680      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23677461     17.20%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4914764      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137668641                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.776305                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             821205                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005965                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352983887                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212179192                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133170513                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138489846                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338433                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7581653                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          822                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          402                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409495                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7033111                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         528534                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51370                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163155982                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26511727                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762853                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          173                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          402                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       954580                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1067482                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022062                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135090190                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22759052                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578447                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27550517                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414759                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4791465                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743036                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133319789                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133170513                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81854839                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199790039                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.718267                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409704                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49544953                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806026                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69610848                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.323848                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31805303     45.69%     45.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14852639     21.34%     67.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8311251     11.94%     78.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813076      4.04%     83.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2687051      3.86%     86.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1104965      1.59%     88.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2997443      4.31%     92.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       873427      1.25%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4165693      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69610848                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4165693                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228601697                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333352258                       # The number of ROB writes
system.switch_cpus0.timesIdled                  24190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 858836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.775028                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.775028                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.290276                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.290276                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624852744                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174545575                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182431676                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77502795                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28770827                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23457145                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1920977                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12095213                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11228081                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3099393                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84944                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28781697                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             158080111                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28770827                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14327474                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35093774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10215528                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4669740                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14204152                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       928738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76816161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        41722387     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2324591      3.03%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4319564      5.62%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4325320      5.63%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2682193      3.49%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2139325      2.78%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1335985      1.74%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1258226      1.64%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16708570     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76816161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371223                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.039670                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30004974                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4616525                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33717491                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       206579                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8270591                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4866906                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     189647162                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8270591                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32177928                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         901797                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       736576                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31709183                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3020082                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     182913595                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1256161                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       923516                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    256912902                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    853325631                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    853325631                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    158730327                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        98182575                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32519                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15630                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8408925                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16905975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8645524                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       107807                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2815783                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172400047                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31260                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137302470                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       272504                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58353856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178451495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     76816161                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787416                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898730                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26151526     34.04%     34.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16784060     21.85%     55.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10999128     14.32%     70.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7258743      9.45%     79.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7669221      9.98%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3675436      4.78%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2936185      3.82%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       662145      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       679717      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76816161                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         854488     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162012     13.74%     86.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162325     13.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114843491     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1844210      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15629      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13280197      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7318943      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137302470                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771581                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1178825                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008586                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    352872430                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230785456                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134147788                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138481295                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       427315                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6558289                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1834                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2090314                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8270591                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         461941                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82455                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172431314                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       342444                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16905975                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8645524                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15630                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         64815                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          293                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1202363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1066063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2268426                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135473227                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12670970                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1829243                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19813141                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19209335                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7142171                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.747979                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134190411                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134147788                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85482651                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        245342664                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.730877                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348421                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92444948                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    113826954                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58604782                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1944124                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68545570                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660603                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     25825380     37.68%     37.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19288967     28.14%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8018101     11.70%     77.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3997773      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3980533      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1604490      2.34%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1607036      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       864652      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3358638      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68545570                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92444948                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     113826954                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16902896                       # Number of memory references committed
system.switch_cpus1.commit.loads             10347686                       # Number of loads committed
system.switch_cpus1.commit.membars              15630                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16429800                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102549278                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2347750                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3358638                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           237618668                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          353139525                       # The number of ROB writes
system.switch_cpus1.timesIdled                  28509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 686634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92444948                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            113826954                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92444948                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838367                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838367                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.192795                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.192795                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608556291                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186360626                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174223464                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31260                       # number of misc regfile writes
system.l2.replacements                          10931                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                           709658                       # Total number of references to valid blocks.
system.l2.sampled_refs                          76467                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.280579                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         15915.001358                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.990791                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4161.510200                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.995757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1267.858467                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             21.951883                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          27225.862006                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16914.829539                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.242844                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.063500                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.019346                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000335                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.415434                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.258100                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        41289                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33373                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   74662                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25232                       # number of Writeback hits
system.l2.Writeback_hits::total                 25232                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        41289                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33373                       # number of demand (read+write) hits
system.l2.demand_hits::total                    74662                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        41289                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33373                       # number of overall hits
system.l2.overall_hits::total                   74662                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8314                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2588                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10931                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2588                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10931                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8314                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2588                       # number of overall misses
system.l2.overall_misses::total                 10931                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       850851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    513980777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       682494                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    166665416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       682179538                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       850851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    513980777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       682494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    166665416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        682179538                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       850851                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    513980777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       682494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    166665416                       # number of overall miss cycles
system.l2.overall_miss_latency::total       682179538                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49603                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        35961                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               85593                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25232                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25232                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49603                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        35961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85593                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49603                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        35961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85593                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.167611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.071967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.127709                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.167611                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.071967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127709                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.167611                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.071967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127709                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 56723.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61821.118234                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48749.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64399.310665                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62407.788674                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 56723.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61821.118234                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48749.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64399.310665                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62407.788674                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 56723.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61821.118234                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48749.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64399.310665                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62407.788674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6335                       # number of writebacks
system.l2.writebacks::total                      6335                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8314                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2588                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10931                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10931                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10931                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       761888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    465751619                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       599950                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    151765087                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    618878544                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       761888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    465751619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       599950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    151765087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    618878544                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       761888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    465751619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       599950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    151765087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    618878544                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.167611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.071967                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.127709                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.167611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.071967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.167611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.071967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.127709                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50792.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56020.161054                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42853.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58641.841963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56616.827738                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50792.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56020.161054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42853.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58641.841963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56616.827738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50792.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56020.161054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42853.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58641.841963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56616.827738                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990788                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016551969                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875557.138376                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990788                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16519855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16519855                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16519855                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16519855                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16519855                       # number of overall hits
system.cpu0.icache.overall_hits::total       16519855                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       989167                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       989167                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       989167                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       989167                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       989167                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       989167                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16519873                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16519873                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16519873                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16519873                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16519873                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16519873                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54953.722222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54953.722222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54953.722222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54953.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54953.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54953.722222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       866798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       866798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       866798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       866798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       866798                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       866798                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57786.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57786.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57786.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57786.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57786.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57786.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49603                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246463054                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49859                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.200907                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.603913                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.396087                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826578                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173422                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20680294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20680294                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25013786                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25013786                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25013786                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25013786                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       136588                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       136588                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136588                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136588                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136588                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136588                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5004206602                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5004206602                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5004206602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5004206602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5004206602                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5004206602                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20816882                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20816882                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25150374                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25150374                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25150374                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25150374                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006561                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006561                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005431                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005431                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005431                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005431                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36637.234618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36637.234618                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36637.234618                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36637.234618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36637.234618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36637.234618                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16551                       # number of writebacks
system.cpu0.dcache.writebacks::total            16551                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        86985                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        86985                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        86985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        86985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        86985                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        86985                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49603                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49603                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49603                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49603                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49603                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49603                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    813205633                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    813205633                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    813205633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    813205633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    813205633                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    813205633                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16394.283269                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16394.283269                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16394.283269                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16394.283269                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16394.283269                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16394.283269                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995754                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098843820                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373312.786177                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995754                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14204136                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14204136                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14204136                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14204136                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14204136                       # number of overall hits
system.cpu1.icache.overall_hits::total       14204136                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       884063                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       884063                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       884063                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       884063                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       884063                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       884063                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14204152                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14204152                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14204152                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14204152                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14204152                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14204152                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55253.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55253.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55253.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55253.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55253.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55253.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       696494                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       696494                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       696494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       696494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       696494                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       696494                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49749.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49749.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49749.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49749.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49749.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49749.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35961                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180782202                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36217                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4991.639341                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.412157                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.587843                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907860                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092140                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9670043                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9670043                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6524457                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6524457                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15630                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15630                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15630                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15630                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16194500                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16194500                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16194500                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16194500                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        93357                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        93357                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        93357                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         93357                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        93357                       # number of overall misses
system.cpu1.dcache.overall_misses::total        93357                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2670752553                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2670752553                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2670752553                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2670752553                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2670752553                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2670752553                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9763400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9763400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6524457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6524457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16287857                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16287857                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16287857                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16287857                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009562                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009562                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005732                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005732                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005732                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005732                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28607.951766                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28607.951766                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28607.951766                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28607.951766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28607.951766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28607.951766                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8681                       # number of writebacks
system.cpu1.dcache.writebacks::total             8681                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57396                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57396                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57396                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57396                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57396                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57396                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35961                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35961                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35961                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    399481322                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    399481322                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    399481322                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    399481322                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    399481322                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    399481322                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002208                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002208                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11108.737855                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11108.737855                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11108.737855                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11108.737855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11108.737855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11108.737855                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
