
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124062                       # Number of seconds simulated
sim_ticks                                124061992012                       # Number of ticks simulated
final_tick                               1265697327643                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31784                       # Simulator instruction rate (inst/s)
host_op_rate                                    42882                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3584728                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907804                       # Number of bytes of host memory used
host_seconds                                 34608.48                       # Real time elapsed on the host
sim_insts                                  1100000007                       # Number of instructions simulated
sim_ops                                    1484089557                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       466944                       # Number of bytes read from this memory
system.physmem.bytes_read::total               468608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       468480                       # Number of bytes written to this memory
system.physmem.bytes_written::total            468480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         3648                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3661                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3660                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3660                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        13413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      3763796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3777208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        13413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              13413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3776177                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3776177                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3776177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        13413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      3763796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                7553385                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                148933965                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         22287745                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     19529241                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1742568                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      11040715                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         10757294                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          1553510                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        54373                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    117525295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              123876936                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            22287745                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     12310804                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              25213686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         5684083                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        1536115                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          13397374                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1097731                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    148206447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.951036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.320375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        122992761     82.99%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1272030      0.86%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2327688      1.57%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1948587      1.31%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3557885      2.40%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3853461      2.60%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           845480      0.57%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           663683      0.45%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         10744872      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    148206447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.149649                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.831757                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        116739515                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       2512699                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          25002949                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         25105                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3926171                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      2399688                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5181                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      139864049                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1316                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3926171                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        117200124                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          997705                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       772282                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24555745                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        754413                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      138894264                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          90038                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        416932                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    184494568                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     630239107                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    630239107                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     148896166                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         35598357                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        19844                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9923                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2540538                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     23096678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4491769                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        82745                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1003574                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          137263823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        19845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         128915649                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       104043                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     22696347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     49078801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    148206447                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.869838                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.479572                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     94571981     63.81%     63.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21821025     14.72%     78.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     10947635      7.39%     85.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7229833      4.88%     90.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7508925      5.07%     95.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3882299      2.62%     98.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1732547      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       430238      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        81964      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    148206447                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          318364     59.90%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         132434     24.92%     84.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         80730     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     101790414     78.96%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1082003      0.84%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     21573394     16.73%     96.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4459917      3.46%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      128915649                       # Type of FU issued
system.switch_cpus.iq.rate                   0.865589                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              531528                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.004123                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    406673312                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    159980326                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    125994079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      129447177                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       241673                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      4166607                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       138414                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3926171                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          632501                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         49596                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    137283668                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        48977                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      23096678                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      4491769                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9923                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          34155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           166                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       840151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1037854                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1878005                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     127529077                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      21239053                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1386568                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             25698774                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19638929                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4459721                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.856279                       # Inst execution rate
system.switch_cpus.iew.wb_sent              126107446                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             125994079                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          72790842                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         172935021                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.845973                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.420914                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     23672864                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1747312                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    144280276                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.787437                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.662314                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    102056005     70.73%     70.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     16396165     11.36%     82.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     11850228      8.21%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2645777      1.83%     92.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3013635      2.09%     94.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1063238      0.74%     94.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4465529      3.10%     98.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       903859      0.63%     98.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1885840      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    144280276                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus.commit.committedOps      113611589                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               23283426                       # Number of memory references committed
system.switch_cpus.commit.loads              18930071                       # Number of loads committed
system.switch_cpus.commit.membars                9922                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17789106                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          99179499                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       1885840                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            279678889                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           278495170                       # The number of ROB writes
system.switch_cpus.timesIdled                   32192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  727518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps             113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.489340                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.489340                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.671439                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.671439                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        589897856                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       165559298                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       146610537                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          19844                       # number of misc regfile writes
system.l2.replacements                           3661                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                           416212                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134733                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.089162                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         110321.000775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      12.982673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1839.465911                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    207                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           18691.550641                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.841682                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.014034                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001579                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.142605                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        45856                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   45857                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            21825                       # number of Writeback hits
system.l2.Writeback_hits::total                 21825                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         45856                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45857                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        45856                       # number of overall hits
system.l2.overall_hits::total                   45857                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3648                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3661                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3648                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3661                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3648                       # number of overall misses
system.l2.overall_misses::total                  3661                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2723685                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    687883661                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       690607346                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2723685                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    687883661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        690607346                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2723685                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    687883661                       # number of overall miss cycles
system.l2.overall_miss_latency::total       690607346                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        49504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49518                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        21825                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             21825                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        49504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49518                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        49504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49518                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.073691                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.073933                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.073691                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073933                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.073691                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073933                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 209514.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 188564.600055                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 188638.990986                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 209514.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 188564.600055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 188638.990986                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 209514.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 188564.600055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 188638.990986                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3660                       # number of writebacks
system.l2.writebacks::total                      3660                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3648                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3661                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3661                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1965504                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    474873419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    476838923                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1965504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    474873419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    476838923                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1965504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    474873419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    476838923                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.073691                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.073933                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.073691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.073691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073933                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 151192.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 130173.634594                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 130248.271784                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 151192.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 130173.634594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 130248.271784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 151192.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 130173.634594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 130248.271784                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                540.982288                       # Cycle average of tags in use
system.cpu.icache.total_refs               1013429471                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    541                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1873252.256932                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.982288                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022408                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.866959                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     13397357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13397357                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     13397357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13397357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     13397357                       # number of overall hits
system.cpu.icache.overall_hits::total        13397357                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           17                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            17                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           17                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             17                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           17                       # number of overall misses
system.cpu.icache.overall_misses::total            17                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3563513                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3563513                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3563513                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3563513                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3563513                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3563513                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     13397374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13397374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     13397374                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13397374                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     13397374                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13397374                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 209618.411765                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 209618.411765                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 209618.411765                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 209618.411765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 209618.411765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 209618.411765                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2920919                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2920919                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2920919                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2920919                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2920919                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2920919                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 208637.071429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 208637.071429                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 208637.071429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 208637.071429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 208637.071429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 208637.071429                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  49504                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                245016994                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  49760                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4923.974960                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   211.308037                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      44.691963                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.825422                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.174578                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     19234241                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19234241                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4333492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4333492                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9923                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9923                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     23567733                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23567733                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     23567733                       # number of overall hits
system.cpu.dcache.overall_hits::total        23567733                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       160088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        160088                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       160088                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         160088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       160088                       # number of overall misses
system.cpu.dcache.overall_misses::total        160088                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  13361240364                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13361240364                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  13361240364                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13361240364                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  13361240364                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13361240364                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     19394329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19394329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         9923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     23727821                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23727821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     23727821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23727821                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008254                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006747                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006747                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006747                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006747                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 83461.848258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83461.848258                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 83461.848258                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83461.848258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 83461.848258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83461.848258                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        21825                       # number of writebacks
system.cpu.dcache.writebacks::total             21825                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       110584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       110584                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       110584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       110584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       110584                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       110584                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        49504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49504                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        49504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        49504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49504                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   3704584134                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3704584134                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   3704584134                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3704584134                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   3704584134                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3704584134                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74834.036320                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74834.036320                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 74834.036320                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74834.036320                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 74834.036320                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74834.036320                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
