{"sections":[],"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines"]]},"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementRepresentation","kind":"identifier"}],"languages":["swift"],"platforms":["Linux"]}]},{"kind":"content","content":[{"text":"Overview","type":"heading","anchor":"overview","level":2},{"type":"paragraph","inlineContent":[{"text":"No extra logic is added.","type":"text"}]}]}],"metadata":{"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementRepresentation"}],"navigatorTitle":[{"kind":"identifier","text":"ArrangementRepresentation"}],"modules":[{"name":"VHDLMachines"}],"symbolKind":"struct","roleHeading":"Structure","title":"ArrangementRepresentation","role":"symbol","externalID":"s:12VHDLMachines25ArrangementRepresentationV"},"variants":[{"paths":["\/documentation\/vhdlmachines\/arrangementrepresentation"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"patch":0,"major":0,"minor":3},"topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/init(arrangement:name:createMachine:)"]},{"title":"Instance Properties","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/architecture","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/arrangement","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/entity","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/includes","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/machines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/name"]},{"title":"Default Implementations","generated":true,"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/ArrangementVHDLRepresentable-Implementations"]}],"relationshipsSections":[{"kind":"relationships","title":"Conforms To","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable"],"type":"conformsTo"}],"abstract":[{"text":"This representation simply instantiates the machines within it’s scope.","type":"text"}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/ArrangementVHDLRepresentable-Implementations":{"url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/arrangementvhdlrepresentable-implementations","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/ArrangementVHDLRepresentable-Implementations","role":"collectionGroup","kind":"article","title":"ArrangementVHDLRepresentable Implementations","type":"topic","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/architecture":{"url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/architecture","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/architecture","role":"symbol","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"architecture"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12ArchitectureV","kind":"typeIdentifier","text":"Architecture"}],"kind":"symbol","title":"architecture","type":"topic","abstract":[{"text":"The architecture of this representation.","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"ArrangementRepresentation"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","kind":"symbol","abstract":[{"type":"text","text":"This representation simply instantiates the machines within it’s scope."}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation","title":"ArrangementRepresentation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementRepresentation"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/entity":{"fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"entity"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV"}],"title":"entity","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/entity","url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/entity","kind":"symbol","abstract":[{"type":"text","text":"The entity of this representation."}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/init(arrangement:name:createMachine:)":{"abstract":[{"type":"text","text":"Create an "},{"code":"ArrangementRepresentation","type":"codeVoice"},{"type":"text","text":"."}],"kind":"symbol","type":"topic","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"arrangement"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines11ArrangementV","kind":"typeIdentifier","text":"Arrangement"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":", ","kind":"text"},{"text":"createMachine","kind":"externalParam"},{"text":": (","kind":"text"},{"text":"Machine","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines7MachineV"},{"text":", ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":") -> (any ","kind":"text"},{"text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","kind":"typeIdentifier"},{"text":")?)","kind":"text"}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/init(arrangement:name:createmachine:)","role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/init(arrangement:name:createMachine:)","title":"init(arrangement:name:createMachine:)"},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/includes":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/includes","type":"topic","kind":"symbol","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"includes","kind":"identifier"},{"text":": [","kind":"text"},{"text":"Include","preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"role":"symbol","title":"includes","url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/includes","abstract":[{"text":"The includes in this representation.","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/name":{"abstract":[{"text":"The name of the representation.","type":"text"}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/name","type":"topic","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"name","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/name","role":"symbol","kind":"symbol","title":"name"},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/machines":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/machines","kind":"symbol","title":"machines","fragments":[{"text":"let","kind":"keyword"},{"kind":"text","text":" "},{"text":"machines","kind":"identifier"},{"text":": [any ","kind":"text"},{"kind":"typeIdentifier","text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"},{"text":"]","kind":"text"}],"type":"topic","abstract":[{"text":"The representations of the machines within the ","type":"text"},{"type":"codeVoice","code":"arrangement"},{"type":"text","text":"."}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/machines","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/arrangement":{"abstract":[{"text":"The arrangement this representation is based on.","type":"text"}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/arrangement","type":"topic","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"arrangement","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV","kind":"typeIdentifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/arrangement","role":"symbol","kind":"symbol","title":"arrangement"}}}