0.6
2017.4
Dec 15 2017
21:07:18
Z:/ee26/lab2/lab2/lab2.sim/sim_1/synth/timing/xsim/ripple_16bit_test_time_synth.v,1580767501,verilog,,,,glbl;ripple_16bit,,,,,,,,
Z:/ee26/lab2/lab2/lab2.srcs/sim_1/new/16_bit_ripple_test.vhd,1580767488,vhdl,,,,ripple_16bit_test,,,,,,,,
