<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › clock-exynos4212.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-exynos4212.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2011-2012 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * EXYNOS4212 - Clock support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>

<span class="cp">#include &lt;plat/cpu-freq.h&gt;</span>
<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/pll.h&gt;</span>
<span class="cp">#include &lt;plat/s5p-clock.h&gt;</span>
<span class="cp">#include &lt;plat/clock-clksrc.h&gt;</span>
<span class="cp">#include &lt;plat/pm.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>
<span class="cp">#include &lt;mach/sysmmu.h&gt;</span>

<span class="cp">#include &quot;common.h&quot;</span>
<span class="cp">#include &quot;clock-exynos4.h&quot;</span>

<span class="cp">#ifdef CONFIG_PM_SLEEP</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">sleep_save</span> <span class="n">exynos4212_clock_save</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_IMAGE</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_IMAGE</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4212_CLKGATE_IP_IMAGE</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4212_CLKGATE_IP_PERIR</span><span class="p">),</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4212_clk_ip_isp0_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_ISP0</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4212_clk_ip_isp1_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_ISP1</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_mpll_user_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_mpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_mpll_user</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_mpll_user_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_mpll_user_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_mout_mpll_user</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_mpll_user&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_mpll_user</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">sysclks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_mout_mpll_user</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clksrcs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* nothing here yet */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_clocks_off</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="mi">2</span><span class="n">d</span><span class="p">,</span> <span class="mi">14</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_dmc_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">isp</span><span class="p">,</span> <span class="mi">9</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4212_clk_ip_isp0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">isp</span><span class="p">,</span> <span class="mi">9</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4212_clk_ip_isp1_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;flite&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos-fimc-lite.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4212_clk_ip_isp0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;flite&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos-fimc-lite.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4212_clk_ip_isp0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PM_SLEEP</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4212_clock_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s3c_pm_do_save</span><span class="p">(</span><span class="n">exynos4212_clock_save</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4212_clock_save</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4212_clock_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s3c_pm_do_restore_core</span><span class="p">(</span><span class="n">exynos4212_clock_save</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4212_clock_save</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#else</span>
<span class="cp">#define exynos4212_clock_suspend NULL</span>
<span class="cp">#define exynos4212_clock_resume NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">exynos4212_clock_syscore_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">exynos4212_clock_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">exynos4212_clock_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">exynos4212_register_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="cm">/* usbphy1 is removed */</span>
	<span class="n">exynos4_clkset_group_list</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* mout_mpll_user is used */</span>
	<span class="n">exynos4_clkset_group_list</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mout_mpll_user</span><span class="p">.</span><span class="n">clk</span><span class="p">;</span>
	<span class="n">exynos4_clkset_aclk_top_list</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mout_mpll_user</span><span class="p">.</span><span class="n">clk</span><span class="p">;</span>

	<span class="n">exynos4_clk_mout_mpll</span><span class="p">.</span><span class="n">reg_src</span><span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_DMC</span><span class="p">;</span>
	<span class="n">exynos4_clk_mout_mpll</span><span class="p">.</span><span class="n">reg_src</span><span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">exynos4_clk_mout_mpll</span><span class="p">.</span><span class="n">reg_src</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sysclks</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">sysclks</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">));</span>

	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">));</span>
	<span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">));</span>

	<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4212_clock_syscore_ops</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
