// Seed: 4103017612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[-1 :-1],
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_10;
  logic id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd74,
    parameter id_8 = 32'd45,
    parameter id_9 = 32'd0
) (
    _id_1[1 : id_1],
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  input logic [7:0] _id_1;
  logic id_5, id_6;
  logic [7:0] id_7, _id_8, _id_9, id_10;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_3,
      id_10,
      id_5,
      id_6,
      id_6,
      id_4
  );
  always $unsigned(34);
  ;
endmodule
