Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: final_topmodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "final_topmodule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "final_topmodule"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : final_topmodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\ROwithPUF.vhd" into library work
Parsing entity <RO>.
Parsing architecture <Behavioral> of entity <ro>.
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\puf_design.vhd" into library work
Parsing entity <puf_design>.
Parsing architecture <Behavioral> of entity <puf_design>.
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\OSC_sel.vhd" into library work
Parsing entity <OSC_sel>.
Parsing architecture <Behavioral> of entity <osc_sel>.
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" into library work
Parsing entity <freq_counter>.
Parsing architecture <Behavioral> of entity <freq_counter>.
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" into library work
Parsing entity <final_topmodule>.
Parsing architecture <Behavioral> of entity <final_topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <final_topmodule> (architecture <Behavioral>) from library <work>.

Elaborating entity <freq_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <OSC_sel> (architecture <Behavioral>) from library <work>.

Elaborating entity <puf_design> (architecture <Behavioral>) from library <work>.

Elaborating entity <RO> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 72: counter1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" Line 57: comp should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <final_topmodule>.
    Related source file is "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd".
    Summary:
	no macro.
Unit <final_topmodule> synthesized.

Synthesizing Unit <freq_counter>.
    Related source file is "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <counter2>.
    Found 32-bit register for signal <counter1>.
    Found 32-bit adder for signal <counter1[31]_GND_6_o_add_0_OUT> created at line 59.
    Found 32-bit adder for signal <counter2[31]_GND_6_o_add_2_OUT> created at line 66.
    Found 32-bit comparator lessequal for signal <counter2[31]_counter1[31]_LessThan_5_o> created at line 72
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <freq_counter> synthesized.

Synthesizing Unit <OSC_sel>.
    Related source file is "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\OSC_sel.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <osc_out<0>> created at line 48.
    Found 1-bit 4-to-1 multiplexer for signal <osc_out<1>> created at line 55.
    Summary:
	inferred   2 Multiplexer(s).
Unit <OSC_sel> synthesized.

Synthesizing Unit <puf_design>.
    Related source file is "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\puf_design.vhd".
    Summary:
	no macro.
Unit <puf_design> synthesized.

Synthesizing Unit <RO>.
    Related source file is "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\ROwithPUF.vhd".
        RO_ChainLength = 5
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<4>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<4>>.
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<3>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<3>>.
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<2>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<2>>.
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<1>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<1>>.
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<0>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<0>>.
    Summary:
	no macro.
Unit <RO> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 10
# Registers                                            : 10
 32-bit register                                       : 10
# Comparators                                          : 5
 32-bit comparator lessequal                           : 5
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <freq_counter>.
The following registers are absorbed into counter <counter2>: 1 register on signal <counter2>.
The following registers are absorbed into counter <counter1>: 1 register on signal <counter1>.
Unit <freq_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 10
 32-bit up counter                                     : 10
# Comparators                                          : 5
 32-bit comparator lessequal                           : 5
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <puf_design>: instances <RO1>, <RO2> of unit <RO> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <puf_design>: instances <RO1>, <RO3> of unit <RO> are equivalent, second instance is removed
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit4/counter/sel1/RO1/RO_PATH_INV<3>, bit4/counter/sel1/RO1/RO_PATH_INV<4>, bit4/counter/sel1/RO1/RO_PATH_INV<1>, bit4/counter/sel1/RO1/RO_PATH_INV<2>, bit4/counter/sel1/RO1/RO_PATH_INV<0>, bit4/counter/sel1/RO1/n0004, bit4/osc_out<0>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit3/counter/sel1/RO1/RO_PATH_INV<0>, bit3/osc_out<0>, bit3/counter/sel1/RO1/RO_PATH_INV<2>, bit3/counter/sel1/RO1/RO_PATH_INV<4>, bit3/counter/sel1/RO1/n0004, bit3/counter/sel1/RO1/RO_PATH_INV<3>, bit3/counter/sel1/RO1/RO_PATH_INV<1>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit2/counter/sel1/RO1/n0004, bit2/counter/sel1/RO1/RO_PATH_INV<3>, bit2/counter/sel1/RO1/RO_PATH_INV<2>, bit2/counter/sel1/RO1/RO_PATH_INV<1>, bit2/osc_out<0>, bit2/counter/sel1/RO1/RO_PATH_INV<4>, bit2/counter/sel1/RO1/RO_PATH_INV<0>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit1/osc_out<0>, bit1/counter/sel1/RO1/RO_PATH_INV<3>, bit1/counter/sel1/RO1/n0004, bit1/counter/sel1/RO1/RO_PATH_INV<0>, bit1/counter/sel1/RO1/RO_PATH_INV<4>, bit1/counter/sel1/RO1/RO_PATH_INV<2>, bit1/counter/sel1/RO1/RO_PATH_INV<1>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit0/counter/sel1/RO1/RO_PATH_INV<2>, bit0/counter/sel1/RO1/RO_PATH_INV<0>, bit0/counter/sel1/RO1/n0004, bit0/counter/sel1/RO1/RO_PATH_INV<1>, bit0/counter/sel1/RO1/RO_PATH_INV<3>, bit0/counter/sel1/RO1/RO_PATH_INV<4>, bit0/osc_out<0>.

Optimizing unit <final_topmodule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block final_topmodule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 320
 Flip-Flops                                            : 320

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : final_topmodule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1217
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 330
#      LUT2                        : 5
#      LUT3                        : 10
#      LUT4                        : 150
#      LUT5                        : 5
#      MUXCY                       : 385
#      VCC                         : 1
#      XORCY                       : 320
# FlipFlops/Latches                : 320
#      FD                          : 320
# Clock Buffers                    : 10
#      BUFG                        : 10
# IO Buffers                       : 10
#      IBUF                        : 5
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             320  out of  126800     0%  
 Number of Slice LUTs:                  510  out of  63400     0%  
    Number used as Logic:               510  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    510
   Number with an unused Flip Flop:     190  out of    510    37%  
   Number with an unused LUT:             0  out of    510     0%  
   Number of fully used LUT-FF pairs:   320  out of    510    62%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  10  out of    210     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:               10  out of     32    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+-------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)   | Load  |
-------------------------------------------------+-------------------------+-------+
bit4/osc_out<0>(bit4/counter/Mmux_osc_out<0>11:O)| BUFG(*)(bit4/counter1_0)| 32    |
bit4/osc_out<1>(bit4/counter/Mmux_osc_out<1>11:O)| BUFG(*)(bit4/counter2_0)| 32    |
bit3/osc_out<0>(bit3/counter/Mmux_osc_out<0>11:O)| BUFG(*)(bit3/counter1_0)| 32    |
bit2/osc_out<0>(bit2/counter/Mmux_osc_out<0>11:O)| BUFG(*)(bit2/counter1_0)| 32    |
bit3/osc_out<1>(bit3/counter/Mmux_osc_out<1>11:O)| BUFG(*)(bit3/counter2_0)| 32    |
bit1/osc_out<0>(bit1/counter/Mmux_osc_out<0>11:O)| BUFG(*)(bit1/counter1_0)| 32    |
bit2/osc_out<1>(bit2/counter/Mmux_osc_out<1>11:O)| BUFG(*)(bit2/counter2_0)| 32    |
bit0/osc_out<0>(bit0/counter/Mmux_osc_out<0>11:O)| BUFG(*)(bit0/counter1_0)| 32    |
bit1/osc_out<1>(bit1/counter/Mmux_osc_out<1>11:O)| BUFG(*)(bit1/counter2_0)| 32    |
bit0/osc_out<1>(bit0/counter/Mmux_osc_out<1>11:O)| BUFG(*)(bit0/counter2_0)| 32    |
-------------------------------------------------+-------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.926ns (Maximum Frequency: 341.705MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.637ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit4/osc_out<0>'
  Clock period: 2.926ns (frequency: 341.705MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 33)
  Source:            bit4/counter1_0 (FF)
  Destination:       bit4/counter1_31 (FF)
  Source Clock:      bit4/osc_out<0> rising
  Destination Clock: bit4/osc_out<0> rising

  Data Path: bit4/counter1_0 to bit4/counter1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  bit4/counter1_0 (bit4/counter1_0)
     INV:I->O              1   0.146   0.000  bit4/Mcount_counter1_lut<0>_INV_0 (bit4/Mcount_counter1_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit4/Mcount_counter1_cy<0> (bit4/Mcount_counter1_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<1> (bit4/Mcount_counter1_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<2> (bit4/Mcount_counter1_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<3> (bit4/Mcount_counter1_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<4> (bit4/Mcount_counter1_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<5> (bit4/Mcount_counter1_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<6> (bit4/Mcount_counter1_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<7> (bit4/Mcount_counter1_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<8> (bit4/Mcount_counter1_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<9> (bit4/Mcount_counter1_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<10> (bit4/Mcount_counter1_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<11> (bit4/Mcount_counter1_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<12> (bit4/Mcount_counter1_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<13> (bit4/Mcount_counter1_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<14> (bit4/Mcount_counter1_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<15> (bit4/Mcount_counter1_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<16> (bit4/Mcount_counter1_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<17> (bit4/Mcount_counter1_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<18> (bit4/Mcount_counter1_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<19> (bit4/Mcount_counter1_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<20> (bit4/Mcount_counter1_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<21> (bit4/Mcount_counter1_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<22> (bit4/Mcount_counter1_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<23> (bit4/Mcount_counter1_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<24> (bit4/Mcount_counter1_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<25> (bit4/Mcount_counter1_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<26> (bit4/Mcount_counter1_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<27> (bit4/Mcount_counter1_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<28> (bit4/Mcount_counter1_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter1_cy<29> (bit4/Mcount_counter1_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit4/Mcount_counter1_cy<30> (bit4/Mcount_counter1_cy<30>)
     XORCY:CI->O           1   0.510   0.000  bit4/Mcount_counter1_xor<31> (Result<31>)
     FD:D                      0.030          bit4/counter1_31
    ----------------------------------------
    Total                      2.926ns (2.513ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit4/osc_out<1>'
  Clock period: 2.926ns (frequency: 341.705MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 33)
  Source:            bit4/counter2_0 (FF)
  Destination:       bit4/counter2_31 (FF)
  Source Clock:      bit4/osc_out<1> rising
  Destination Clock: bit4/osc_out<1> rising

  Data Path: bit4/counter2_0 to bit4/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  bit4/counter2_0 (bit4/counter2_0)
     INV:I->O              1   0.146   0.000  bit4/Mcount_counter2_lut<0>_INV_0 (bit4/Mcount_counter2_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit4/Mcount_counter2_cy<0> (bit4/Mcount_counter2_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<1> (bit4/Mcount_counter2_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<2> (bit4/Mcount_counter2_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<3> (bit4/Mcount_counter2_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<4> (bit4/Mcount_counter2_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<5> (bit4/Mcount_counter2_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<6> (bit4/Mcount_counter2_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<7> (bit4/Mcount_counter2_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<8> (bit4/Mcount_counter2_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<9> (bit4/Mcount_counter2_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<10> (bit4/Mcount_counter2_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<11> (bit4/Mcount_counter2_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<12> (bit4/Mcount_counter2_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<13> (bit4/Mcount_counter2_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<14> (bit4/Mcount_counter2_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<15> (bit4/Mcount_counter2_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<16> (bit4/Mcount_counter2_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<17> (bit4/Mcount_counter2_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<18> (bit4/Mcount_counter2_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<19> (bit4/Mcount_counter2_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<20> (bit4/Mcount_counter2_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<21> (bit4/Mcount_counter2_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<22> (bit4/Mcount_counter2_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<23> (bit4/Mcount_counter2_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<24> (bit4/Mcount_counter2_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<25> (bit4/Mcount_counter2_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<26> (bit4/Mcount_counter2_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<27> (bit4/Mcount_counter2_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<28> (bit4/Mcount_counter2_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcount_counter2_cy<29> (bit4/Mcount_counter2_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit4/Mcount_counter2_cy<30> (bit4/Mcount_counter2_cy<30>)
     XORCY:CI->O           1   0.510   0.000  bit4/Mcount_counter2_xor<31> (Result<31>1)
     FD:D                      0.030          bit4/counter2_31
    ----------------------------------------
    Total                      2.926ns (2.513ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit3/osc_out<0>'
  Clock period: 2.926ns (frequency: 341.705MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 33)
  Source:            bit3/counter1_0 (FF)
  Destination:       bit3/counter1_31 (FF)
  Source Clock:      bit3/osc_out<0> rising
  Destination Clock: bit3/osc_out<0> rising

  Data Path: bit3/counter1_0 to bit3/counter1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  bit3/counter1_0 (bit3/counter1_0)
     INV:I->O              1   0.146   0.000  bit3/Mcount_counter1_lut<0>_INV_0 (bit3/Mcount_counter1_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit3/Mcount_counter1_cy<0> (bit3/Mcount_counter1_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<1> (bit3/Mcount_counter1_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<2> (bit3/Mcount_counter1_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<3> (bit3/Mcount_counter1_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<4> (bit3/Mcount_counter1_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<5> (bit3/Mcount_counter1_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<6> (bit3/Mcount_counter1_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<7> (bit3/Mcount_counter1_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<8> (bit3/Mcount_counter1_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<9> (bit3/Mcount_counter1_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<10> (bit3/Mcount_counter1_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<11> (bit3/Mcount_counter1_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<12> (bit3/Mcount_counter1_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<13> (bit3/Mcount_counter1_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<14> (bit3/Mcount_counter1_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<15> (bit3/Mcount_counter1_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<16> (bit3/Mcount_counter1_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<17> (bit3/Mcount_counter1_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<18> (bit3/Mcount_counter1_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<19> (bit3/Mcount_counter1_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<20> (bit3/Mcount_counter1_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<21> (bit3/Mcount_counter1_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<22> (bit3/Mcount_counter1_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<23> (bit3/Mcount_counter1_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<24> (bit3/Mcount_counter1_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<25> (bit3/Mcount_counter1_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<26> (bit3/Mcount_counter1_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<27> (bit3/Mcount_counter1_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<28> (bit3/Mcount_counter1_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter1_cy<29> (bit3/Mcount_counter1_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit3/Mcount_counter1_cy<30> (bit3/Mcount_counter1_cy<30>)
     XORCY:CI->O           1   0.510   0.000  bit3/Mcount_counter1_xor<31> (Result<31>2)
     FD:D                      0.030          bit3/counter1_31
    ----------------------------------------
    Total                      2.926ns (2.513ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit2/osc_out<0>'
  Clock period: 2.926ns (frequency: 341.705MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 33)
  Source:            bit2/counter1_0 (FF)
  Destination:       bit2/counter1_31 (FF)
  Source Clock:      bit2/osc_out<0> rising
  Destination Clock: bit2/osc_out<0> rising

  Data Path: bit2/counter1_0 to bit2/counter1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  bit2/counter1_0 (bit2/counter1_0)
     INV:I->O              1   0.146   0.000  bit2/Mcount_counter1_lut<0>_INV_0 (bit2/Mcount_counter1_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit2/Mcount_counter1_cy<0> (bit2/Mcount_counter1_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<1> (bit2/Mcount_counter1_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<2> (bit2/Mcount_counter1_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<3> (bit2/Mcount_counter1_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<4> (bit2/Mcount_counter1_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<5> (bit2/Mcount_counter1_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<6> (bit2/Mcount_counter1_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<7> (bit2/Mcount_counter1_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<8> (bit2/Mcount_counter1_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<9> (bit2/Mcount_counter1_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<10> (bit2/Mcount_counter1_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<11> (bit2/Mcount_counter1_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<12> (bit2/Mcount_counter1_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<13> (bit2/Mcount_counter1_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<14> (bit2/Mcount_counter1_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<15> (bit2/Mcount_counter1_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<16> (bit2/Mcount_counter1_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<17> (bit2/Mcount_counter1_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<18> (bit2/Mcount_counter1_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<19> (bit2/Mcount_counter1_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<20> (bit2/Mcount_counter1_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<21> (bit2/Mcount_counter1_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<22> (bit2/Mcount_counter1_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<23> (bit2/Mcount_counter1_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<24> (bit2/Mcount_counter1_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<25> (bit2/Mcount_counter1_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<26> (bit2/Mcount_counter1_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<27> (bit2/Mcount_counter1_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<28> (bit2/Mcount_counter1_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter1_cy<29> (bit2/Mcount_counter1_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit2/Mcount_counter1_cy<30> (bit2/Mcount_counter1_cy<30>)
     XORCY:CI->O           1   0.510   0.000  bit2/Mcount_counter1_xor<31> (Result<31>3)
     FD:D                      0.030          bit2/counter1_31
    ----------------------------------------
    Total                      2.926ns (2.513ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit3/osc_out<1>'
  Clock period: 2.926ns (frequency: 341.705MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 33)
  Source:            bit3/counter2_0 (FF)
  Destination:       bit3/counter2_31 (FF)
  Source Clock:      bit3/osc_out<1> rising
  Destination Clock: bit3/osc_out<1> rising

  Data Path: bit3/counter2_0 to bit3/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  bit3/counter2_0 (bit3/counter2_0)
     INV:I->O              1   0.146   0.000  bit3/Mcount_counter2_lut<0>_INV_0 (bit3/Mcount_counter2_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit3/Mcount_counter2_cy<0> (bit3/Mcount_counter2_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<1> (bit3/Mcount_counter2_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<2> (bit3/Mcount_counter2_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<3> (bit3/Mcount_counter2_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<4> (bit3/Mcount_counter2_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<5> (bit3/Mcount_counter2_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<6> (bit3/Mcount_counter2_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<7> (bit3/Mcount_counter2_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<8> (bit3/Mcount_counter2_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<9> (bit3/Mcount_counter2_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<10> (bit3/Mcount_counter2_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<11> (bit3/Mcount_counter2_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<12> (bit3/Mcount_counter2_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<13> (bit3/Mcount_counter2_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<14> (bit3/Mcount_counter2_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<15> (bit3/Mcount_counter2_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<16> (bit3/Mcount_counter2_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<17> (bit3/Mcount_counter2_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<18> (bit3/Mcount_counter2_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<19> (bit3/Mcount_counter2_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<20> (bit3/Mcount_counter2_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<21> (bit3/Mcount_counter2_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<22> (bit3/Mcount_counter2_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<23> (bit3/Mcount_counter2_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<24> (bit3/Mcount_counter2_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<25> (bit3/Mcount_counter2_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<26> (bit3/Mcount_counter2_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<27> (bit3/Mcount_counter2_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<28> (bit3/Mcount_counter2_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcount_counter2_cy<29> (bit3/Mcount_counter2_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit3/Mcount_counter2_cy<30> (bit3/Mcount_counter2_cy<30>)
     XORCY:CI->O           1   0.510   0.000  bit3/Mcount_counter2_xor<31> (Result<31>4)
     FD:D                      0.030          bit3/counter2_31
    ----------------------------------------
    Total                      2.926ns (2.513ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit1/osc_out<0>'
  Clock period: 2.926ns (frequency: 341.705MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 33)
  Source:            bit1/counter1_0 (FF)
  Destination:       bit1/counter1_31 (FF)
  Source Clock:      bit1/osc_out<0> rising
  Destination Clock: bit1/osc_out<0> rising

  Data Path: bit1/counter1_0 to bit1/counter1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  bit1/counter1_0 (bit1/counter1_0)
     INV:I->O              1   0.146   0.000  bit1/Mcount_counter1_lut<0>_INV_0 (bit1/Mcount_counter1_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit1/Mcount_counter1_cy<0> (bit1/Mcount_counter1_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<1> (bit1/Mcount_counter1_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<2> (bit1/Mcount_counter1_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<3> (bit1/Mcount_counter1_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<4> (bit1/Mcount_counter1_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<5> (bit1/Mcount_counter1_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<6> (bit1/Mcount_counter1_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<7> (bit1/Mcount_counter1_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<8> (bit1/Mcount_counter1_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<9> (bit1/Mcount_counter1_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<10> (bit1/Mcount_counter1_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<11> (bit1/Mcount_counter1_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<12> (bit1/Mcount_counter1_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<13> (bit1/Mcount_counter1_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<14> (bit1/Mcount_counter1_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<15> (bit1/Mcount_counter1_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<16> (bit1/Mcount_counter1_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<17> (bit1/Mcount_counter1_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<18> (bit1/Mcount_counter1_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<19> (bit1/Mcount_counter1_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<20> (bit1/Mcount_counter1_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<21> (bit1/Mcount_counter1_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<22> (bit1/Mcount_counter1_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<23> (bit1/Mcount_counter1_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<24> (bit1/Mcount_counter1_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<25> (bit1/Mcount_counter1_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<26> (bit1/Mcount_counter1_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<27> (bit1/Mcount_counter1_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<28> (bit1/Mcount_counter1_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter1_cy<29> (bit1/Mcount_counter1_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit1/Mcount_counter1_cy<30> (bit1/Mcount_counter1_cy<30>)
     XORCY:CI->O           1   0.510   0.000  bit1/Mcount_counter1_xor<31> (Result<31>5)
     FD:D                      0.030          bit1/counter1_31
    ----------------------------------------
    Total                      2.926ns (2.513ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit2/osc_out<1>'
  Clock period: 2.926ns (frequency: 341.705MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 33)
  Source:            bit2/counter2_0 (FF)
  Destination:       bit2/counter2_31 (FF)
  Source Clock:      bit2/osc_out<1> rising
  Destination Clock: bit2/osc_out<1> rising

  Data Path: bit2/counter2_0 to bit2/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  bit2/counter2_0 (bit2/counter2_0)
     INV:I->O              1   0.146   0.000  bit2/Mcount_counter2_lut<0>_INV_0 (bit2/Mcount_counter2_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit2/Mcount_counter2_cy<0> (bit2/Mcount_counter2_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<1> (bit2/Mcount_counter2_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<2> (bit2/Mcount_counter2_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<3> (bit2/Mcount_counter2_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<4> (bit2/Mcount_counter2_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<5> (bit2/Mcount_counter2_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<6> (bit2/Mcount_counter2_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<7> (bit2/Mcount_counter2_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<8> (bit2/Mcount_counter2_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<9> (bit2/Mcount_counter2_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<10> (bit2/Mcount_counter2_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<11> (bit2/Mcount_counter2_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<12> (bit2/Mcount_counter2_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<13> (bit2/Mcount_counter2_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<14> (bit2/Mcount_counter2_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<15> (bit2/Mcount_counter2_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<16> (bit2/Mcount_counter2_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<17> (bit2/Mcount_counter2_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<18> (bit2/Mcount_counter2_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<19> (bit2/Mcount_counter2_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<20> (bit2/Mcount_counter2_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<21> (bit2/Mcount_counter2_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<22> (bit2/Mcount_counter2_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<23> (bit2/Mcount_counter2_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<24> (bit2/Mcount_counter2_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<25> (bit2/Mcount_counter2_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<26> (bit2/Mcount_counter2_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<27> (bit2/Mcount_counter2_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<28> (bit2/Mcount_counter2_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcount_counter2_cy<29> (bit2/Mcount_counter2_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit2/Mcount_counter2_cy<30> (bit2/Mcount_counter2_cy<30>)
     XORCY:CI->O           1   0.510   0.000  bit2/Mcount_counter2_xor<31> (Result<31>6)
     FD:D                      0.030          bit2/counter2_31
    ----------------------------------------
    Total                      2.926ns (2.513ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit0/osc_out<0>'
  Clock period: 2.926ns (frequency: 341.705MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 33)
  Source:            bit0/counter1_0 (FF)
  Destination:       bit0/counter1_31 (FF)
  Source Clock:      bit0/osc_out<0> rising
  Destination Clock: bit0/osc_out<0> rising

  Data Path: bit0/counter1_0 to bit0/counter1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  bit0/counter1_0 (bit0/counter1_0)
     INV:I->O              1   0.146   0.000  bit0/Mcount_counter1_lut<0>_INV_0 (bit0/Mcount_counter1_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit0/Mcount_counter1_cy<0> (bit0/Mcount_counter1_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<1> (bit0/Mcount_counter1_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<2> (bit0/Mcount_counter1_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<3> (bit0/Mcount_counter1_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<4> (bit0/Mcount_counter1_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<5> (bit0/Mcount_counter1_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<6> (bit0/Mcount_counter1_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<7> (bit0/Mcount_counter1_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<8> (bit0/Mcount_counter1_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<9> (bit0/Mcount_counter1_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<10> (bit0/Mcount_counter1_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<11> (bit0/Mcount_counter1_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<12> (bit0/Mcount_counter1_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<13> (bit0/Mcount_counter1_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<14> (bit0/Mcount_counter1_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<15> (bit0/Mcount_counter1_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<16> (bit0/Mcount_counter1_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<17> (bit0/Mcount_counter1_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<18> (bit0/Mcount_counter1_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<19> (bit0/Mcount_counter1_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<20> (bit0/Mcount_counter1_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<21> (bit0/Mcount_counter1_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<22> (bit0/Mcount_counter1_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<23> (bit0/Mcount_counter1_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<24> (bit0/Mcount_counter1_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<25> (bit0/Mcount_counter1_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<26> (bit0/Mcount_counter1_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<27> (bit0/Mcount_counter1_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<28> (bit0/Mcount_counter1_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter1_cy<29> (bit0/Mcount_counter1_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit0/Mcount_counter1_cy<30> (bit0/Mcount_counter1_cy<30>)
     XORCY:CI->O           1   0.510   0.000  bit0/Mcount_counter1_xor<31> (Result<31>7)
     FD:D                      0.030          bit0/counter1_31
    ----------------------------------------
    Total                      2.926ns (2.513ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit1/osc_out<1>'
  Clock period: 2.926ns (frequency: 341.705MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 33)
  Source:            bit1/counter2_0 (FF)
  Destination:       bit1/counter2_31 (FF)
  Source Clock:      bit1/osc_out<1> rising
  Destination Clock: bit1/osc_out<1> rising

  Data Path: bit1/counter2_0 to bit1/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  bit1/counter2_0 (bit1/counter2_0)
     INV:I->O              1   0.146   0.000  bit1/Mcount_counter2_lut<0>_INV_0 (bit1/Mcount_counter2_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit1/Mcount_counter2_cy<0> (bit1/Mcount_counter2_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<1> (bit1/Mcount_counter2_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<2> (bit1/Mcount_counter2_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<3> (bit1/Mcount_counter2_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<4> (bit1/Mcount_counter2_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<5> (bit1/Mcount_counter2_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<6> (bit1/Mcount_counter2_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<7> (bit1/Mcount_counter2_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<8> (bit1/Mcount_counter2_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<9> (bit1/Mcount_counter2_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<10> (bit1/Mcount_counter2_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<11> (bit1/Mcount_counter2_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<12> (bit1/Mcount_counter2_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<13> (bit1/Mcount_counter2_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<14> (bit1/Mcount_counter2_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<15> (bit1/Mcount_counter2_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<16> (bit1/Mcount_counter2_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<17> (bit1/Mcount_counter2_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<18> (bit1/Mcount_counter2_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<19> (bit1/Mcount_counter2_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<20> (bit1/Mcount_counter2_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<21> (bit1/Mcount_counter2_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<22> (bit1/Mcount_counter2_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<23> (bit1/Mcount_counter2_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<24> (bit1/Mcount_counter2_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<25> (bit1/Mcount_counter2_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<26> (bit1/Mcount_counter2_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<27> (bit1/Mcount_counter2_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<28> (bit1/Mcount_counter2_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcount_counter2_cy<29> (bit1/Mcount_counter2_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit1/Mcount_counter2_cy<30> (bit1/Mcount_counter2_cy<30>)
     XORCY:CI->O           1   0.510   0.000  bit1/Mcount_counter2_xor<31> (Result<31>8)
     FD:D                      0.030          bit1/counter2_31
    ----------------------------------------
    Total                      2.926ns (2.513ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit0/osc_out<1>'
  Clock period: 2.926ns (frequency: 341.705MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 33)
  Source:            bit0/counter2_0 (FF)
  Destination:       bit0/counter2_31 (FF)
  Source Clock:      bit0/osc_out<1> rising
  Destination Clock: bit0/osc_out<1> rising

  Data Path: bit0/counter2_0 to bit0/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  bit0/counter2_0 (bit0/counter2_0)
     INV:I->O              1   0.146   0.000  bit0/Mcount_counter2_lut<0>_INV_0 (bit0/Mcount_counter2_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit0/Mcount_counter2_cy<0> (bit0/Mcount_counter2_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<1> (bit0/Mcount_counter2_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<2> (bit0/Mcount_counter2_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<3> (bit0/Mcount_counter2_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<4> (bit0/Mcount_counter2_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<5> (bit0/Mcount_counter2_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<6> (bit0/Mcount_counter2_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<7> (bit0/Mcount_counter2_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<8> (bit0/Mcount_counter2_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<9> (bit0/Mcount_counter2_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<10> (bit0/Mcount_counter2_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<11> (bit0/Mcount_counter2_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<12> (bit0/Mcount_counter2_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<13> (bit0/Mcount_counter2_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<14> (bit0/Mcount_counter2_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<15> (bit0/Mcount_counter2_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<16> (bit0/Mcount_counter2_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<17> (bit0/Mcount_counter2_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<18> (bit0/Mcount_counter2_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<19> (bit0/Mcount_counter2_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<20> (bit0/Mcount_counter2_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<21> (bit0/Mcount_counter2_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<22> (bit0/Mcount_counter2_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<23> (bit0/Mcount_counter2_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<24> (bit0/Mcount_counter2_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<25> (bit0/Mcount_counter2_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<26> (bit0/Mcount_counter2_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<27> (bit0/Mcount_counter2_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<28> (bit0/Mcount_counter2_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcount_counter2_cy<29> (bit0/Mcount_counter2_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit0/Mcount_counter2_cy<30> (bit0/Mcount_counter2_cy<30>)
     XORCY:CI->O           1   0.510   0.000  bit0/Mcount_counter2_xor<31> (Result<31>9)
     FD:D                      0.030          bit0/counter2_31
    ----------------------------------------
    Total                      2.926ns (2.513ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit4/osc_out<0>'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.637ns (Levels of Logic = 18)
  Source:            bit4/counter1_0 (FF)
  Destination:       led<4> (PAD)
  Source Clock:      bit4/osc_out<0> rising

  Data Path: bit4/counter1_0 to led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  bit4/counter1_0 (bit4/counter1_0)
     LUT4:I0->O            1   0.124   0.000  bit4/Mcompar_comparator_lut<0> (bit4/Mcompar_comparator_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit4/Mcompar_comparator_cy<0> (bit4/Mcompar_comparator_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<1> (bit4/Mcompar_comparator_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<2> (bit4/Mcompar_comparator_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<3> (bit4/Mcompar_comparator_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<4> (bit4/Mcompar_comparator_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<5> (bit4/Mcompar_comparator_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<6> (bit4/Mcompar_comparator_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<7> (bit4/Mcompar_comparator_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<8> (bit4/Mcompar_comparator_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<9> (bit4/Mcompar_comparator_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<10> (bit4/Mcompar_comparator_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<11> (bit4/Mcompar_comparator_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<12> (bit4/Mcompar_comparator_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<13> (bit4/Mcompar_comparator_cy<13>)
     MUXCY:CI->O           1   0.334   0.536  bit4/Mcompar_comparator_cy<14> (bit4/Mcompar_comparator_cy<14>)
     LUT5:I3->O            1   0.124   0.399  bit4/Mcompar_comparator_cy<15> (led_4_OBUF)
     OBUF:I->O                 0.000          led_4_OBUF (led<4>)
    ----------------------------------------
    Total                      3.637ns (1.912ns logic, 1.725ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit4/osc_out<1>'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.621ns (Levels of Logic = 18)
  Source:            bit4/counter2_1 (FF)
  Destination:       led<4> (PAD)
  Source Clock:      bit4/osc_out<1> rising

  Data Path: bit4/counter2_1 to led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  bit4/counter2_1 (bit4/counter2_1)
     LUT4:I0->O            0   0.124   0.000  bit4/Mcompar_comparator_lutdi (bit4/Mcompar_comparator_lutdi)
     MUXCY:DI->O           1   0.456   0.000  bit4/Mcompar_comparator_cy<0> (bit4/Mcompar_comparator_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<1> (bit4/Mcompar_comparator_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<2> (bit4/Mcompar_comparator_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<3> (bit4/Mcompar_comparator_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<4> (bit4/Mcompar_comparator_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<5> (bit4/Mcompar_comparator_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<6> (bit4/Mcompar_comparator_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<7> (bit4/Mcompar_comparator_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<8> (bit4/Mcompar_comparator_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<9> (bit4/Mcompar_comparator_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<10> (bit4/Mcompar_comparator_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<11> (bit4/Mcompar_comparator_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<12> (bit4/Mcompar_comparator_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Mcompar_comparator_cy<13> (bit4/Mcompar_comparator_cy<13>)
     MUXCY:CI->O           1   0.334   0.536  bit4/Mcompar_comparator_cy<14> (bit4/Mcompar_comparator_cy<14>)
     LUT5:I3->O            1   0.124   0.399  bit4/Mcompar_comparator_cy<15> (led_4_OBUF)
     OBUF:I->O                 0.000          led_4_OBUF (led<4>)
    ----------------------------------------
    Total                      3.621ns (1.896ns logic, 1.725ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit3/osc_out<0>'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.637ns (Levels of Logic = 18)
  Source:            bit3/counter1_0 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      bit3/osc_out<0> rising

  Data Path: bit3/counter1_0 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  bit3/counter1_0 (bit3/counter1_0)
     LUT4:I0->O            1   0.124   0.000  bit3/Mcompar_comparator_lut<0> (bit3/Mcompar_comparator_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit3/Mcompar_comparator_cy<0> (bit3/Mcompar_comparator_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<1> (bit3/Mcompar_comparator_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<2> (bit3/Mcompar_comparator_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<3> (bit3/Mcompar_comparator_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<4> (bit3/Mcompar_comparator_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<5> (bit3/Mcompar_comparator_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<6> (bit3/Mcompar_comparator_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<7> (bit3/Mcompar_comparator_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<8> (bit3/Mcompar_comparator_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<9> (bit3/Mcompar_comparator_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<10> (bit3/Mcompar_comparator_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<11> (bit3/Mcompar_comparator_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<12> (bit3/Mcompar_comparator_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<13> (bit3/Mcompar_comparator_cy<13>)
     MUXCY:CI->O           1   0.334   0.536  bit3/Mcompar_comparator_cy<14> (bit3/Mcompar_comparator_cy<14>)
     LUT5:I3->O            1   0.124   0.399  bit3/Mcompar_comparator_cy<15> (led_3_OBUF)
     OBUF:I->O                 0.000          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                      3.637ns (1.912ns logic, 1.725ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit3/osc_out<1>'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.621ns (Levels of Logic = 18)
  Source:            bit3/counter2_1 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      bit3/osc_out<1> rising

  Data Path: bit3/counter2_1 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  bit3/counter2_1 (bit3/counter2_1)
     LUT4:I0->O            0   0.124   0.000  bit3/Mcompar_comparator_lutdi (bit3/Mcompar_comparator_lutdi)
     MUXCY:DI->O           1   0.456   0.000  bit3/Mcompar_comparator_cy<0> (bit3/Mcompar_comparator_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<1> (bit3/Mcompar_comparator_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<2> (bit3/Mcompar_comparator_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<3> (bit3/Mcompar_comparator_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<4> (bit3/Mcompar_comparator_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<5> (bit3/Mcompar_comparator_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<6> (bit3/Mcompar_comparator_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<7> (bit3/Mcompar_comparator_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<8> (bit3/Mcompar_comparator_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<9> (bit3/Mcompar_comparator_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<10> (bit3/Mcompar_comparator_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<11> (bit3/Mcompar_comparator_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<12> (bit3/Mcompar_comparator_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Mcompar_comparator_cy<13> (bit3/Mcompar_comparator_cy<13>)
     MUXCY:CI->O           1   0.334   0.536  bit3/Mcompar_comparator_cy<14> (bit3/Mcompar_comparator_cy<14>)
     LUT5:I3->O            1   0.124   0.399  bit3/Mcompar_comparator_cy<15> (led_3_OBUF)
     OBUF:I->O                 0.000          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                      3.621ns (1.896ns logic, 1.725ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit2/osc_out<0>'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.637ns (Levels of Logic = 18)
  Source:            bit2/counter1_0 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      bit2/osc_out<0> rising

  Data Path: bit2/counter1_0 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  bit2/counter1_0 (bit2/counter1_0)
     LUT4:I0->O            1   0.124   0.000  bit2/Mcompar_comparator_lut<0> (bit2/Mcompar_comparator_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit2/Mcompar_comparator_cy<0> (bit2/Mcompar_comparator_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<1> (bit2/Mcompar_comparator_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<2> (bit2/Mcompar_comparator_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<3> (bit2/Mcompar_comparator_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<4> (bit2/Mcompar_comparator_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<5> (bit2/Mcompar_comparator_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<6> (bit2/Mcompar_comparator_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<7> (bit2/Mcompar_comparator_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<8> (bit2/Mcompar_comparator_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<9> (bit2/Mcompar_comparator_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<10> (bit2/Mcompar_comparator_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<11> (bit2/Mcompar_comparator_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<12> (bit2/Mcompar_comparator_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<13> (bit2/Mcompar_comparator_cy<13>)
     MUXCY:CI->O           1   0.334   0.536  bit2/Mcompar_comparator_cy<14> (bit2/Mcompar_comparator_cy<14>)
     LUT5:I3->O            1   0.124   0.399  bit2/Mcompar_comparator_cy<15> (led_2_OBUF)
     OBUF:I->O                 0.000          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      3.637ns (1.912ns logic, 1.725ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit2/osc_out<1>'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.621ns (Levels of Logic = 18)
  Source:            bit2/counter2_1 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      bit2/osc_out<1> rising

  Data Path: bit2/counter2_1 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  bit2/counter2_1 (bit2/counter2_1)
     LUT4:I0->O            0   0.124   0.000  bit2/Mcompar_comparator_lutdi (bit2/Mcompar_comparator_lutdi)
     MUXCY:DI->O           1   0.456   0.000  bit2/Mcompar_comparator_cy<0> (bit2/Mcompar_comparator_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<1> (bit2/Mcompar_comparator_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<2> (bit2/Mcompar_comparator_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<3> (bit2/Mcompar_comparator_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<4> (bit2/Mcompar_comparator_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<5> (bit2/Mcompar_comparator_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<6> (bit2/Mcompar_comparator_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<7> (bit2/Mcompar_comparator_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<8> (bit2/Mcompar_comparator_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<9> (bit2/Mcompar_comparator_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<10> (bit2/Mcompar_comparator_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<11> (bit2/Mcompar_comparator_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<12> (bit2/Mcompar_comparator_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Mcompar_comparator_cy<13> (bit2/Mcompar_comparator_cy<13>)
     MUXCY:CI->O           1   0.334   0.536  bit2/Mcompar_comparator_cy<14> (bit2/Mcompar_comparator_cy<14>)
     LUT5:I3->O            1   0.124   0.399  bit2/Mcompar_comparator_cy<15> (led_2_OBUF)
     OBUF:I->O                 0.000          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      3.621ns (1.896ns logic, 1.725ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit1/osc_out<0>'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.637ns (Levels of Logic = 18)
  Source:            bit1/counter1_0 (FF)
  Destination:       led<1> (PAD)
  Source Clock:      bit1/osc_out<0> rising

  Data Path: bit1/counter1_0 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  bit1/counter1_0 (bit1/counter1_0)
     LUT4:I0->O            1   0.124   0.000  bit1/Mcompar_comparator_lut<0> (bit1/Mcompar_comparator_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit1/Mcompar_comparator_cy<0> (bit1/Mcompar_comparator_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<1> (bit1/Mcompar_comparator_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<2> (bit1/Mcompar_comparator_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<3> (bit1/Mcompar_comparator_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<4> (bit1/Mcompar_comparator_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<5> (bit1/Mcompar_comparator_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<6> (bit1/Mcompar_comparator_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<7> (bit1/Mcompar_comparator_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<8> (bit1/Mcompar_comparator_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<9> (bit1/Mcompar_comparator_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<10> (bit1/Mcompar_comparator_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<11> (bit1/Mcompar_comparator_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<12> (bit1/Mcompar_comparator_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<13> (bit1/Mcompar_comparator_cy<13>)
     MUXCY:CI->O           1   0.334   0.536  bit1/Mcompar_comparator_cy<14> (bit1/Mcompar_comparator_cy<14>)
     LUT5:I3->O            1   0.124   0.399  bit1/Mcompar_comparator_cy<15> (led_1_OBUF)
     OBUF:I->O                 0.000          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      3.637ns (1.912ns logic, 1.725ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit1/osc_out<1>'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.621ns (Levels of Logic = 18)
  Source:            bit1/counter2_1 (FF)
  Destination:       led<1> (PAD)
  Source Clock:      bit1/osc_out<1> rising

  Data Path: bit1/counter2_1 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  bit1/counter2_1 (bit1/counter2_1)
     LUT4:I0->O            0   0.124   0.000  bit1/Mcompar_comparator_lutdi (bit1/Mcompar_comparator_lutdi)
     MUXCY:DI->O           1   0.456   0.000  bit1/Mcompar_comparator_cy<0> (bit1/Mcompar_comparator_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<1> (bit1/Mcompar_comparator_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<2> (bit1/Mcompar_comparator_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<3> (bit1/Mcompar_comparator_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<4> (bit1/Mcompar_comparator_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<5> (bit1/Mcompar_comparator_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<6> (bit1/Mcompar_comparator_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<7> (bit1/Mcompar_comparator_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<8> (bit1/Mcompar_comparator_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<9> (bit1/Mcompar_comparator_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<10> (bit1/Mcompar_comparator_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<11> (bit1/Mcompar_comparator_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<12> (bit1/Mcompar_comparator_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Mcompar_comparator_cy<13> (bit1/Mcompar_comparator_cy<13>)
     MUXCY:CI->O           1   0.334   0.536  bit1/Mcompar_comparator_cy<14> (bit1/Mcompar_comparator_cy<14>)
     LUT5:I3->O            1   0.124   0.399  bit1/Mcompar_comparator_cy<15> (led_1_OBUF)
     OBUF:I->O                 0.000          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      3.621ns (1.896ns logic, 1.725ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit0/osc_out<0>'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.637ns (Levels of Logic = 18)
  Source:            bit0/counter1_0 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      bit0/osc_out<0> rising

  Data Path: bit0/counter1_0 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  bit0/counter1_0 (bit0/counter1_0)
     LUT4:I0->O            1   0.124   0.000  bit0/Mcompar_comparator_lut<0> (bit0/Mcompar_comparator_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit0/Mcompar_comparator_cy<0> (bit0/Mcompar_comparator_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<1> (bit0/Mcompar_comparator_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<2> (bit0/Mcompar_comparator_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<3> (bit0/Mcompar_comparator_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<4> (bit0/Mcompar_comparator_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<5> (bit0/Mcompar_comparator_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<6> (bit0/Mcompar_comparator_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<7> (bit0/Mcompar_comparator_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<8> (bit0/Mcompar_comparator_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<9> (bit0/Mcompar_comparator_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<10> (bit0/Mcompar_comparator_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<11> (bit0/Mcompar_comparator_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<12> (bit0/Mcompar_comparator_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<13> (bit0/Mcompar_comparator_cy<13>)
     MUXCY:CI->O           1   0.334   0.536  bit0/Mcompar_comparator_cy<14> (bit0/Mcompar_comparator_cy<14>)
     LUT5:I3->O            1   0.124   0.399  bit0/Mcompar_comparator_cy<15> (led_0_OBUF)
     OBUF:I->O                 0.000          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      3.637ns (1.912ns logic, 1.725ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit0/osc_out<1>'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.621ns (Levels of Logic = 18)
  Source:            bit0/counter2_1 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      bit0/osc_out<1> rising

  Data Path: bit0/counter2_1 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  bit0/counter2_1 (bit0/counter2_1)
     LUT4:I0->O            0   0.124   0.000  bit0/Mcompar_comparator_lutdi (bit0/Mcompar_comparator_lutdi)
     MUXCY:DI->O           1   0.456   0.000  bit0/Mcompar_comparator_cy<0> (bit0/Mcompar_comparator_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<1> (bit0/Mcompar_comparator_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<2> (bit0/Mcompar_comparator_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<3> (bit0/Mcompar_comparator_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<4> (bit0/Mcompar_comparator_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<5> (bit0/Mcompar_comparator_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<6> (bit0/Mcompar_comparator_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<7> (bit0/Mcompar_comparator_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<8> (bit0/Mcompar_comparator_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<9> (bit0/Mcompar_comparator_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<10> (bit0/Mcompar_comparator_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<11> (bit0/Mcompar_comparator_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<12> (bit0/Mcompar_comparator_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Mcompar_comparator_cy<13> (bit0/Mcompar_comparator_cy<13>)
     MUXCY:CI->O           1   0.334   0.536  bit0/Mcompar_comparator_cy<14> (bit0/Mcompar_comparator_cy<14>)
     LUT5:I3->O            1   0.124   0.399  bit0/Mcompar_comparator_cy<15> (led_0_OBUF)
     OBUF:I->O                 0.000          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      3.621ns (1.896ns logic, 1.725ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock bit0/osc_out<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bit0/osc_out<0>|    2.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit0/osc_out<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bit0/osc_out<1>|    2.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit1/osc_out<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bit1/osc_out<0>|    2.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit1/osc_out<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bit1/osc_out<1>|    2.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit2/osc_out<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bit2/osc_out<0>|    2.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit2/osc_out<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bit2/osc_out<1>|    2.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit3/osc_out<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bit3/osc_out<0>|    2.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit3/osc_out<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bit3/osc_out<1>|    2.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit4/osc_out<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bit4/osc_out<0>|    2.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit4/osc_out<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bit4/osc_out<1>|    2.926|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.47 secs
 
--> 

Total memory usage is 410756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

