Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 30 16:33:46 2020
| Host         : travis-job-9a846e27-b52b-4dfb-b341-6cd990bce1fb running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.068     -207.897                    493                25908        0.021        0.000                      0                25902       -0.822       -7.242                      21                  9147  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk100                                    {0.000 5.000}        10.000          100.000         
  soc_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  soc_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  soc_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  soc_videosoc_pll_clk200                 {0.000 2.500}        5.000           200.000         
  soc_videosoc_pll_fb                     {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys                    {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys4x                  {0.000 1.250}        2.500           400.000         
  soc_videosoc_pll_sys4x_dqs              {0.625 1.875}        2.500           400.000         
eth_clocks_rx                             {0.000 4.000}        8.000           125.000         
eth_rx_clk                                {0.000 4.000}        8.000           125.000         
  soc_ethphy_clkout0                      {0.000 4.000}        8.000           125.000         
  soc_ethphy_clkout1                      {2.000 6.000}        8.000           125.000         
  vns_pll_fb                              {0.000 4.000}        8.000           125.000         
eth_tx_clk                                {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                        {0.000 0.673}        1.346           742.942         
hdmi_in0_pix_clk                          {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                       {0.000 0.673}        1.346           742.942         
hdmi_out0_pix_clk                         {0.000 3.367}        6.734           148.500         
pix1p25x_clk                              {0.000 2.693}        5.387           185.632         
sys_clk                                   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                      3.000        0.000                       0                     3  
  soc_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  soc_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  soc_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  soc_videosoc_pll_clk200                       2.747        0.000                      0                   13        0.255        0.000                      0                   13        0.264        0.000                       0                    12  
  soc_videosoc_pll_fb                                                                                                                                                                       8.751        0.000                       0                     2  
  soc_videosoc_pll_sys                                                                                                                                                                      7.845        0.000                       0                     2  
  soc_videosoc_pll_sys4x                                                                                                                                                                    0.345        0.000                       0                    77  
  soc_videosoc_pll_sys4x_dqs                                                                                                                                                                0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                               5.845        0.000                       0                     1  
eth_rx_clk                                      0.980        0.000                      0                  428        0.049        0.000                      0                  428        2.000        0.000                       0                   152  
  soc_ethphy_clkout0                                                                                                                                                                        5.845        0.000                       0                     2  
  soc_ethphy_clkout1                                                                                                                                                                        5.845        0.000                       0                     3  
  vns_pll_fb                                                                                                                                                                                6.751        0.000                       0                     2  
eth_tx_clk                                      0.200        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                         -0.321       -3.852                      12                    12  
hdmi_in0_pix_clk                                0.157        0.000                      0                 2746        0.021        0.000                      0                 2746        2.117        0.000                       0                  1107  
hdmi_out0_pix5x_clk                                                                                                                                                                        -0.321       -2.568                       8                     8  
hdmi_out0_pix_clk                               0.173        0.000                      0                 1584        0.035        0.000                      0                 1584        2.117        0.000                       0                   836  
pix1p25x_clk                                    0.371        0.000                      0                  907        0.119        0.000                      0                  907        2.193        0.000                       0                   471  
sys_clk                                        -1.068     -207.897                    493                19998        0.024        0.000                      0                19998        2.500        0.000                       0                  6345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                         soc_videosoc_pll_clk200        3.755        0.000                      0                    1                                                                        
                         eth_rx_clk                     2.456        0.000                      0                    1                                                                        
                         eth_tx_clk                     2.436        0.000                      0                    1                                                                        
                         hdmi_in0_pix_clk               2.472        0.000                      0                    1                                                                        
                         pix1p25x_clk                   2.408        0.000                      0                    1                                                                        
                         sys_clk                        2.416        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y12   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  soc_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  soc_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y6    BUFG_12/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  soc_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_clk200
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.988%)  route 1.277ns (64.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.851    soc_videosoc_reset_counter[1]
    SLICE_X161Y157       LUT4 (Prop_lut4_I0_O)        0.299     8.150 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.529    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.534    
                         clock uncertainty           -0.053    11.481    
    SLICE_X161Y157       FDSE (Setup_fdse_C_CE)      -0.205    11.276    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.988%)  route 1.277ns (64.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.851    soc_videosoc_reset_counter[1]
    SLICE_X161Y157       LUT4 (Prop_lut4_I0_O)        0.299     8.150 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.529    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.534    
                         clock uncertainty           -0.053    11.481    
    SLICE_X161Y157       FDSE (Setup_fdse_C_CE)      -0.205    11.276    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.988%)  route 1.277ns (64.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.851    soc_videosoc_reset_counter[1]
    SLICE_X161Y157       LUT4 (Prop_lut4_I0_O)        0.299     8.150 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.529    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.534    
                         clock uncertainty           -0.053    11.481    
    SLICE_X161Y157       FDSE (Setup_fdse_C_CE)      -0.205    11.276    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.988%)  route 1.277ns (64.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.851    soc_videosoc_reset_counter[1]
    SLICE_X161Y157       LUT4 (Prop_lut4_I0_O)        0.299     8.150 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.529    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.534    
                         clock uncertainty           -0.053    11.481    
    SLICE_X161Y157       FDSE (Setup_fdse_C_CE)      -0.205    11.276    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.718ns (37.100%)  route 1.217ns (62.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.893     7.846    soc_videosoc_reset_counter[1]
    SLICE_X161Y157       LUT6 (Prop_lut6_I0_O)        0.299     8.145 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.324     8.469    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X162Y157       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X162Y157       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism              0.329    11.509    
                         clock uncertainty           -0.053    11.456    
    SLICE_X162Y157       FDRE (Setup_fdre_C_D)       -0.031    11.425    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.883     7.836    soc_videosoc_reset_counter[1]
    SLICE_X161Y157       LUT2 (Prop_lut2_I1_O)        0.327     8.163 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.163    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.534    
                         clock uncertainty           -0.053    11.481    
    SLICE_X161Y157       FDSE (Setup_fdse_C_D)        0.075    11.556    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X161Y156       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDPE (Prop_fdpe_C_Q)         0.419     6.954 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.306    clk200_rst
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.329    11.509    
                         clock uncertainty           -0.053    11.456    
    SLICE_X161Y157       FDSE (Setup_fdse_C_S)       -0.604    10.852    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X161Y156       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDPE (Prop_fdpe_C_Q)         0.419     6.954 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.306    clk200_rst
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.329    11.509    
                         clock uncertainty           -0.053    11.456    
    SLICE_X161Y157       FDSE (Setup_fdse_C_S)       -0.604    10.852    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X161Y156       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDPE (Prop_fdpe_C_Q)         0.419     6.954 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.306    clk200_rst
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.329    11.509    
                         clock uncertainty           -0.053    11.456    
    SLICE_X161Y157       FDSE (Setup_fdse_C_S)       -0.604    10.852    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X161Y156       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDPE (Prop_fdpe_C_Q)         0.419     6.954 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.306    clk200_rst
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.329    11.509    
                         clock uncertainty           -0.053    11.456    
    SLICE_X161Y157       FDSE (Setup_fdse_C_S)       -0.604    10.852    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  3.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.141     2.091 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.270    soc_videosoc_reset_counter[0]
    SLICE_X161Y157       LUT2 (Prop_lut2_I0_O)        0.042     2.312 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.312    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.556     1.950    
    SLICE_X161Y157       FDSE (Hold_fdse_C_D)         0.107     2.057    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.141     2.091 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.272    soc_videosoc_reset_counter[0]
    SLICE_X161Y157       LUT4 (Prop_lut4_I1_O)        0.043     2.315 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.315    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.556     1.950    
    SLICE_X161Y157       FDSE (Hold_fdse_C_D)         0.107     2.057    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.141     2.091 f  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.270    soc_videosoc_reset_counter[0]
    SLICE_X161Y157       LUT1 (Prop_lut1_I0_O)        0.045     2.315 r  soc_videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.315    soc_videosoc_reset_counter0[0]
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.950    
    SLICE_X161Y157       FDSE (Hold_fdse_C_D)         0.091     2.041    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.141     2.091 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.272    soc_videosoc_reset_counter[0]
    SLICE_X161Y157       LUT3 (Prop_lut3_I1_O)        0.045     2.317 r  soc_videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.317    soc_videosoc_reset_counter[2]_i_1_n_0
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.556     1.950    
    SLICE_X161Y157       FDSE (Hold_fdse_C_D)         0.092     2.042    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X161Y156       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDPE (Prop_fdpe_C_Q)         0.128     2.079 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.207    clk200_rst
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.966    
    SLICE_X161Y157       FDSE (Hold_fdse_C_S)        -0.072     1.894    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X161Y156       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDPE (Prop_fdpe_C_Q)         0.128     2.079 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.207    clk200_rst
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.966    
    SLICE_X161Y157       FDSE (Hold_fdse_C_S)        -0.072     1.894    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X161Y156       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDPE (Prop_fdpe_C_Q)         0.128     2.079 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.207    clk200_rst
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.966    
    SLICE_X161Y157       FDSE (Hold_fdse_C_S)        -0.072     1.894    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X161Y156       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDPE (Prop_fdpe_C_Q)         0.128     2.079 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.207    clk200_rst
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.966    
    SLICE_X161Y157       FDSE (Hold_fdse_C_S)        -0.072     1.894    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.226ns (51.151%)  route 0.216ns (48.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.128     2.078 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.192    soc_videosoc_reset_counter[3]
    SLICE_X161Y157       LUT6 (Prop_lut6_I3_O)        0.098     2.290 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.101     2.392    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X162Y157       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X162Y157       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism             -0.540     1.966    
    SLICE_X162Y157       FDRE (Hold_fdre_C_D)         0.059     2.025    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDSE (Prop_fdse_C_Q)         0.128     2.078 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.192    soc_videosoc_reset_counter[3]
    SLICE_X161Y157       LUT4 (Prop_lut4_I3_O)        0.098     2.290 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.406    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y157       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.950    
    SLICE_X161Y157       FDSE (Hold_fdse_C_CE)       -0.039     1.911    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.496    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X161Y156   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X161Y156   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X162Y157   soc_videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y156   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y156   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y157   soc_videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y156   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y156   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y157   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y156   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y156   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y157   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y157   soc_videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y157   soc_videosoc_reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_fb
  To Clock:  soc_videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys
  To Clock:  soc_videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x
  To Clock:  soc_videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x_dqs
  To Clock:  soc_videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y8   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 0.697ns (10.697%)  route 5.819ns (89.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 9.571 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.493     7.028    soc_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X100Y103       LUT3 (Prop_lut3_I1_O)        0.180     7.208 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.326     8.534    soc_ethmac_preamble_checker_source_last
    SLICE_X132Y102       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.571     9.571    eth_rx_clk
    SLICE_X132Y102       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.579    
                         clock uncertainty           -0.035     9.544    
    SLICE_X132Y102       FDRE (Setup_fdre_C_D)       -0.030     9.514    soc_ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 0.697ns (10.722%)  route 5.804ns (89.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 9.570 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.493     7.028    soc_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X100Y103       LUT3 (Prop_lut3_I1_O)        0.180     7.208 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.311     8.519    soc_ethmac_preamble_checker_source_last
    SLICE_X132Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.570     9.570    eth_rx_clk
    SLICE_X132Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.578    
                         clock uncertainty           -0.035     9.543    
    SLICE_X132Y103       FDRE (Setup_fdre_C_D)       -0.031     9.512    soc_ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 0.821ns (12.519%)  route 5.737ns (87.481%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 9.570 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.493     7.028    soc_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X100Y103       LUT3 (Prop_lut3_I1_O)        0.180     7.208 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.244     8.452    soc_ethmac_preamble_checker_source_last
    SLICE_X130Y103       LUT6 (Prop_lut6_I3_O)        0.124     8.576 r  soc_ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     8.576    soc_ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X130Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.570     9.570    eth_rx_clk
    SLICE_X130Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.578    
                         clock uncertainty           -0.035     9.543    
    SLICE_X130Y103       FDRE (Setup_fdre_C_D)        0.029     9.572    soc_ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.697ns (10.947%)  route 5.670ns (89.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 9.571 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.493     7.028    soc_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X100Y103       LUT3 (Prop_lut3_I1_O)        0.180     7.208 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.177     8.385    soc_ethmac_preamble_checker_source_last
    SLICE_X134Y102       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.571     9.571    eth_rx_clk
    SLICE_X134Y102       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.579    
                         clock uncertainty           -0.035     9.544    
    SLICE_X134Y102       FDRE (Setup_fdre_C_D)       -0.058     9.486    soc_ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.486    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 0.697ns (10.934%)  route 5.677ns (89.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 9.571 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.493     7.028    soc_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X100Y103       LUT3 (Prop_lut3_I1_O)        0.180     7.208 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.184     8.392    soc_ethmac_preamble_checker_source_last
    SLICE_X130Y102       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.571     9.571    eth_rx_clk
    SLICE_X130Y102       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.579    
                         clock uncertainty           -0.035     9.544    
    SLICE_X130Y102       FDRE (Setup_fdre_C_D)       -0.047     9.497    soc_ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.497    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 0.821ns (12.804%)  route 5.591ns (87.196%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 9.569 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.493     7.028    soc_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X100Y103       LUT3 (Prop_lut3_I1_O)        0.180     7.208 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.098     8.306    soc_ethmac_preamble_checker_source_last
    SLICE_X126Y103       LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  soc_ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.430    soc_ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X126Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     9.569    eth_rx_clk
    SLICE_X126Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X126Y103       FDRE (Setup_fdre_C_D)        0.031     9.573    soc_ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.821ns (12.812%)  route 5.587ns (87.188%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 9.569 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.493     7.028    soc_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X100Y103       LUT3 (Prop_lut3_I1_O)        0.180     7.208 f  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.094     8.302    soc_ethmac_preamble_checker_source_last
    SLICE_X126Y103       LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.426    soc_ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X126Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     9.569    eth_rx_clk
    SLICE_X126Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X126Y103       FDRE (Setup_fdre_C_D)        0.029     9.571    soc_ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.815ns (12.731%)  route 5.587ns (87.269%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 9.569 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.493     7.028    soc_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X100Y103       LUT3 (Prop_lut3_I1_O)        0.180     7.208 f  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.094     8.302    soc_ethmac_preamble_checker_source_last
    SLICE_X126Y103       LUT5 (Prop_lut5_I1_O)        0.118     8.420 r  soc_ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.420    soc_ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X126Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     9.569    eth_rx_clk
    SLICE_X126Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X126Y103       FDRE (Setup_fdre_C_D)        0.075     9.617    soc_ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphyrgmiirx_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.512ns (22.566%)  route 5.188ns (77.434%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 9.571 - 8.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.670     1.670    eth_rx_clk
    SLICE_X92Y101        FDRE                                         r  soc_ethphy_liteethphyrgmiirx_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDRE (Prop_fdre_C_Q)         0.518     2.188 r  soc_ethphy_liteethphyrgmiirx_source_payload_data_reg[7]/Q
                         net (fo=12, routed)          0.814     3.002    p_38_in197_in
    SLICE_X94Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.152 r  soc_ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=7, routed)           0.705     3.858    soc_ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X94Y105        LUT6 (Prop_lut6_I1_O)        0.348     4.206 f  soc_ethmac_crc32_checker_crc_reg[26]_i_1/O
                         net (fo=2, routed)           0.817     5.022    soc_ethmac_crc32_checker_crc_next_reg[26]
    SLICE_X94Y104        LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.430     5.576    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X93Y104        LUT6 (Prop_lut6_I0_O)        0.124     5.700 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.363     6.063    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X93Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.187 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.414     6.602    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X94Y104        LUT6 (Prop_lut6_I4_O)        0.124     6.726 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.645     8.371    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X132Y102       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.571     9.571    eth_rx_clk
    SLICE_X132Y102       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.080     9.651    
                         clock uncertainty           -0.035     9.616    
    SLICE_X132Y102       FDRE (Setup_fdre_C_D)       -0.013     9.603    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphyrgmiirx_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 1.512ns (22.967%)  route 5.071ns (77.033%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 9.571 - 8.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.670     1.670    eth_rx_clk
    SLICE_X92Y101        FDRE                                         r  soc_ethphy_liteethphyrgmiirx_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDRE (Prop_fdre_C_Q)         0.518     2.188 r  soc_ethphy_liteethphyrgmiirx_source_payload_data_reg[7]/Q
                         net (fo=12, routed)          0.814     3.002    p_38_in197_in
    SLICE_X94Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.152 r  soc_ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=7, routed)           0.705     3.858    soc_ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X94Y105        LUT6 (Prop_lut6_I1_O)        0.348     4.206 f  soc_ethmac_crc32_checker_crc_reg[26]_i_1/O
                         net (fo=2, routed)           0.817     5.022    soc_ethmac_crc32_checker_crc_next_reg[26]
    SLICE_X94Y104        LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.430     5.576    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X93Y104        LUT6 (Prop_lut6_I0_O)        0.124     5.700 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.363     6.063    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X93Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.187 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.414     6.602    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X94Y104        LUT6 (Prop_lut6_I4_O)        0.124     6.726 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.528     8.254    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X130Y101       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.571     9.571    eth_rx_clk
    SLICE_X130Y101       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.651    
                         clock uncertainty           -0.035     9.616    
    SLICE_X130Y101       FDRE (Setup_fdre_C_D)       -0.081     9.535    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.535    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  1.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X103Y103       FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.231     0.957    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_0_5/WCLK
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X102Y103       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X103Y103       FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.231     0.957    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_0_5/WCLK
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X102Y103       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X103Y103       FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.231     0.957    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_0_5/WCLK
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X102Y103       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X103Y103       FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.231     0.957    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_0_5/WCLK
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X102Y103       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X103Y103       FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.231     0.957    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_0_5/WCLK
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X102Y103       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X103Y103       FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.231     0.957    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_0_5/WCLK
    SLICE_X102Y103       RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X102Y103       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X103Y103       FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.231     0.957    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X102Y103       RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_0_5/WCLK
    SLICE_X102Y103       RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X102Y103       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X103Y103       FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.231     0.957    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X102Y103       RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_0_5/WCLK
    SLICE_X102Y103       RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X102Y103       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.437%)  route 0.326ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.595     0.595    eth_rx_clk
    SLICE_X132Y103       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y103       FDRE (Prop_fdre_C_Q)         0.164     0.759 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/Q
                         net (fo=1, routed)           0.326     1.085    soc_ethmac_rx_converter_converter_source_payload_data[39]
    RAMB36_X7Y20         RAMB36E1                                     r  storage_12_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.933     0.933    eth_rx_clk
    RAMB36_X7Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.699    
    RAMB36_X7Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     0.995    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.344%)  route 0.328ns (66.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.596     0.596    eth_rx_clk
    SLICE_X132Y102       FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y102       FDRE (Prop_fdre_C_Q)         0.164     0.760 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[22]/Q
                         net (fo=1, routed)           0.328     1.087    soc_ethmac_rx_converter_converter_source_payload_data[22]
    RAMB36_X7Y20         RAMB36E1                                     r  storage_12_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.933     0.933    eth_rx_clk
    RAMB36_X7Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.699    
    RAMB36_X7Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     0.995    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X7Y20    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X98Y100   FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X98Y100   FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X99Y103   vns_liteethmaccrc32checker_state_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X102Y103  storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_clkout0
  To Clock:  soc_ethphy_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_clkout1
  To Clock:  soc_ethphy_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y9   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb
  To Clock:  vns_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 3.029ns (43.437%)  route 3.944ns (56.563%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.341 r  storage_11_reg/DOADO[26]
                         net (fo=1, routed)           1.092     5.433    soc_ethmac_tx_converter_converter_sink_payload_data_reg[32]
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124     5.557 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.578     6.135    ODDR_4_i_7_n_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I3_O)        0.119     6.254 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.585     6.840    ODDR_4_i_4_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I3_O)        0.332     7.172 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.689     8.860    soc_ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.058     9.894    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.060    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 2.826ns (41.950%)  route 3.911ns (58.050%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.341 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           0.939     5.280    soc_ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  ODDR_4_i_8/O
                         net (fo=1, routed)           0.693     6.097    ODDR_4_i_8_n_0
    SLICE_X35Y91         LUT4 (Prop_lut4_I3_O)        0.124     6.221 r  ODDR_4_i_6/O
                         net (fo=4, routed)           0.628     6.850    ODDR_4_i_6_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.974 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.650     8.624    soc_ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.058     9.894    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.060    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 3.022ns (45.058%)  route 3.685ns (54.942%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.341 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.254     5.595    soc_ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X35Y90         LUT6 (Prop_lut6_I1_O)        0.124     5.719 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.451     6.169    ODDR_2_i_9_n_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I3_O)        0.118     6.287 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.451     6.738    ODDR_2_i_7_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I3_O)        0.326     7.064 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.530     8.594    soc_ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.058     9.896    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.062    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 3.029ns (45.226%)  route 3.669ns (54.774%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.341 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.124     5.465    soc_ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.124     5.589 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.560     6.149    ODDR_2_i_8_n_0
    SLICE_X33Y90         LUT4 (Prop_lut4_I3_O)        0.119     6.268 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.455     6.723    ODDR_2_i_4_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I3_O)        0.332     7.055 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.529     8.584    soc_ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.058     9.896    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.062    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.702ns (40.413%)  route 3.984ns (59.587%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.341 r  storage_11_reg/DOADO[17]
                         net (fo=1, routed)           1.182     5.523    soc_ethmac_tx_converter_converter_sink_payload_data_reg[21]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.647 r  ODDR_3_i_5/O
                         net (fo=2, routed)           1.088     6.735    ODDR_3_i_5_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.859 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.713     8.573    soc_ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.058     9.894    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.060    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 1.938ns (28.288%)  route 4.913ns (71.712%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 9.757 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.843     1.843    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.419     2.262 r  vns_xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.804     3.066    vns_xilinxmultiregimpl4_regs1[6]
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.297     3.363 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.603     3.966    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.090 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.173     4.263    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.387 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.626     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.601    soc_ethmac_crc32_inserter_source_valid
    SLICE_X48Y91         LUT4 (Prop_lut4_I1_O)        0.150     5.751 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.470     6.221    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.328     6.549 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.450     6.999    soc_ethmac_tx_converter_converter_mux0
    SLICE_X52Y92         LUT3 (Prop_lut3_I2_O)        0.124     7.123 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.324     7.447    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     7.571 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.183     7.754    storage_11_reg_i_46_n_0
    SLICE_X52Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.878 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.816     8.694    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.757     9.757    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.846    
                         clock uncertainty           -0.058     9.788    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.222    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 1.814ns (26.787%)  route 4.958ns (73.213%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 9.757 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.843     1.843    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.419     2.262 r  vns_xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.804     3.066    vns_xilinxmultiregimpl4_regs1[6]
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.297     3.363 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.603     3.966    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.090 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.173     4.263    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.387 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.626     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.601    soc_ethmac_crc32_inserter_source_valid
    SLICE_X48Y91         LUT4 (Prop_lut4_I1_O)        0.150     5.751 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.470     6.221    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.328     6.549 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.450     6.999    soc_ethmac_tx_converter_converter_mux0
    SLICE_X52Y92         LUT3 (Prop_lut3_I2_O)        0.124     7.123 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.546     7.670    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X52Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.794 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.822     8.615    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.757     9.757    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.846    
                         clock uncertainty           -0.058     9.788    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.222    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.814ns (27.045%)  route 4.893ns (72.955%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 9.757 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.843     1.843    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.419     2.262 r  vns_xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.804     3.066    vns_xilinxmultiregimpl4_regs1[6]
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.297     3.363 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.603     3.966    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.090 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.173     4.263    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.387 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.626     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.601    soc_ethmac_crc32_inserter_source_valid
    SLICE_X48Y91         LUT4 (Prop_lut4_I1_O)        0.150     5.751 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.470     6.221    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.328     6.549 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.450     6.999    soc_ethmac_tx_converter_converter_mux0
    SLICE_X52Y92         LUT3 (Prop_lut3_I2_O)        0.124     7.123 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.353     7.476    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X52Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.600 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.951     8.551    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.757     9.757    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.846    
                         clock uncertainty           -0.058     9.788    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.222    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.814ns (27.075%)  route 4.886ns (72.925%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 9.757 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.843     1.843    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.419     2.262 r  vns_xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.804     3.066    vns_xilinxmultiregimpl4_regs1[6]
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.297     3.363 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.603     3.966    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.090 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.173     4.263    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.387 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.626     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.601    soc_ethmac_crc32_inserter_source_valid
    SLICE_X48Y91         LUT4 (Prop_lut4_I1_O)        0.150     5.751 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.470     6.221    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.328     6.549 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.450     6.999    soc_ethmac_tx_converter_converter_mux0
    SLICE_X52Y92         LUT3 (Prop_lut3_I2_O)        0.124     7.123 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.350     7.473    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     7.597 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.946     8.543    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.757     9.757    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.846    
                         clock uncertainty           -0.058     9.788    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.222    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 1.964ns (28.579%)  route 4.908ns (71.421%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 9.713 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.843     1.843    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.419     2.262 r  vns_xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.804     3.066    vns_xilinxmultiregimpl4_regs1[6]
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.297     3.363 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.603     3.966    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.090 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.173     4.263    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.387 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.626     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.601    soc_ethmac_crc32_inserter_source_valid
    SLICE_X48Y91         LUT4 (Prop_lut4_I1_O)        0.150     5.751 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.470     6.221    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.328     6.549 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.450     6.999    soc_ethmac_tx_converter_converter_mux0
    SLICE_X52Y92         LUT3 (Prop_lut3_I2_O)        0.124     7.123 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.324     7.447    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     7.571 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.612     8.183    storage_11_reg_i_46_n_0
    SLICE_X56Y92         LUT3 (Prop_lut3_I0_O)        0.150     8.333 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.382     8.716    soc_ethmac_tx_cdc_rdport_adr[6]
    SLICE_X56Y92         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.713     9.713    eth_tx_clk
    SLICE_X56Y92         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.104     9.817    
                         clock uncertainty           -0.058     9.760    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)       -0.244     9.516    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.516    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  0.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.650     0.650    eth_tx_clk
    SLICE_X55Y92         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     0.791 r  vns_xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.847    vns_xilinxmultiregimpl4_regs0[1]
    SLICE_X55Y92         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.925     0.925    eth_tx_clk
    SLICE_X55Y92         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.274     0.650    
    SLICE_X55Y92         FDRE (Hold_fdre_C_D)         0.075     0.725    vns_xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.651     0.651    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  vns_xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.059     0.851    vns_xilinxmultiregimpl4_regs0[6]
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.926     0.926    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.274     0.651    
    SLICE_X54Y93         FDRE (Hold_fdre_C_D)         0.076     0.727    vns_xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.650     0.650    eth_tx_clk
    SLICE_X55Y92         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     0.791 r  vns_xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.847    vns_xilinxmultiregimpl4_regs0[3]
    SLICE_X55Y92         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.925     0.925    eth_tx_clk
    SLICE_X55Y92         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.274     0.650    
    SLICE_X55Y92         FDRE (Hold_fdre_C_D)         0.071     0.721    vns_xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.650     0.650    eth_tx_clk
    SLICE_X55Y91         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     0.791 r  vns_xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.847    vns_xilinxmultiregimpl4_regs0[4]
    SLICE_X55Y91         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.925     0.925    eth_tx_clk
    SLICE_X55Y91         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.274     0.650    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.071     0.721    vns_xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.651     0.651    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  vns_xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.058     0.850    vns_xilinxmultiregimpl4_regs0[5]
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.926     0.926    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.274     0.651    
    SLICE_X54Y93         FDRE (Hold_fdre_C_D)         0.071     0.722    vns_xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.651     0.651    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  vns_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.858    vns_xilinxmultiregimpl4_regs0[0]
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.926     0.926    eth_tx_clk
    SLICE_X54Y93         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.274     0.651    
    SLICE_X54Y93         FDRE (Hold_fdre_C_D)         0.075     0.726    vns_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X38Y89         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.141     0.821 f  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     0.930    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.975 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.975    vns_liteethmacgap_state_i_1_n_0
    SLICE_X39Y89         FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X39Y89         FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.262     0.693    
    SLICE_X39Y89         FDRE (Hold_fdre_C_D)         0.091     0.784    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vns_liteethmaccrc32inserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.825%)  route 0.147ns (44.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.651     0.651    eth_tx_clk
    SLICE_X43Y90         FDRE                                         r  vns_liteethmaccrc32inserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  vns_liteethmaccrc32inserter_state_reg[1]/Q
                         net (fo=27, routed)          0.147     0.939    vns_liteethmaccrc32inserter_state[1]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.984 r  soc_ethmac_crc32_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.984    soc_ethmac_crc32_inserter_cnt[1]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  soc_ethmac_crc32_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.926     0.926    eth_tx_clk
    SLICE_X42Y90         FDRE                                         r  soc_ethmac_crc32_inserter_cnt_reg[1]/C
                         clock pessimism             -0.261     0.664    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120     0.784    soc_ethmac_crc32_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vns_liteethmaccrc32inserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.163%)  route 0.151ns (44.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.651     0.651    eth_tx_clk
    SLICE_X43Y90         FDRE                                         r  vns_liteethmaccrc32inserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  vns_liteethmaccrc32inserter_state_reg[1]/Q
                         net (fo=27, routed)          0.151     0.943    vns_liteethmaccrc32inserter_state[1]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.988 r  soc_ethmac_crc32_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.988    soc_ethmac_crc32_inserter_cnt[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  soc_ethmac_crc32_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.926     0.926    eth_tx_clk
    SLICE_X42Y90         FDRE                                         r  soc_ethmac_crc32_inserter_cnt_reg[0]/C
                         clock pessimism             -0.261     0.664    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.121     0.785    soc_ethmac_crc32_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.650     0.650    eth_tx_clk
    SLICE_X56Y92         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     0.814 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/Q
                         net (fo=2, routed)           0.163     0.977    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[6]
    SLICE_X56Y92         LUT3 (Prop_lut3_I2_O)        0.043     1.020 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.000     1.020    soc_ethmac_tx_cdc_rdport_adr[6]
    SLICE_X56Y92         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.925     0.925    eth_tx_clk
    SLICE_X56Y92         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism             -0.274     0.650    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.123     0.773    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y18  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X85Y94  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X85Y94  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X48Y91  vns_liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y90  vns_liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X85Y94  FDPE_8/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X85Y94  FDPE_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y91  vns_liteethmaccrc32inserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y91  vns_liteethmaccrc32inserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y90  vns_liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y89  vns_liteethmacgap_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y91  vns_liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y91  vns_liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y90  vns_liteethmacpreambleinserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y90  vns_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y93  vns_xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y93  vns_xilinxmultiregimpl4_regs0_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y93  vns_xilinxmultiregimpl4_regs0_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y93  vns_xilinxmultiregimpl4_regs1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y93  vns_xilinxmultiregimpl4_regs1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y93  vns_xilinxmultiregimpl4_regs1_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X34Y89  soc_ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X34Y89  soc_ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X32Y90  soc_ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X33Y89  soc_ethmac_crc32_inserter_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -3.852ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_cr_sum_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.419ns (7.791%)  route 4.959ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 8.300 - 6.734 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        2.006     2.006    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE (Prop_fdpe_C_Q)         0.419     2.425 r  FDPE_13/Q
                         net (fo=839, routed)         4.959     7.384    hdmi_in0_pix_rst
    SLICE_X124Y138       FDRE                                         r  soc_frame_chroma_downsampler_cr_sum_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.566     8.300    hdmi_in0_pix_clk
    SLICE_X124Y138       FDRE                                         r  soc_frame_chroma_downsampler_cr_sum_reg[8]/C
                         clock pessimism              0.008     8.308    
                         clock uncertainty           -0.068     8.240    
    SLICE_X124Y138       FDRE (Setup_fdre_C_R)       -0.699     7.541    soc_frame_chroma_downsampler_cr_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_resdetection_vsync_r_reg/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.419ns (7.599%)  route 5.095ns (92.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.353 - 6.734 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        2.006     2.006    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE (Prop_fdpe_C_Q)         0.419     2.425 r  FDPE_13/Q
                         net (fo=839, routed)         5.095     7.520    hdmi_in0_pix_rst
    SLICE_X143Y122       FDRE                                         r  soc_resdetection_vsync_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.619     8.353    hdmi_in0_pix_clk
    SLICE_X143Y122       FDRE                                         r  soc_resdetection_vsync_r_reg/C
                         clock pessimism              0.008     8.361    
                         clock uncertainty           -0.068     8.293    
    SLICE_X143Y122       FDRE (Setup_fdre_C_R)       -0.604     7.689    soc_resdetection_vsync_r_reg
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.419ns (7.791%)  route 4.959ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 8.300 - 6.734 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        2.006     2.006    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE (Prop_fdpe_C_Q)         0.419     2.425 r  FDPE_13/Q
                         net (fo=839, routed)         4.959     7.384    hdmi_in0_pix_rst
    SLICE_X125Y138       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.566     8.300    hdmi_in0_pix_clk
    SLICE_X125Y138       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[4]/C
                         clock pessimism              0.008     8.308    
                         clock uncertainty           -0.068     8.240    
    SLICE_X125Y138       FDRE (Setup_fdre_C_R)       -0.604     7.636    soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[4]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.419ns (7.791%)  route 4.959ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 8.300 - 6.734 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        2.006     2.006    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE (Prop_fdpe_C_Q)         0.419     2.425 r  FDPE_13/Q
                         net (fo=839, routed)         4.959     7.384    hdmi_in0_pix_rst
    SLICE_X125Y138       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.566     8.300    hdmi_in0_pix_clk
    SLICE_X125Y138       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[5]/C
                         clock pessimism              0.008     8.308    
                         clock uncertainty           -0.068     8.240    
    SLICE_X125Y138       FDRE (Setup_fdre_C_R)       -0.604     7.636    soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[5]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.419ns (7.791%)  route 4.959ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 8.300 - 6.734 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        2.006     2.006    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE (Prop_fdpe_C_Q)         0.419     2.425 r  FDPE_13/Q
                         net (fo=839, routed)         4.959     7.384    hdmi_in0_pix_rst
    SLICE_X125Y138       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.566     8.300    hdmi_in0_pix_clk
    SLICE_X125Y138       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[6]/C
                         clock pessimism              0.008     8.308    
                         clock uncertainty           -0.068     8.240    
    SLICE_X125Y138       FDRE (Setup_fdre_C_R)       -0.604     7.636    soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[6]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.419ns (7.791%)  route 4.959ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 8.300 - 6.734 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        2.006     2.006    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE (Prop_fdpe_C_Q)         0.419     2.425 r  FDPE_13/Q
                         net (fo=839, routed)         4.959     7.384    hdmi_in0_pix_rst
    SLICE_X125Y138       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.566     8.300    hdmi_in0_pix_clk
    SLICE_X125Y138       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[7]/C
                         clock pessimism              0.008     8.308    
                         clock uncertainty           -0.068     8.240    
    SLICE_X125Y138       FDRE (Setup_fdre_C_R)       -0.604     7.636    soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[7]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.419ns (7.844%)  route 4.923ns (92.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 8.288 - 6.734 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        2.006     2.006    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE (Prop_fdpe_C_Q)         0.419     2.425 r  FDPE_13/Q
                         net (fo=839, routed)         4.923     7.348    hdmi_in0_pix_rst
    SLICE_X114Y128       FDRE                                         r  soc_charsync2_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.554     8.288    hdmi_in0_pix_clk
    SLICE_X114Y128       FDRE                                         r  soc_charsync2_data_reg[7]/C
                         clock pessimism              0.008     8.296    
                         clock uncertainty           -0.068     8.228    
    SLICE_X114Y128       FDRE (Setup_fdre_C_R)       -0.604     7.624    soc_charsync2_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.419ns (7.844%)  route 4.923ns (92.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 8.288 - 6.734 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        2.006     2.006    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE (Prop_fdpe_C_Q)         0.419     2.425 r  FDPE_13/Q
                         net (fo=839, routed)         4.923     7.348    hdmi_in0_pix_rst
    SLICE_X114Y128       FDRE                                         r  soc_charsync2_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.554     8.288    hdmi_in0_pix_clk
    SLICE_X114Y128       FDRE                                         r  soc_charsync2_data_reg[8]/C
                         clock pessimism              0.008     8.296    
                         clock uncertainty           -0.068     8.228    
    SLICE_X114Y128       FDRE (Setup_fdre_C_R)       -0.604     7.624    soc_charsync2_data_reg[8]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_raw_data1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.419ns (7.844%)  route 4.923ns (92.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 8.288 - 6.734 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        2.006     2.006    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE (Prop_fdpe_C_Q)         0.419     2.425 r  FDPE_13/Q
                         net (fo=839, routed)         4.923     7.348    hdmi_in0_pix_rst
    SLICE_X114Y128       FDRE                                         r  soc_charsync2_raw_data1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.554     8.288    hdmi_in0_pix_clk
    SLICE_X114Y128       FDRE                                         r  soc_charsync2_raw_data1_reg[9]/C
                         clock pessimism              0.008     8.296    
                         clock uncertainty           -0.068     8.228    
    SLICE_X114Y128       FDRE (Setup_fdre_C_R)       -0.604     7.624    soc_charsync2_raw_data1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 0.419ns (7.851%)  route 4.918ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 8.288 - 6.734 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        2.006     2.006    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE (Prop_fdpe_C_Q)         0.419     2.425 r  FDPE_13/Q
                         net (fo=839, routed)         4.918     7.344    hdmi_in0_pix_rst
    SLICE_X115Y128       FDRE                                         r  soc_charsync2_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.554     8.288    hdmi_in0_pix_clk
    SLICE_X115Y128       FDRE                                         r  soc_charsync2_data_reg[9]/C
                         clock pessimism              0.008     8.296    
                         clock uncertainty           -0.068     8.228    
    SLICE_X115Y128       FDRE (Setup_fdre_C_R)       -0.604     7.624    soc_charsync2_data_reg[9]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  0.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.608     0.608    hdmi_in0_pix_clk
    SLICE_X140Y128       FDRE                                         r  soc_frame_cur_word_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y128       FDRE (Prop_fdre_C_Q)         0.148     0.756 r  soc_frame_cur_word_reg[92]/Q
                         net (fo=1, routed)           0.170     0.925    soc_frame_cur_word[92]
    RAMB36_X7Y25         RAMB36E1                                     r  storage_18_reg_1/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.917     0.917    hdmi_in0_pix_clk
    RAMB36_X7Y25         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.256     0.661    
    RAMB36_X7Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.243     0.904    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.609     0.609    hdmi_in0_pix_clk
    SLICE_X140Y129       FDRE                                         r  soc_frame_cur_word_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y129       FDRE (Prop_fdre_C_Q)         0.148     0.757 r  soc_frame_cur_word_reg[122]/Q
                         net (fo=1, routed)           0.170     0.926    soc_frame_cur_word[122]
    RAMB36_X7Y25         RAMB36E1                                     r  storage_18_reg_1/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.917     0.917    hdmi_in0_pix_clk
    RAMB36_X7Y25         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.256     0.661    
    RAMB36_X7Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.243     0.904    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.597%)  route 0.221ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.606     0.606    hdmi_in0_pix_clk
    SLICE_X140Y126       FDRE                                         r  soc_frame_cur_word_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y126       FDRE (Prop_fdre_C_Q)         0.164     0.770 r  soc_frame_cur_word_reg[113]/Q
                         net (fo=1, routed)           0.221     0.991    soc_frame_cur_word[113]
    RAMB36_X7Y25         RAMB36E1                                     r  storage_18_reg_1/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.917     0.917    hdmi_in0_pix_clk
    RAMB36_X7Y25         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.256     0.661    
    RAMB36_X7Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     0.957    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.778%)  route 0.248ns (60.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.612     0.612    hdmi_in0_pix_clk
    SLICE_X148Y130       FDRE                                         r  soc_frame_cur_word_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y130       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  soc_frame_cur_word_reg[22]/Q
                         net (fo=1, routed)           0.248     1.024    soc_frame_cur_word[22]
    RAMB36_X8Y25         RAMB36E1                                     r  storage_18_reg_0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.920     0.920    hdmi_in0_pix_clk
    RAMB36_X8Y25         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.234     0.686    
    RAMB36_X8Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296     0.982    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_decoding1_output_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.590     0.590    hdmi_in0_pix_clk
    SLICE_X125Y134       FDRE                                         r  soc_decoding1_output_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y134       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  soc_decoding1_output_c_reg[0]/Q
                         net (fo=2, routed)           0.067     0.798    storage_16_reg_0_7_18_20/DIA0
    SLICE_X124Y134       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.859     0.859    storage_16_reg_0_7_18_20/WCLK
    SLICE_X124Y134       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.256     0.603    
    SLICE_X124Y134       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.750    storage_16_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.650%)  route 0.304ns (68.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.607     0.607    hdmi_in0_pix_clk
    SLICE_X149Y125       FDRE                                         r  soc_frame_cur_word_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y125       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  soc_frame_cur_word_reg[15]/Q
                         net (fo=1, routed)           0.304     1.052    soc_frame_cur_word[15]
    RAMB36_X8Y25         RAMB36E1                                     r  storage_18_reg_0/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.920     0.920    hdmi_in0_pix_clk
    RAMB36_X8Y25         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.234     0.686    
    RAMB36_X8Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     0.982    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.436%)  route 0.218ns (59.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.609     0.609    hdmi_in0_pix_clk
    SLICE_X140Y129       FDRE                                         r  soc_frame_cur_word_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y129       FDRE (Prop_fdre_C_Q)         0.148     0.757 r  soc_frame_cur_word_reg[126]/Q
                         net (fo=1, routed)           0.218     0.975    soc_frame_cur_word[126]
    RAMB36_X7Y25         RAMB36E1                                     r  storage_18_reg_1/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.917     0.917    hdmi_in0_pix_clk
    RAMB36_X7Y25         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.256     0.661    
    RAMB36_X7Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.243     0.904    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.831%)  route 0.224ns (60.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.609     0.609    hdmi_in0_pix_clk
    SLICE_X140Y129       FDRE                                         r  soc_frame_cur_word_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y129       FDRE (Prop_fdre_C_Q)         0.148     0.757 r  soc_frame_cur_word_reg[124]/Q
                         net (fo=1, routed)           0.224     0.980    soc_frame_cur_word[124]
    RAMB36_X7Y25         RAMB36E1                                     r  storage_18_reg_1/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.917     0.917    hdmi_in0_pix_clk
    RAMB36_X7Y25         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.256     0.661    
    RAMB36_X7Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.242     0.903    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.590     0.590    hdmi_in0_pix_clk
    SLICE_X126Y134       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  soc_chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=27, routed)          0.280     1.011    storage_16_reg_0_7_12_17/ADDRD0
    SLICE_X128Y133       RAMD32                                       r  storage_16_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.858     0.858    storage_16_reg_0_7_12_17/WCLK
    SLICE_X128Y133       RAMD32                                       r  storage_16_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.234     0.624    
    SLICE_X128Y133       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.934    storage_16_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.590     0.590    hdmi_in0_pix_clk
    SLICE_X126Y134       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  soc_chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=27, routed)          0.280     1.011    storage_16_reg_0_7_12_17/ADDRD0
    SLICE_X128Y133       RAMD32                                       r  storage_16_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.858     0.858    storage_16_reg_0_7_12_17/WCLK
    SLICE_X128Y133       RAMD32                                       r  storage_16_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.234     0.624    
    SLICE_X128Y133       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.934    storage_16_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y55     soc_frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y54     soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y25    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y25    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X122Y133  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X122Y133  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X122Y133  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X113Y137  soc_frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X100Y139  soc_frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X100Y139  soc_frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y128  storage_15_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y128  storage_15_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y128  storage_15_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y128  storage_15_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y128  storage_15_reg_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y128  storage_15_reg_0_7_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y128  storage_15_reg_0_7_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y128  storage_15_reg_0_7_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y133  storage_16_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y133  storage_16_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y130  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y130  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y130  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y130  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y130  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y130  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y130  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y130  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y130  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y130  storage_15_reg_0_7_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -2.568ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { BUFG_12/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 2.559ns (43.095%)  route 3.379ns (56.905%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.353 - 6.734 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.930     1.930    hdmi_out0_pix_clk
    SLICE_X149Y98        FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y98        FDRE (Prop_fdre_C_Q)         0.456     2.386 r  memadr_25_reg[0]/Q
                         net (fo=162, routed)         1.241     3.627    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X148Y102       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.777 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.593     4.370    soc_core_dmareader_sink_payload_base[6]
    SLICE_X147Y102       LUT2 (Prop_lut2_I0_O)        0.328     4.698 r  storage_20_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.000     4.698    storage_20_reg_0_3_0_5_i_19_n_0
    SLICE_X147Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.248 r  storage_20_reg_0_3_0_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.248    storage_20_reg_0_3_0_5_i_10_n_0
    SLICE_X147Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.362 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.362    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.476    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X147Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.590    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X147Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.704 r  storage_20_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.704    storage_20_reg_0_3_18_23_i_7_n_0
    SLICE_X147Y107       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.017 r  storage_20_reg_0_3_18_23_i_8/O[3]
                         net (fo=1, routed)           0.912     6.928    soc_core_dmareader_sink_sink_payload_address[27]
    SLICE_X147Y127       LUT6 (Prop_lut6_I5_O)        0.306     7.234 r  storage_20_reg_0_3_24_25_i_1/O
                         net (fo=1, routed)           0.634     7.868    storage_20_reg_0_3_24_25/DIA1
    SLICE_X140Y127       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.619     8.353    storage_20_reg_0_3_24_25/WCLK
    SLICE_X140Y127       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/CLK
                         clock pessimism              0.008     8.361    
                         clock uncertainty           -0.062     8.300    
    SLICE_X140Y127       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     8.042    storage_20_reg_0_3_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 2.139ns (35.888%)  route 3.821ns (64.112%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.930     1.930    hdmi_out0_pix_clk
    SLICE_X149Y98        FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y98        FDRE (Prop_fdre_C_Q)         0.456     2.386 r  memadr_25_reg[0]/Q
                         net (fo=162, routed)         1.241     3.627    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X148Y102       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.777 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.593     4.370    soc_core_dmareader_sink_payload_base[6]
    SLICE_X147Y102       LUT2 (Prop_lut2_I0_O)        0.328     4.698 r  storage_20_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.000     4.698    storage_20_reg_0_3_0_5_i_19_n_0
    SLICE_X147Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.248 r  storage_20_reg_0_3_0_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.248    storage_20_reg_0_3_0_5_i_10_n_0
    SLICE_X147Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.362 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.362    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.601 r  storage_20_reg_0_3_6_11_i_8/O[2]
                         net (fo=1, routed)           1.211     6.812    soc_core_dmareader_sink_sink_payload_address[14]
    SLICE_X144Y125       LUT6 (Prop_lut6_I5_O)        0.302     7.114 r  storage_20_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.777     7.891    storage_20_reg_0_3_12_17/DIA0
    SLICE_X142Y129       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.622     8.356    storage_20_reg_0_3_12_17/WCLK
    SLICE_X142Y129       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.008     8.364    
                         clock uncertainty           -0.062     8.303    
    SLICE_X142Y129       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161     8.142    storage_20_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 2.577ns (43.917%)  route 3.291ns (56.083%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.353 - 6.734 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.930     1.930    hdmi_out0_pix_clk
    SLICE_X149Y98        FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y98        FDRE (Prop_fdre_C_Q)         0.456     2.386 r  memadr_25_reg[0]/Q
                         net (fo=162, routed)         1.241     3.627    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X148Y102       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.777 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.593     4.370    soc_core_dmareader_sink_payload_base[6]
    SLICE_X147Y102       LUT2 (Prop_lut2_I0_O)        0.328     4.698 r  storage_20_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.000     4.698    storage_20_reg_0_3_0_5_i_19_n_0
    SLICE_X147Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.248 r  storage_20_reg_0_3_0_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.248    storage_20_reg_0_3_0_5_i_10_n_0
    SLICE_X147Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.362 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.362    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.476    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X147Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.590    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X147Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.704 r  storage_20_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.704    storage_20_reg_0_3_18_23_i_7_n_0
    SLICE_X147Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.038 r  storage_20_reg_0_3_18_23_i_8/O[1]
                         net (fo=1, routed)           0.966     7.004    soc_core_dmareader_sink_sink_payload_address[25]
    SLICE_X147Y127       LUT6 (Prop_lut6_I5_O)        0.303     7.307 r  storage_20_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.492     7.798    storage_20_reg_0_3_18_23/DIC1
    SLICE_X142Y127       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.619     8.353    storage_20_reg_0_3_18_23/WCLK
    SLICE_X142Y127       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.008     8.361    
                         clock uncertainty           -0.062     8.300    
    SLICE_X142Y127       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.051    storage_20_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vns_videoout_state_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 3.354ns (55.100%)  route 2.733ns (44.900%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.930     1.930    hdmi_out0_pix_clk
    SLICE_X149Y98        FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y98        FDRE (Prop_fdre_C_Q)         0.456     2.386 r  memadr_25_reg[0]/Q
                         net (fo=162, routed)         1.076     3.462    storage_23_reg_0_1_132_137/ADDRB0
    SLICE_X150Y95        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.614 f  storage_23_reg_0_1_132_137/RAMB/O
                         net (fo=2, routed)           0.562     4.176    soc_core_dmareader_sink_payload_length[6]
    SLICE_X151Y97        LUT1 (Prop_lut1_I0_O)        0.348     4.524 r  vns_videoout_state_i_44/O
                         net (fo=1, routed)           0.000     4.524    vns_videoout_state_i_44_n_0
    SLICE_X151Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.056 r  vns_videoout_state_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.056    vns_videoout_state_reg_i_27_n_0
    SLICE_X151Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  vns_videoout_state_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.170    vns_videoout_state_reg_i_19_n_0
    SLICE_X151Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.284 r  vns_videoout_state_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001     5.285    vns_videoout_state_reg_i_18_n_0
    SLICE_X151Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.399 r  vns_videoout_state_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.399    vns_videoout_state_reg_i_17_n_0
    SLICE_X151Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.733 r  vns_videoout_state_reg_i_12/O[1]
                         net (fo=1, routed)           0.646     6.379    vns_videoout_next_state1[22]
    SLICE_X149Y100       LUT6 (Prop_lut6_I1_O)        0.303     6.682 r  vns_videoout_state_i_7/O
                         net (fo=1, routed)           0.000     6.682    vns_videoout_state_i_7_n_0
    SLICE_X149Y100       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  vns_videoout_state_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.083    vns_videoout_state_reg_i_3_n_0
    SLICE_X149Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.240 f  vns_videoout_state_reg_i_2/CO[1]
                         net (fo=1, routed)           0.448     7.688    vns_videoout_next_state0
    SLICE_X147Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.017 r  vns_videoout_state_i_1/O
                         net (fo=1, routed)           0.000     8.017    vns_videoout_state_i_1_n_0
    SLICE_X147Y100       FDRE                                         r  vns_videoout_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.636     8.370    hdmi_out0_pix_clk
    SLICE_X147Y100       FDRE                                         r  vns_videoout_state_reg/C
                         clock pessimism              0.008     8.378    
                         clock uncertainty           -0.062     8.317    
    SLICE_X147Y100       FDRE (Setup_fdre_C_D)        0.029     8.346    vns_videoout_state_reg
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.958ns (33.795%)  route 3.836ns (66.205%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.930     1.930    hdmi_out0_pix_clk
    SLICE_X149Y98        FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y98        FDRE (Prop_fdre_C_Q)         0.456     2.386 r  memadr_25_reg[0]/Q
                         net (fo=162, routed)         1.218     3.605    storage_23_reg_0_1_96_101/ADDRB0
    SLICE_X148Y101       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.757 r  storage_23_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           0.542     4.299    soc_core_dmareader_sink_payload_base[2]
    SLICE_X147Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731     5.030 r  storage_20_reg_0_3_0_5_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.030    storage_20_reg_0_3_0_5_i_9_n_0
    SLICE_X147Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.343 r  storage_20_reg_0_3_0_5_i_10/O[3]
                         net (fo=1, routed)           1.219     6.562    soc_core_dmareader_sink_sink_payload_address[7]
    SLICE_X144Y123       LUT6 (Prop_lut6_I5_O)        0.306     6.868 r  storage_20_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.856     7.724    storage_20_reg_0_3_0_5/DIC1
    SLICE_X142Y130       RAMD32                                       r  storage_20_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.622     8.356    storage_20_reg_0_3_0_5/WCLK
    SLICE_X142Y130       RAMD32                                       r  storage_20_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.008     8.364    
                         clock uncertainty           -0.062     8.303    
    SLICE_X142Y130       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.054    storage_20_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.054    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 2.217ns (38.392%)  route 3.558ns (61.608%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.930     1.930    hdmi_out0_pix_clk
    SLICE_X149Y98        FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y98        FDRE (Prop_fdre_C_Q)         0.456     2.386 r  memadr_25_reg[0]/Q
                         net (fo=162, routed)         1.241     3.627    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X148Y102       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.777 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.593     4.370    soc_core_dmareader_sink_payload_base[6]
    SLICE_X147Y102       LUT2 (Prop_lut2_I0_O)        0.328     4.698 r  storage_20_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.000     4.698    storage_20_reg_0_3_0_5_i_19_n_0
    SLICE_X147Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.248 r  storage_20_reg_0_3_0_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.248    storage_20_reg_0_3_0_5_i_10_n_0
    SLICE_X147Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.362 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.362    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.675 r  storage_20_reg_0_3_6_11_i_8/O[3]
                         net (fo=1, routed)           1.141     6.816    soc_core_dmareader_sink_sink_payload_address[15]
    SLICE_X144Y123       LUT6 (Prop_lut6_I5_O)        0.306     7.122 r  storage_20_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.583     7.705    storage_20_reg_0_3_12_17/DIA1
    SLICE_X142Y129       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.622     8.356    storage_20_reg_0_3_12_17/WCLK
    SLICE_X142Y129       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.008     8.364    
                         clock uncertainty           -0.062     8.303    
    SLICE_X142Y129       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     8.045    storage_20_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 2.463ns (42.929%)  route 3.274ns (57.071%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.353 - 6.734 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.930     1.930    hdmi_out0_pix_clk
    SLICE_X149Y98        FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y98        FDRE (Prop_fdre_C_Q)         0.456     2.386 r  memadr_25_reg[0]/Q
                         net (fo=162, routed)         1.241     3.627    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X148Y102       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.777 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.593     4.370    soc_core_dmareader_sink_payload_base[6]
    SLICE_X147Y102       LUT2 (Prop_lut2_I0_O)        0.328     4.698 r  storage_20_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.000     4.698    storage_20_reg_0_3_0_5_i_19_n_0
    SLICE_X147Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.248 r  storage_20_reg_0_3_0_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.248    storage_20_reg_0_3_0_5_i_10_n_0
    SLICE_X147Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.362 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.362    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.476    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X147Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.590    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X147Y106       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.924 r  storage_20_reg_0_3_18_23_i_7/O[1]
                         net (fo=1, routed)           1.043     6.967    soc_core_dmareader_sink_sink_payload_address[21]
    SLICE_X143Y127       LUT6 (Prop_lut6_I5_O)        0.303     7.270 r  storage_20_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.398     7.668    storage_20_reg_0_3_18_23/DIA1
    SLICE_X142Y127       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.619     8.353    storage_20_reg_0_3_18_23/WCLK
    SLICE_X142Y127       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.008     8.361    
                         clock uncertainty           -0.062     8.300    
    SLICE_X142Y127       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     8.042    storage_20_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 2.235ns (39.026%)  route 3.492ns (60.974%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.930     1.930    hdmi_out0_pix_clk
    SLICE_X149Y98        FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y98        FDRE (Prop_fdre_C_Q)         0.456     2.386 r  memadr_25_reg[0]/Q
                         net (fo=162, routed)         1.241     3.627    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X148Y102       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.777 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.593     4.370    soc_core_dmareader_sink_payload_base[6]
    SLICE_X147Y102       LUT2 (Prop_lut2_I0_O)        0.328     4.698 r  storage_20_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.000     4.698    storage_20_reg_0_3_0_5_i_19_n_0
    SLICE_X147Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.248 r  storage_20_reg_0_3_0_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.248    storage_20_reg_0_3_0_5_i_10_n_0
    SLICE_X147Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.362 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.362    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.696 r  storage_20_reg_0_3_6_11_i_8/O[1]
                         net (fo=1, routed)           1.043     6.739    soc_core_dmareader_sink_sink_payload_address[13]
    SLICE_X143Y125       LUT6 (Prop_lut6_I5_O)        0.303     7.042 r  storage_20_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.615     7.657    storage_20_reg_0_3_6_11/DIC1
    SLICE_X142Y128       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.621     8.355    storage_20_reg_0_3_6_11/WCLK
    SLICE_X142Y128       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.008     8.363    
                         clock uncertainty           -0.062     8.302    
    SLICE_X142Y128       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.053    storage_20_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.347ns (40.504%)  route 3.447ns (59.496%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.353 - 6.734 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.930     1.930    hdmi_out0_pix_clk
    SLICE_X149Y98        FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y98        FDRE (Prop_fdre_C_Q)         0.456     2.386 r  memadr_25_reg[0]/Q
                         net (fo=162, routed)         1.241     3.627    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X148Y102       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.777 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.593     4.370    soc_core_dmareader_sink_payload_base[6]
    SLICE_X147Y102       LUT2 (Prop_lut2_I0_O)        0.328     4.698 r  storage_20_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.000     4.698    storage_20_reg_0_3_0_5_i_19_n_0
    SLICE_X147Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.248 r  storage_20_reg_0_3_0_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.248    storage_20_reg_0_3_0_5_i_10_n_0
    SLICE_X147Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.362 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.362    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.476    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X147Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.590    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X147Y106       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.812 r  storage_20_reg_0_3_18_23_i_7/O[0]
                         net (fo=1, routed)           0.943     6.755    soc_core_dmareader_sink_sink_payload_address[20]
    SLICE_X145Y124       LUT6 (Prop_lut6_I5_O)        0.299     7.054 r  storage_20_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.671     7.725    storage_20_reg_0_3_18_23/DIA0
    SLICE_X142Y127       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.619     8.353    storage_20_reg_0_3_18_23/WCLK
    SLICE_X142Y127       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.008     8.361    
                         clock uncertainty           -0.062     8.300    
    SLICE_X142Y127       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161     8.139    storage_20_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 2.253ns (38.993%)  route 3.525ns (61.007%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.930     1.930    hdmi_out0_pix_clk
    SLICE_X149Y98        FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y98        FDRE (Prop_fdre_C_Q)         0.456     2.386 r  memadr_25_reg[0]/Q
                         net (fo=162, routed)         1.241     3.627    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X148Y102       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.777 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.593     4.370    soc_core_dmareader_sink_payload_base[6]
    SLICE_X147Y102       LUT2 (Prop_lut2_I0_O)        0.328     4.698 r  storage_20_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.000     4.698    storage_20_reg_0_3_0_5_i_19_n_0
    SLICE_X147Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.248 r  storage_20_reg_0_3_0_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.248    storage_20_reg_0_3_0_5_i_10_n_0
    SLICE_X147Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.362 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.362    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.476    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X147Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.715 r  storage_20_reg_0_3_12_17_i_7/O[2]
                         net (fo=1, routed)           1.077     6.792    soc_core_dmareader_sink_sink_payload_address[18]
    SLICE_X143Y125       LUT6 (Prop_lut6_I5_O)        0.302     7.094 r  storage_20_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.614     7.708    storage_20_reg_0_3_12_17/DIC0
    SLICE_X142Y129       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.622     8.356    storage_20_reg_0_3_12_17/WCLK
    SLICE_X142Y129       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.008     8.364    
                         clock uncertainty           -0.062     8.303    
    SLICE_X142Y129       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175     8.128    storage_20_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  0.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X147Y139       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y139       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X146Y139       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X147Y139       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y139       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X146Y139       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X147Y139       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y139       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X146Y139       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X147Y139       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y139       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X146Y139       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X147Y139       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y139       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X146Y139       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X147Y139       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y139       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y139       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X146Y139       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X147Y139       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y139       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y139       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y139       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X146Y139       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X147Y139       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y139       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y139       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y139       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X146Y139       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 soc_core_dmareader_fifo_consume_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.886%)  route 0.173ns (55.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.620     0.620    hdmi_out0_pix_clk
    SLICE_X153Y142       FDRE                                         r  soc_core_dmareader_fifo_consume_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y142       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_core_dmareader_fifo_consume_reg_rep[7]/Q
                         net (fo=2, routed)           0.173     0.934    soc_core_dmareader_fifo_consume[7]
    RAMB36_X8Y28         RAMB36E1                                     r  storage_24_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.934     0.934    hdmi_out0_pix_clk
    RAMB36_X8Y28         RAMB36E1                                     r  storage_24_reg_0/CLKBWRCLK
                         clock pessimism             -0.234     0.700    
    RAMB36_X8Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.883    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_core_dmareader_fifo_produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.592%)  route 0.168ns (54.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.620     0.620    hdmi_out0_pix_clk
    SLICE_X155Y142       FDRE                                         r  soc_core_dmareader_fifo_produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y142       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_core_dmareader_fifo_produce_reg[4]/Q
                         net (fo=3, routed)           0.168     0.929    soc_core_dmareader_fifo_produce_reg[4]
    RAMB36_X8Y28         RAMB36E1                                     r  storage_24_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.935     0.935    hdmi_out0_pix_clk
    RAMB36_X8Y28         RAMB36E1                                     r  storage_24_reg_0/CLKARDCLK
                         clock pessimism             -0.256     0.679    
    RAMB36_X8Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.862    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_11/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X8Y28    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X8Y29    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y28    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y29    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y127  storage_20_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y127  storage_20_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y127  storage_20_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y127  storage_20_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y127  storage_20_reg_0_3_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y127  storage_20_reg_0_3_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y127  storage_20_reg_0_3_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y127  storage_20_reg_0_3_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y128  storage_20_reg_0_3_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y128  storage_20_reg_0_3_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 2.015ns (40.611%)  route 2.947ns (59.389%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 7.090 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.486 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.226     3.713    soc_s7datacapture2_serdes_m_q[0]
    SLICE_X162Y144       LUT6 (Prop_lut6_I1_O)        0.124     3.837 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.303     4.140    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X162Y145       LUT6 (Prop_lut6_I5_O)        0.124     4.264 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.451     4.715    soc_s7datacapture2_transition
    SLICE_X161Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.839 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.966     5.805    soc_s7datacapture2_inc
    SLICE_X160Y130       LUT2 (Prop_lut2_I1_O)        0.124     5.929 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.929    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.461 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.461    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y131       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.795 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.795    soc_s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X160Y131       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.703     7.090    pix1p25x_clk
    SLICE_X160Y131       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.080     7.170    
                         clock uncertainty           -0.066     7.104    
    SLICE_X160Y131       FDRE (Setup_fdre_C_D)        0.062     7.166    soc_s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.985ns (40.237%)  route 2.948ns (59.763%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 7.083 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     2.477 r  ISERDESE2_16/Q6
                         net (fo=13, routed)          1.264     3.741    p_9_in[2]
    SLICE_X162Y131       LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.504     4.370    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X162Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.494 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.430     4.924    soc_s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I0_O)        0.124     5.048 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.750     5.798    soc_s7datacapture0_inc
    SLICE_X158Y125       LUT2 (Prop_lut2_I1_O)        0.124     5.922 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.922    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X158Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.435 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.435    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X158Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.758 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.758    soc_s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X158Y126       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.696     7.083    pix1p25x_clk
    SLICE_X158Y126       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.080     7.163    
                         clock uncertainty           -0.066     7.097    
    SLICE_X158Y126       FDRE (Setup_fdre_C_D)        0.109     7.206    soc_s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.920ns (39.452%)  route 2.947ns (60.548%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 7.090 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.486 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.226     3.713    soc_s7datacapture2_serdes_m_q[0]
    SLICE_X162Y144       LUT6 (Prop_lut6_I1_O)        0.124     3.837 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.303     4.140    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X162Y145       LUT6 (Prop_lut6_I5_O)        0.124     4.264 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.451     4.715    soc_s7datacapture2_transition
    SLICE_X161Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.839 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.966     5.805    soc_s7datacapture2_inc
    SLICE_X160Y130       LUT2 (Prop_lut2_I1_O)        0.124     5.929 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.929    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.461 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.461    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y131       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.700 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.700    soc_s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X160Y131       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.703     7.090    pix1p25x_clk
    SLICE_X160Y131       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.080     7.170    
                         clock uncertainty           -0.066     7.104    
    SLICE_X160Y131       FDSE (Setup_fdse_C_D)        0.062     7.166    soc_s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.904ns (39.252%)  route 2.947ns (60.748%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 7.090 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.486 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.226     3.713    soc_s7datacapture2_serdes_m_q[0]
    SLICE_X162Y144       LUT6 (Prop_lut6_I1_O)        0.124     3.837 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.303     4.140    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X162Y145       LUT6 (Prop_lut6_I5_O)        0.124     4.264 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.451     4.715    soc_s7datacapture2_transition
    SLICE_X161Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.839 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.966     5.805    soc_s7datacapture2_inc
    SLICE_X160Y130       LUT2 (Prop_lut2_I1_O)        0.124     5.929 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.929    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.461 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.461    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y131       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.684 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.684    soc_s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X160Y131       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.703     7.090    pix1p25x_clk
    SLICE_X160Y131       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.080     7.170    
                         clock uncertainty           -0.066     7.104    
    SLICE_X160Y131       FDRE (Setup_fdre_C_D)        0.062     7.166    soc_s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 2.015ns (41.734%)  route 2.813ns (58.266%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 7.089 - 5.387 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.832     1.832    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     2.485 r  ISERDESE2_18/Q7
                         net (fo=13, routed)          1.015     3.500    soc_s7datacapture1_serdes_m_q[1]
    SLICE_X163Y141       LUT4 (Prop_lut4_I0_O)        0.124     3.624 r  soc_s7datacapture1_lateness[4]_i_9/O
                         net (fo=1, routed)           0.407     4.031    soc_s7datacapture1_lateness[4]_i_9_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  soc_s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     4.588    soc_s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     4.712 r  soc_s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.959     5.671    soc_s7datacapture1_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  soc_s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.795    soc_s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.327 r  soc_s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    soc_s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.661 r  soc_s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.661    soc_s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X161Y130       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.702     7.089    pix1p25x_clk
    SLICE_X161Y130       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.080     7.169    
                         clock uncertainty           -0.066     7.103    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.062     7.165    soc_s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.901ns (39.202%)  route 2.948ns (60.798%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 7.083 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     2.477 r  ISERDESE2_16/Q6
                         net (fo=13, routed)          1.264     3.741    p_9_in[2]
    SLICE_X162Y131       LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.504     4.370    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X162Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.494 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.430     4.924    soc_s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I0_O)        0.124     5.048 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.750     5.798    soc_s7datacapture0_inc
    SLICE_X158Y125       LUT2 (Prop_lut2_I1_O)        0.124     5.922 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.922    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X158Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.435 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.435    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X158Y126       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.674 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.674    soc_s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X158Y126       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.696     7.083    pix1p25x_clk
    SLICE_X158Y126       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.080     7.163    
                         clock uncertainty           -0.066     7.097    
    SLICE_X158Y126       FDSE (Setup_fdse_C_D)        0.109     7.206    soc_s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.881ns (38.950%)  route 2.948ns (61.050%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 7.083 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     2.477 r  ISERDESE2_16/Q6
                         net (fo=13, routed)          1.264     3.741    p_9_in[2]
    SLICE_X162Y131       LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.504     4.370    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X162Y130       LUT6 (Prop_lut6_I5_O)        0.124     4.494 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.430     4.924    soc_s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I0_O)        0.124     5.048 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.750     5.798    soc_s7datacapture0_inc
    SLICE_X158Y125       LUT2 (Prop_lut2_I1_O)        0.124     5.922 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.922    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X158Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.435 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.435    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X158Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.654 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.654    soc_s7datacapture0_lateness_reg[7]_i_3_n_7
    SLICE_X158Y126       FDRE                                         r  soc_s7datacapture0_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.696     7.083    pix1p25x_clk
    SLICE_X158Y126       FDRE                                         r  soc_s7datacapture0_lateness_reg[5]/C
                         clock pessimism              0.080     7.163    
                         clock uncertainty           -0.066     7.097    
    SLICE_X158Y126       FDRE (Setup_fdre_C_D)        0.109     7.206    soc_s7datacapture0_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_gearbox_storage_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.653ns (14.521%)  route 3.844ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 6.943 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     2.477 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          3.844     6.321    p_9_in[1]
    SLICE_X121Y128       FDRE                                         r  soc_s7datacapture0_gearbox_storage_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.556     6.943    pix1p25x_clk
    SLICE_X121Y128       FDRE                                         r  soc_s7datacapture0_gearbox_storage_reg[9]/C
                         clock pessimism              0.080     7.023    
                         clock uncertainty           -0.066     6.957    
    SLICE_X121Y128       FDRE (Setup_fdre_C_D)       -0.061     6.896    soc_s7datacapture0_gearbox_storage_reg[9]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.920ns (40.565%)  route 2.813ns (59.435%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 7.089 - 5.387 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.832     1.832    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     2.485 r  ISERDESE2_18/Q7
                         net (fo=13, routed)          1.015     3.500    soc_s7datacapture1_serdes_m_q[1]
    SLICE_X163Y141       LUT4 (Prop_lut4_I0_O)        0.124     3.624 r  soc_s7datacapture1_lateness[4]_i_9/O
                         net (fo=1, routed)           0.407     4.031    soc_s7datacapture1_lateness[4]_i_9_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  soc_s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     4.588    soc_s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     4.712 r  soc_s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.959     5.671    soc_s7datacapture1_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  soc_s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.795    soc_s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.327 r  soc_s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    soc_s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.566 r  soc_s7datacapture1_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.566    soc_s7datacapture1_lateness_reg[7]_i_3_n_5
    SLICE_X161Y130       FDSE                                         r  soc_s7datacapture1_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.702     7.089    pix1p25x_clk
    SLICE_X161Y130       FDSE                                         r  soc_s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.080     7.169    
                         clock uncertainty           -0.066     7.103    
    SLICE_X161Y130       FDSE (Setup_fdse_C_D)        0.062     7.165    soc_s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.904ns (40.363%)  route 2.813ns (59.637%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 7.089 - 5.387 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.832     1.832    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     2.485 r  ISERDESE2_18/Q7
                         net (fo=13, routed)          1.015     3.500    soc_s7datacapture1_serdes_m_q[1]
    SLICE_X163Y141       LUT4 (Prop_lut4_I0_O)        0.124     3.624 r  soc_s7datacapture1_lateness[4]_i_9/O
                         net (fo=1, routed)           0.407     4.031    soc_s7datacapture1_lateness[4]_i_9_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  soc_s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     4.588    soc_s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     4.712 r  soc_s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.959     5.671    soc_s7datacapture1_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  soc_s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.795    soc_s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.327 r  soc_s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    soc_s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.550 r  soc_s7datacapture1_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.550    soc_s7datacapture1_lateness_reg[7]_i_3_n_7
    SLICE_X161Y130       FDRE                                         r  soc_s7datacapture1_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.702     7.089    pix1p25x_clk
    SLICE_X161Y130       FDRE                                         r  soc_s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.080     7.169    
                         clock uncertainty           -0.066     7.103    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.062     7.165    soc_s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  0.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl51_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl51_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.646     0.646    pix1p25x_clk
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl51_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y111       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  vns_xilinxmultiregimpl51_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.842    vns_xilinxmultiregimpl51_regs0
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl51_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.919     0.919    pix1p25x_clk
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl51_regs1_reg/C
                         clock pessimism             -0.273     0.646    
    SLICE_X161Y111       FDRE (Hold_fdre_C_D)         0.078     0.724    vns_xilinxmultiregimpl51_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.646     0.646    pix1p25x_clk
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y111       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  vns_xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.842    vns_xilinxmultiregimpl21_regs0
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.919     0.919    pix1p25x_clk
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.273     0.646    
    SLICE_X161Y111       FDRE (Hold_fdre_C_D)         0.076     0.722    vns_xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl17_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl17_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.646     0.646    pix1p25x_clk
    SLICE_X163Y111       FDRE                                         r  vns_xilinxmultiregimpl17_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y111       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  vns_xilinxmultiregimpl17_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.842    vns_xilinxmultiregimpl17_regs0
    SLICE_X163Y111       FDRE                                         r  vns_xilinxmultiregimpl17_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.919     0.919    pix1p25x_clk
    SLICE_X163Y111       FDRE                                         r  vns_xilinxmultiregimpl17_regs1_reg/C
                         clock pessimism             -0.273     0.646    
    SLICE_X163Y111       FDRE (Hold_fdre_C_D)         0.075     0.721    vns_xilinxmultiregimpl17_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl18_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl18_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.646     0.646    pix1p25x_clk
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl18_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y111       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  vns_xilinxmultiregimpl18_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.842    vns_xilinxmultiregimpl18_regs0
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl18_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.919     0.919    pix1p25x_clk
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl18_regs1_reg/C
                         clock pessimism             -0.273     0.646    
    SLICE_X161Y111       FDRE (Hold_fdre_C_D)         0.075     0.721    vns_xilinxmultiregimpl18_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl23_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl23_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.714     0.714    pix1p25x_clk
    SLICE_X159Y97        FDRE                                         r  vns_xilinxmultiregimpl23_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y97        FDRE (Prop_fdre_C_Q)         0.141     0.855 r  vns_xilinxmultiregimpl23_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.911    vns_xilinxmultiregimpl23_regs0
    SLICE_X159Y97        FDRE                                         r  vns_xilinxmultiregimpl23_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.991     0.991    pix1p25x_clk
    SLICE_X159Y97        FDRE                                         r  vns_xilinxmultiregimpl23_regs1_reg/C
                         clock pessimism             -0.276     0.714    
    SLICE_X159Y97        FDRE (Hold_fdre_C_D)         0.075     0.789    vns_xilinxmultiregimpl23_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl33_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl33_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.638     0.638    pix1p25x_clk
    SLICE_X163Y121       FDRE                                         r  vns_xilinxmultiregimpl33_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y121       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  vns_xilinxmultiregimpl33_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.834    vns_xilinxmultiregimpl33_regs0
    SLICE_X163Y121       FDRE                                         r  vns_xilinxmultiregimpl33_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.909     0.909    pix1p25x_clk
    SLICE_X163Y121       FDRE                                         r  vns_xilinxmultiregimpl33_regs1_reg/C
                         clock pessimism             -0.271     0.638    
    SLICE_X163Y121       FDRE (Hold_fdre_C_D)         0.075     0.713    vns_xilinxmultiregimpl33_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl34_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl34_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.637     0.637    pix1p25x_clk
    SLICE_X159Y121       FDRE                                         r  vns_xilinxmultiregimpl34_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y121       FDRE (Prop_fdre_C_Q)         0.141     0.778 r  vns_xilinxmultiregimpl34_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.833    vns_xilinxmultiregimpl34_regs0
    SLICE_X159Y121       FDRE                                         r  vns_xilinxmultiregimpl34_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.908     0.908    pix1p25x_clk
    SLICE_X159Y121       FDRE                                         r  vns_xilinxmultiregimpl34_regs1_reg/C
                         clock pessimism             -0.271     0.637    
    SLICE_X159Y121       FDRE (Hold_fdre_C_D)         0.075     0.712    vns_xilinxmultiregimpl34_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl35_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl35_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.642     0.642    pix1p25x_clk
    SLICE_X161Y117       FDRE                                         r  vns_xilinxmultiregimpl35_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  vns_xilinxmultiregimpl35_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.838    vns_xilinxmultiregimpl35_regs0
    SLICE_X161Y117       FDRE                                         r  vns_xilinxmultiregimpl35_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.913     0.913    pix1p25x_clk
    SLICE_X161Y117       FDRE                                         r  vns_xilinxmultiregimpl35_regs1_reg/C
                         clock pessimism             -0.271     0.642    
    SLICE_X161Y117       FDRE (Hold_fdre_C_D)         0.075     0.717    vns_xilinxmultiregimpl35_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl39_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl39_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.649     0.649    pix1p25x_clk
    SLICE_X163Y100       FDRE                                         r  vns_xilinxmultiregimpl39_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y100       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  vns_xilinxmultiregimpl39_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.845    vns_xilinxmultiregimpl39_regs0
    SLICE_X163Y100       FDRE                                         r  vns_xilinxmultiregimpl39_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.922     0.922    pix1p25x_clk
    SLICE_X163Y100       FDRE                                         r  vns_xilinxmultiregimpl39_regs1_reg/C
                         clock pessimism             -0.273     0.649    
    SLICE_X163Y100       FDRE (Hold_fdre_C_D)         0.075     0.724    vns_xilinxmultiregimpl39_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl20_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl20_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.646     0.646    pix1p25x_clk
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl20_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y111       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  vns_xilinxmultiregimpl20_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.842    vns_xilinxmultiregimpl20_regs0
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl20_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.919     0.919    pix1p25x_clk
    SLICE_X161Y111       FDRE                                         r  vns_xilinxmultiregimpl20_regs1_reg/C
                         clock pessimism             -0.273     0.646    
    SLICE_X161Y111       FDRE (Hold_fdre_C_D)         0.071     0.717    vns_xilinxmultiregimpl20_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X163Y102  FDPE_14/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X163Y102  FDPE_14/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X163Y102  FDPE_15/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X163Y102  FDPE_15/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y124  soc_s7datacapture0_do_delay_slave_dec_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y124  soc_s7datacapture0_do_delay_slave_inc_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X124Y127  soc_s7datacapture0_gearbox_storage_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X129Y128  soc_s7datacapture0_gearbox_storage_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X128Y127  soc_s7datacapture0_gearbox_storage_reg[11]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X128Y127  soc_s7datacapture0_gearbox_storage_reg[14]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X163Y102  FDPE_14/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X163Y102  FDPE_15/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y121  soc_s7datacapture0_do_delay_rst_toggle_o_r_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y124  soc_s7datacapture0_do_delay_slave_dec_toggle_o_r_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y124  soc_s7datacapture0_do_delay_slave_inc_toggle_o_r_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X124Y127  soc_s7datacapture0_gearbox_storage_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X129Y128  soc_s7datacapture0_gearbox_storage_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X121Y128  soc_s7datacapture0_gearbox_storage_reg[12]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X121Y128  soc_s7datacapture0_gearbox_storage_reg[12]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X121Y128  soc_s7datacapture0_gearbox_storage_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :          493  Failing Endpoints,  Worst Slack       -1.068ns,  Total Violation     -207.897ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_reader_fifo_level_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 0.478ns (4.703%)  route 9.685ns (95.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        1.820     1.820    sys_clk
    SLICE_X162Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_1/Q
                         net (fo=3109, routed)        9.685    11.983    sys_rst
    SLICE_X139Y105       FDRE                                         r  soc_ethmac_reader_fifo_level_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6346, routed)        1.571    11.571    sys_clk
    SLICE_X139Y105       FDRE                                         r  soc_ethmac_reader_fifo_level_reg[0]/C
                         clock pessimism              0.000    11.571    
                         clock uncertainty           -0.057    11.515    
    SLICE_X139Y105       FDRE (Setup_fdre_C_R)       -0.600    10.915    soc_ethmac_reader_fifo_level_reg[0]
  -------------------------------------------------------------------
                         required time                         10.915    
                         arrival time                         -11.983    
  -------------------------------------------------------------------
                         slack                                 -1.068    

Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_reader_fifo_level_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 0.478ns (4.703%)  route 9.685ns (95.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        1.820     1.820    sys_clk
    SLICE_X162Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_1/Q
                         net (fo=3109, routed)        9.685    11.983    sys_rst
    SLICE_X139Y105       FDRE                                         r  soc_ethmac_reader_fifo_level_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6346, routed)        1.571    11.571    sys_clk
    SLICE_X139Y105       FDRE                                         r  soc_ethmac_reader_fifo_level_reg[1]/C
                         clock pessimism              0.000    11.571    
                         clock uncertainty           -0.057    11.515    
    SLICE_X139Y105       FDRE (Setup_fdre_C_R)       -0.600    10.915    soc_ethmac_reader_fifo_level_reg[1]
  -------------------------------------------------------------------
                         required time                         10.915    
                         arrival time                         -11.983    
  -------------------------------------------------------------------
                         slack                                 -1.068    

Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.478ns (4.718%)  route 9.654ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 11.635 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        1.820     1.820    sys_clk
    SLICE_X162Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_1/Q
                         net (fo=3109, routed)        9.654    11.952    sys_rst
    SLICE_X148Y107       FDRE                                         r  soc_ethmac_writer_errors_status_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6346, routed)        1.635    11.635    sys_clk
    SLICE_X148Y107       FDRE                                         r  soc_ethmac_writer_errors_status_reg[0]/C
                         clock pessimism              0.000    11.635    
                         clock uncertainty           -0.057    11.579    
    SLICE_X148Y107       FDRE (Setup_fdre_C_R)       -0.695    10.884    soc_ethmac_writer_errors_status_reg[0]
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                 -1.068    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter1_q_binary_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.154ns  (logic 0.478ns (4.708%)  route 9.676ns (95.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        1.820     1.820    sys_clk
    SLICE_X162Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_1/Q
                         net (fo=3109, routed)        9.676    11.974    sys_rst
    SLICE_X110Y100       FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_binary_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6346, routed)        1.565    11.565    sys_clk
    SLICE_X110Y100       FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.000    11.565    
                         clock uncertainty           -0.057    11.509    
    SLICE_X110Y100       FDRE (Setup_fdre_C_R)       -0.600    10.909    soc_ethmac_rx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         10.909    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                 -1.065    

Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 soc_videosoc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MMCME2_ADV/DEN
                            (rising edge-triggered cell MMCME2_ADV clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 3.081ns (36.327%)  route 5.400ns (63.673%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        1.928     1.928    sys_clk
    SLICE_X151Y92        FDRE                                         r  soc_videosoc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.456     2.384 r  soc_videosoc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.531     2.916    soc_videosoc_bridge_address[0]
    SLICE_X148Y92        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.466 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.466    tag_mem_reg_i_33_n_0
    SLICE_X148Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.583 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.583    tag_mem_reg_i_32_n_0
    SLICE_X148Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.700 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_31_n_0
    SLICE_X148Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.817 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.817    tag_mem_reg_i_37_n_0
    SLICE_X148Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.934 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.934    tag_mem_reg_i_36_n_0
    SLICE_X148Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.051 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.051    tag_mem_reg_i_35_n_0
    SLICE_X148Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.366 f  tag_mem_reg_i_34/O[3]
                         net (fo=2, routed)           0.314     4.680    lm32_cpu/load_store_unit/soc_videosoc_bridge_wishbone_adr[27]
    SLICE_X147Y98        LUT5 (Prop_lut5_I0_O)        0.307     4.987 f  lm32_cpu/load_store_unit/tag_mem_reg_i_29/O
                         net (fo=8, routed)           0.878     5.865    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X147Y98        LUT5 (Prop_lut5_I4_O)        0.124     5.989 f  lm32_cpu/load_store_unit/vns_videosoc_slave_sel_r[2]_i_2/O
                         net (fo=15, routed)          0.381     6.370    lm32_cpu/load_store_unit/vns_videosoc_slave_sel_r[2]_i_2_n_0
    SLICE_X149Y98        LUT5 (Prop_lut5_I0_O)        0.124     6.494 r  lm32_cpu/load_store_unit/edid_mem_reg_r1_0_63_0_2_i_9/O
                         net (fo=52, routed)          0.793     7.287    lm32_cpu/load_store_unit/vns_wb2csr_next_state
    SLICE_X153Y92        LUT6 (Prop_lut6_I5_O)        0.124     7.411 f  lm32_cpu/load_store_unit/vns_videosoc_interface2_bank_bus_dat_r[7]_i_3/O
                         net (fo=9, routed)           0.531     7.942    lm32_cpu/load_store_unit/vns_videosoc_interface2_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X152Y97        LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  lm32_cpu/load_store_unit/soc_dma_slot_array_storage[1]_i_2/O
                         net (fo=12, routed)          0.357     8.423    lm32_cpu/load_store_unit/soc_dma_slot_array_storage[1]_i_2_n_0
    SLICE_X153Y97        LUT6 (Prop_lut6_I0_O)        0.124     8.547 r  lm32_cpu/load_store_unit/soc_mmcm_adr_storage[6]_i_2/O
                         net (fo=16, routed)          0.799     9.346    lm32_cpu/load_store_unit/soc_mmcm_adr_storage[6]_i_2_n_0
    SLICE_X162Y97        LUT2 (Prop_lut2_I0_O)        0.124     9.470 r  lm32_cpu/load_store_unit/MMCME2_ADV_i_3/O
                         net (fo=8, routed)           0.210     9.680    lm32_cpu/load_store_unit/MMCME2_ADV_i_3_n_0
    SLICE_X162Y97        LUT6 (Prop_lut6_I0_O)        0.124     9.804 r  lm32_cpu/load_store_unit/MMCME2_ADV_i_1/O
                         net (fo=1, routed)           0.606    10.410    lm32_cpu_n_477
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  MMCME2_ADV/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6346, routed)        1.715    11.715    sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  MMCME2_ADV/DCLK
                         clock pessimism              0.008    11.723    
                         clock uncertainty           -0.057    11.667    
    MMCME2_ADV_X1Y2      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DEN)
                                                     -2.290     9.377    MMCME2_ADV
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.478ns (4.780%)  route 9.522ns (95.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.539 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        1.820     1.820    sys_clk
    SLICE_X162Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_1/Q
                         net (fo=3109, routed)        9.522    11.820    sys_rst
    SLICE_X88Y108        FDRE                                         r  soc_videosoc_sr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6346, routed)        1.539    11.539    sys_clk
    SLICE_X88Y108        FDRE                                         r  soc_videosoc_sr_reg[3]/C
                         clock pessimism              0.000    11.539    
                         clock uncertainty           -0.057    11.483    
    SLICE_X88Y108        FDRE (Setup_fdre_C_R)       -0.695    10.788    soc_videosoc_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.478ns (4.780%)  route 9.522ns (95.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.539 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        1.820     1.820    sys_clk
    SLICE_X162Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_1/Q
                         net (fo=3109, routed)        9.522    11.820    sys_rst
    SLICE_X88Y108        FDRE                                         r  soc_videosoc_sr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6346, routed)        1.539    11.539    sys_clk
    SLICE_X88Y108        FDRE                                         r  soc_videosoc_sr_reg[4]/C
                         clock pessimism              0.000    11.539    
                         clock uncertainty           -0.057    11.483    
    SLICE_X88Y108        FDRE (Setup_fdre_C_R)       -0.695    10.788    soc_videosoc_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.478ns (4.780%)  route 9.522ns (95.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.539 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        1.820     1.820    sys_clk
    SLICE_X162Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_1/Q
                         net (fo=3109, routed)        9.522    11.820    sys_rst
    SLICE_X88Y108        FDRE                                         r  soc_videosoc_sr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6346, routed)        1.539    11.539    sys_clk
    SLICE_X88Y108        FDRE                                         r  soc_videosoc_sr_reg[5]/C
                         clock pessimism              0.000    11.539    
                         clock uncertainty           -0.057    11.483    
    SLICE_X88Y108        FDRE (Setup_fdre_C_R)       -0.695    10.788    soc_videosoc_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.478ns (4.780%)  route 9.522ns (95.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.539 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        1.820     1.820    sys_clk
    SLICE_X162Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_1/Q
                         net (fo=3109, routed)        9.522    11.820    sys_rst
    SLICE_X88Y108        FDRE                                         r  soc_videosoc_sr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6346, routed)        1.539    11.539    sys_clk
    SLICE_X88Y108        FDRE                                         r  soc_videosoc_sr_reg[6]/C
                         clock pessimism              0.000    11.539    
                         clock uncertainty           -0.057    11.483    
    SLICE_X88Y108        FDRE (Setup_fdre_C_R)       -0.695    10.788    soc_videosoc_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -1.031ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter1_q_binary_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.027ns  (logic 0.478ns (4.767%)  route 9.549ns (95.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        1.820     1.820    sys_clk
    SLICE_X162Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_1/Q
                         net (fo=3109, routed)        9.549    11.847    sys_rst
    SLICE_X112Y102       FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_binary_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6346, routed)        1.567    11.567    sys_clk
    SLICE_X112Y102       FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.000    11.567    
                         clock uncertainty           -0.057    11.511    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.695    10.816    soc_ethmac_rx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                 -1.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.614     0.614    sys_clk
    SLICE_X141Y115       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y115       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.961    storage_reg_0_15_0_5/ADDRD0
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X140Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.614     0.614    sys_clk
    SLICE_X141Y115       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y115       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.961    storage_reg_0_15_0_5/ADDRD0
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X140Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.614     0.614    sys_clk
    SLICE_X141Y115       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y115       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.961    storage_reg_0_15_0_5/ADDRD0
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X140Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.614     0.614    sys_clk
    SLICE_X141Y115       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y115       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.961    storage_reg_0_15_0_5/ADDRD0
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X140Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.614     0.614    sys_clk
    SLICE_X141Y115       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y115       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.961    storage_reg_0_15_0_5/ADDRD0
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X140Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.614     0.614    sys_clk
    SLICE_X141Y115       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y115       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.961    storage_reg_0_15_0_5/ADDRD0
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X140Y115       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X140Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.614     0.614    sys_clk
    SLICE_X141Y115       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y115       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.961    storage_reg_0_15_0_5/ADDRD0
    SLICE_X140Y115       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X140Y115       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X140Y115       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.614     0.614    sys_clk
    SLICE_X141Y115       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y115       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.961    storage_reg_0_15_0_5/ADDRD0
    SLICE_X140Y115       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X140Y115       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X140Y115       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine7_trccon_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine7_trccon_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.101%)  route 0.217ns (53.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.594     0.594    sys_clk
    SLICE_X118Y149       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_trccon_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y149       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_videosoc_sdram_bankmachine7_trccon_count_reg[0]/Q
                         net (fo=4, routed)           0.217     0.952    soc_videosoc_videosoc_sdram_bankmachine7_trccon_count[0]
    SLICE_X118Y150       LUT5 (Prop_lut5_I0_O)        0.045     0.997 r  soc_videosoc_videosoc_sdram_bankmachine7_trccon_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.997    soc_videosoc_videosoc_sdram_bankmachine7_trccon_count[1]_i_1_n_0
    SLICE_X118Y150       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_trccon_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.863     0.863    sys_clk
    SLICE_X118Y150       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_trccon_count_reg[1]/C
                         clock pessimism              0.000     0.863    
    SLICE_X118Y150       FDRE (Hold_fdre_C_D)         0.091     0.954    soc_videosoc_videosoc_sdram_bankmachine7_trccon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.594     0.594    sys_clk
    SLICE_X129Y144       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.240     0.975    storage_4_reg_0_7_6_11/ADDRD0
    SLICE_X128Y144       RAMD32                                       r  storage_4_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6346, routed)        0.865     0.865    storage_4_reg_0_7_6_11/WCLK
    SLICE_X128Y144       RAMD32                                       r  storage_4_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.258     0.607    
    SLICE_X128Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_4_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y35      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X7Y34      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y42     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y42     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y43     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y43     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X6Y35     lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y140   storage_9_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y140   storage_9_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y140   storage_9_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y140   storage_9_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y140   storage_9_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y140   storage_9_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y129   storage_19_reg_0_15_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y129   storage_19_reg_0_15_114_119/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y129   storage_19_reg_0_15_114_119/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y129   storage_19_reg_0_15_114_119/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y129   storage_19_reg_0_15_114_119/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y129   storage_19_reg_0_15_114_119/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.755ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X161Y156       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     3.951    clk200_clk
    SLICE_X161Y156       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.951    
                         clock uncertainty           -0.125     3.826    
    SLICE_X161Y156       FDPE (Setup_fdpe_C_D)       -0.005     3.821    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.821    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.755    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X98Y100        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.582     2.582    eth_rx_clk
    SLICE_X98Y100        FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.582    
                         clock uncertainty           -0.025     2.557    
    SLICE_X98Y100        FDPE (Setup_fdpe_C_D)       -0.035     2.522    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.522    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.456    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X85Y94         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y4        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.632     2.632    eth_tx_clk
    SLICE_X85Y94         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty           -0.126     2.506    
    SLICE_X85Y94         FDPE (Setup_fdpe_C_D)       -0.005     2.501    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.436    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.472ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X163Y99        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y10       BUFG                         0.000     2.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.715     2.715    hdmi_in0_pix_clk
    SLICE_X163Y99        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.715    
                         clock uncertainty           -0.172     2.543    
    SLICE_X163Y99        FDPE (Setup_fdpe_C_D)       -0.005     2.538    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.538    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.472    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.408ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 FDPE_14/Q
                            (internal pin)
  Destination:            FDPE_15/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y102       FDPE                         0.000     0.000 r  FDPE_14/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl7_rst_meta
    SLICE_X163Y102       FDPE                                         r  FDPE_15/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_9/O
                         net (fo=471, routed)         0.649     2.649    pix1p25x_clk
    SLICE_X163Y102       FDPE                                         r  FDPE_15/C
                         clock pessimism              0.000     2.649    
                         clock uncertainty           -0.170     2.479    
    SLICE_X163Y102       FDPE (Setup_fdpe_C_D)       -0.005     2.474    FDPE_15
  -------------------------------------------------------------------
                         required time                          2.474    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.408    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.416ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y156       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y156       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=6346, routed)        0.646     2.646    sys_clk
    SLICE_X162Y156       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.646    
                         clock uncertainty           -0.129     2.516    
    SLICE_X162Y156       FDPE (Setup_fdpe_C_D)       -0.035     2.481    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.481    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.416    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                   |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.348 (r) | FAST    |     3.404 (r) | SLOW    | soc_videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | soc_videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     2.747 (r) | SLOW    |    -1.279 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     2.747 (f) | SLOW    |    -1.279 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     2.724 (r) | SLOW    |    -1.260 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     2.724 (f) | SLOW    |    -1.260 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     2.721 (r) | SLOW    |    -1.257 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     2.721 (f) | SLOW    |    -1.257 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     2.733 (r) | SLOW    |    -1.269 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     2.733 (f) | SLOW    |    -1.269 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     2.732 (r) | SLOW    |    -1.267 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     2.732 (f) | SLOW    |    -1.267 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
sys_clk            | cpu_reset        | FDPE           | -        |     2.119 (r) | SLOW    |    -0.240 (r) | FAST    |                         |
sys_clk            | eth_mdio         | FDRE           | -        |     6.180 (r) | SLOW    |    -2.562 (r) | FAST    |                         |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.036 (r) | SLOW    |     0.221 (r) | FAST    |                         |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.047 (r) | SLOW    |     0.160 (r) | FAST    |                         |
sys_clk            | serial_rx        | FDRE           | -        |     5.981 (r) | SLOW    |    -2.374 (r) | FAST    |                         |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     6.551 (r) | SLOW    |    -1.749 (r) | FAST    |                         |
sys_clk            | user_sw0         | FDRE           | -        |    12.694 (r) | SLOW    |    -3.215 (r) | FAST    |                         |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                   |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                      |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.590 (r) | SLOW    |      5.739 (r) | FAST    | soc_ethphy_clkout1         |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.590 (f) | SLOW    |      5.739 (f) | FAST    | soc_ethphy_clkout1         |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.597 (r) | SLOW    |      2.005 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.597 (f) | SLOW    |      2.005 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.567 (r) | SLOW    |      1.974 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.567 (f) | SLOW    |      1.974 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.571 (r) | SLOW    |      1.980 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.571 (f) | SLOW    |      1.980 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.571 (r) | SLOW    |      1.980 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.571 (f) | SLOW    |      1.980 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.569 (r) | SLOW    |      1.976 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.569 (f) | SLOW    |      1.976 (f) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                            |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      6.567 (r) | SLOW    |      1.566 (r) | FAST    |                            |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.555 (r) | SLOW    |      1.548 (r) | FAST    |                            |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      6.405 (r) | SLOW    |      1.470 (r) | FAST    |                            |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      6.729 (r) | SLOW    |      1.661 (r) | FAST    |                            |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      6.752 (r) | SLOW    |      1.688 (r) | FAST    |                            |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.415 (r) | SLOW    |      1.492 (r) | FAST    |                            |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      6.589 (r) | SLOW    |      1.591 (r) | FAST    |                            |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      6.265 (r) | SLOW    |      1.415 (r) | FAST    |                            |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      6.892 (r) | SLOW    |      1.730 (r) | FAST    |                            |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      7.513 (r) | SLOW    |      2.032 (r) | FAST    |                            |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      6.904 (r) | SLOW    |      1.733 (r) | FAST    |                            |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      7.197 (r) | SLOW    |      1.878 (r) | FAST    |                            |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      7.653 (r) | SLOW    |      2.078 (r) | FAST    |                            |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      7.665 (r) | SLOW    |      2.108 (r) | FAST    |                            |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      7.210 (r) | SLOW    |      1.885 (r) | FAST    |                            |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      7.805 (r) | SLOW    |      2.154 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      6.426 (r) | SLOW    |      1.490 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      7.509 (r) | SLOW    |      1.991 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      6.427 (r) | SLOW    |      1.492 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      7.510 (r) | SLOW    |      1.988 (r) | FAST    |                            |
sys_clk             | eth_mdc          | FDRE           | -     |     10.086 (r) | SLOW    |      3.594 (r) | FAST    |                            |
sys_clk             | eth_mdio         | FDSE           | -     |     10.414 (r) | SLOW    |      3.591 (r) | FAST    |                            |
sys_clk             | eth_rst_n        | FDRE           | -     |     10.387 (r) | SLOW    |      2.774 (r) | FAST    |                            |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     10.754 (r) | SLOW    |      3.931 (r) | FAST    |                            |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      8.064 (r) | SLOW    |      2.267 (r) | FAST    |                            |
sys_clk             | oled_dc          | FDRE           | -     |     11.142 (r) | SLOW    |      3.856 (r) | FAST    |                            |
sys_clk             | oled_res         | FDRE           | -     |     14.006 (r) | SLOW    |      5.408 (r) | FAST    |                            |
sys_clk             | oled_sclk        | FDRE           | -     |     11.273 (r) | SLOW    |      3.926 (r) | FAST    |                            |
sys_clk             | oled_sdin        | FDRE           | -     |     10.964 (r) | SLOW    |      3.820 (r) | FAST    |                            |
sys_clk             | oled_vbat        | FDRE           | -     |     11.207 (r) | SLOW    |      3.835 (r) | FAST    |                            |
sys_clk             | oled_vdd         | FDRE           | -     |     13.305 (r) | SLOW    |      5.049 (r) | FAST    |                            |
sys_clk             | serial_tx        | FDSE           | -     |     10.410 (r) | SLOW    |      3.577 (r) | FAST    |                            |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     14.460 (r) | SLOW    |      4.970 (r) | FAST    |                            |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     14.235 (r) | SLOW    |      5.041 (r) | FAST    |                            |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.253 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         7.020 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         3.895 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.800 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         4.349 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         6.577 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         4.756 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         2.001 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.943 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.561 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         6.264 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         6.019 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         5.016 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.629 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.774 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         1.474 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.242 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         8.002 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         3.798 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |        11.068 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.476 ns
Ideal Clock Offset to Actual Clock: -1.995 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.724 (r) | SLOW    |  -1.260 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |   2.724 (f) | SLOW    |  -1.260 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.721 (r) | SLOW    |  -1.257 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.721 (f) | SLOW    |  -1.257 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.733 (r) | SLOW    |  -1.269 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.733 (f) | SLOW    |  -1.269 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.732 (r) | SLOW    |  -1.267 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.732 (f) | SLOW    |  -1.267 (f) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.733 (r) | SLOW    |  -1.257 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.541 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.567 (r) | SLOW    |   1.566 (r) | FAST    |    0.302 |
ddram_dq[1]        |   6.555 (r) | SLOW    |   1.548 (r) | FAST    |    0.291 |
ddram_dq[2]        |   6.405 (r) | SLOW    |   1.470 (r) | FAST    |    0.140 |
ddram_dq[3]        |   6.729 (r) | SLOW    |   1.661 (r) | FAST    |    0.465 |
ddram_dq[4]        |   6.752 (r) | SLOW    |   1.688 (r) | FAST    |    0.487 |
ddram_dq[5]        |   6.415 (r) | SLOW    |   1.492 (r) | FAST    |    0.150 |
ddram_dq[6]        |   6.589 (r) | SLOW    |   1.591 (r) | FAST    |    0.325 |
ddram_dq[7]        |   6.265 (r) | SLOW    |   1.415 (r) | FAST    |    0.000 |
ddram_dq[8]        |   6.892 (r) | SLOW    |   1.730 (r) | FAST    |    0.627 |
ddram_dq[9]        |   7.513 (r) | SLOW    |   2.032 (r) | FAST    |    1.248 |
ddram_dq[10]       |   6.904 (r) | SLOW    |   1.733 (r) | FAST    |    0.640 |
ddram_dq[11]       |   7.197 (r) | SLOW    |   1.878 (r) | FAST    |    0.933 |
ddram_dq[12]       |   7.653 (r) | SLOW    |   2.078 (r) | FAST    |    1.388 |
ddram_dq[13]       |   7.665 (r) | SLOW    |   2.108 (r) | FAST    |    1.400 |
ddram_dq[14]       |   7.210 (r) | SLOW    |   1.885 (r) | FAST    |    0.945 |
ddram_dq[15]       |   7.805 (r) | SLOW    |   2.154 (r) | FAST    |    1.541 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.805 (r) | SLOW    |   1.415 (r) | FAST    |    1.541 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.084 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.426 (r) | SLOW    |   1.490 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.509 (r) | SLOW    |   1.991 (r) | FAST    |    1.083 |
ddram_dqs_p[0]     |   6.427 (r) | SLOW    |   1.492 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.510 (r) | SLOW    |   1.988 (r) | FAST    |    1.084 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.510 (r) | SLOW    |   1.490 (r) | FAST    |    1.084 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.567 (r) | SLOW    |   1.974 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.567 (f) | SLOW    |   1.974 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.571 (r) | SLOW    |   1.980 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.571 (f) | SLOW    |   1.980 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.571 (r) | SLOW    |   1.980 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.571 (f) | SLOW    |   1.980 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.569 (r) | SLOW    |   1.976 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.569 (f) | SLOW    |   1.976 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.571 (r) | SLOW    |   1.974 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




