{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648903964144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648903964145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  2 15:52:44 2022 " "Processing started: Sat Apr  2 15:52:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648903964145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648903964145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648903964145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648903964317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648903964317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648903972437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648903972437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648903972497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648903972888 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ro\[14\].ro_inst " "Logic cell \"ro\[14\].ro_inst\"" {  } { { "top.v" "ro\[14\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[13\].ro_inst " "Logic cell \"ro\[13\].ro_inst\"" {  } { { "top.v" "ro\[13\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[12\].ro_inst " "Logic cell \"ro\[12\].ro_inst\"" {  } { { "top.v" "ro\[12\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[11\].ro_inst " "Logic cell \"ro\[11\].ro_inst\"" {  } { { "top.v" "ro\[11\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[10\].ro_inst " "Logic cell \"ro\[10\].ro_inst\"" {  } { { "top.v" "ro\[10\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[9\].ro_inst " "Logic cell \"ro\[9\].ro_inst\"" {  } { { "top.v" "ro\[9\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[8\].ro_inst " "Logic cell \"ro\[8\].ro_inst\"" {  } { { "top.v" "ro\[8\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[7\].ro_inst " "Logic cell \"ro\[7\].ro_inst\"" {  } { { "top.v" "ro\[7\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[6\].ro_inst " "Logic cell \"ro\[6\].ro_inst\"" {  } { { "top.v" "ro\[6\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[5\].ro_inst " "Logic cell \"ro\[5\].ro_inst\"" {  } { { "top.v" "ro\[5\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[4\].ro_inst " "Logic cell \"ro\[4\].ro_inst\"" {  } { { "top.v" "ro\[4\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[3\].ro_inst " "Logic cell \"ro\[3\].ro_inst\"" {  } { { "top.v" "ro\[3\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[2\].ro_inst " "Logic cell \"ro\[2\].ro_inst\"" {  } { { "top.v" "ro\[2\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[1\].ro_inst " "Logic cell \"ro\[1\].ro_inst\"" {  } { { "top.v" "ro\[1\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""} { "Info" "ISCL_SCL_CELL_NAME" "ro\[0\].ro_inst " "Logic cell \"ro\[0\].ro_inst\"" {  } { { "top.v" "ro\[0\].ro_inst" { Text "/home/yauheni/DREC-fpga/lecture code/06/ro/top.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648903973192 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1648903973192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648903973257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648903973257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648903973280 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648903973280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648903973280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648903973280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648903973285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  2 15:52:53 2022 " "Processing ended: Sat Apr  2 15:52:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648903973285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648903973285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648903973285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648903973285 ""}
