
---------- Begin Simulation Statistics ----------
final_tick                                79520814000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52213                       # Simulator instruction rate (inst/s)
host_mem_usage                                 972896                       # Number of bytes of host memory used
host_op_rate                                   105052                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1915.25                       # Real time elapsed on the host
host_tick_rate                               41519868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079521                       # Number of seconds simulated
sim_ticks                                 79520814000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 100511988                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 59015092                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.590416                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.590416                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3319543                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1664246                       # number of floating regfile writes
system.cpu.idleCycles                         9452233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1976637                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23364233                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.473728                       # Inst execution rate
system.cpu.iew.exec_refs                     51735613                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19003391                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6812703                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34874444                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4568                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            147621                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             20335749                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           250100773                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32732222                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2710187                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             234384092                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  45866                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2051755                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1753171                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2110443                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          28643                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1428063                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         548574                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 253762247                       # num instructions consuming a value
system.cpu.iew.wb_count                     232820575                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638070                       # average fanout of values written-back
system.cpu.iew.wb_producers                 161918192                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.463897                       # insts written-back per cycle
system.cpu.iew.wb_sent                      233466744                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                360097678                       # number of integer regfile reads
system.cpu.int_regfile_writes               186990595                       # number of integer regfile writes
system.cpu.ipc                               0.628766                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.628766                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3230325      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             179727285     75.80%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               283485      0.12%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                160845      0.07%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              124003      0.05%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24354      0.01%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               403495      0.17%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126690      0.05%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              373614      0.16%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              15766      0.01%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32609474     13.75%     91.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17980271      7.58%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          695768      0.29%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1338572      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              237094286                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3358950                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6571353                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3041605                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4449403                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3083922                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013007                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2633175     85.38%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28697      0.93%     86.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    387      0.01%     86.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   942      0.03%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  512      0.02%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 176080      5.71%     92.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                110739      3.59%     95.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             53530      1.74%     97.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            79855      2.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              233588933                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          620528420                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    229778970                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         294579458                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  250076078                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 237094286                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               24695                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        48900096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            237890                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          16868                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     54605194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     149589396                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.584967                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.213846                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            83835604     56.04%     56.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11250533      7.52%     63.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11859195      7.93%     71.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11201006      7.49%     78.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9941483      6.65%     85.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7973833      5.33%     90.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7640248      5.11%     96.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4054192      2.71%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1833302      1.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       149589396                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.490769                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1093386                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1833951                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34874444                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            20335749                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               101364874                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        159041629                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1527253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       186548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        65108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          119                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4565364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2740                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9132480                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2859                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                28598739                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19887537                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2172371                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12398003                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10820185                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             87.273612                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2623662                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38676                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1221529                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             562331                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           659198                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       304572                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        48511164                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1716193                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    142402120                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.412905                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.381898                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        88159250     61.91%     61.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12740206      8.95%     70.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8340047      5.86%     76.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13109040      9.21%     85.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3821551      2.68%     88.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2362055      1.66%     90.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2138213      1.50%     91.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1326592      0.93%     92.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10405166      7.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    142402120                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10405166                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44987004                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44987004                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45029718                       # number of overall hits
system.cpu.dcache.overall_hits::total        45029718                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1366700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1366700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1369603                       # number of overall misses
system.cpu.dcache.overall_misses::total       1369603                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34858378471                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34858378471                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34858378471                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34858378471                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46353704                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46353704                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46399321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46399321                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029518                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029518                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25505.508503                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25505.508503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25451.447223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25451.447223                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       244301                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9166                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.652957                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       514914                       # number of writebacks
system.cpu.dcache.writebacks::total            514914                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       473697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       473697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       473697                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       473697                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       893003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       893003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       894465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       894465                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21030127478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21030127478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21088924978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21088924978                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019265                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019265                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019278                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019278                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23549.895664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23549.895664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23577.138265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23577.138265                       # average overall mshr miss latency
system.cpu.dcache.replacements                 893411                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28561848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28561848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1121971                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1121971                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25535982000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25535982000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29683819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29683819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22759.930515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22759.930515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       471201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       471201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       650770                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       650770                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12011109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12011109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18456.765063                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18456.765063                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16425156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16425156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       244729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       244729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9322396471                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9322396471                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38092.733068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38092.733068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2496                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2496                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       242233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       242233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9019018478                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9019018478                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014531                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014531                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37232.823265                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37232.823265                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        42714                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         42714                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2903                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2903                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        45617                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        45617                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.063639                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063639                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1462                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1462                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     58797500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     58797500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032049                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032049                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40217.168263                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40217.168263                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.796879                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45924356                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            893923                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.373951                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.796879                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          93692565                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         93692565                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 88034616                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              19056205                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  39117182                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1628222                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1753171                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10830016                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                467212                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              262820368                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2167260                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32727444                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    19008123                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        308860                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         45102                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           91741273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      135991303                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    28598739                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14006178                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      55595798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4425944                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        295                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4527                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         33375                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           44                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1112                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  21310115                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1276996                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          149589396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.826558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.123683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                106515450     71.21%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2263765      1.51%     72.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2510784      1.68%     74.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2087561      1.40%     75.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2936603      1.96%     77.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3198999      2.14%     79.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2864541      1.91%     81.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2936482      1.96%     83.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 24275211     16.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            149589396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.179819                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.855067                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17368150                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17368150                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17368150                       # number of overall hits
system.cpu.icache.overall_hits::total        17368150                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3941957                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3941957                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3941957                       # number of overall misses
system.cpu.icache.overall_misses::total       3941957                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  52992919957                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52992919957                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  52992919957                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52992919957                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21310107                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21310107                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21310107                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21310107                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.184981                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.184981                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.184981                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.184981                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13443.302389                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13443.302389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13443.302389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13443.302389                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16309                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1027                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.880234                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3671760                       # number of writebacks
system.cpu.icache.writebacks::total           3671760                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       269118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       269118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       269118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       269118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3672839                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3672839                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3672839                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3672839                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47194710964                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47194710964                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47194710964                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47194710964                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.172352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.172352                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.172352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.172352                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12849.654168                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12849.654168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12849.654168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12849.654168                       # average overall mshr miss latency
system.cpu.icache.replacements                3671760                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17368150                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17368150                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3941957                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3941957                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  52992919957                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52992919957                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21310107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21310107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.184981                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.184981                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13443.302389                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13443.302389                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       269118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       269118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3672839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3672839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47194710964                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47194710964                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.172352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.172352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12849.654168                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12849.654168                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.594220                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21040988                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3672838                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.728809                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.594220                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999207                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999207                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          46293052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         46293052                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    21315974                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        383791                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2911480                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 6812159                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                16745                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               28643                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3670180                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                59542                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   7033                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  79520814000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1753171                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 89317278                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                10847730                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4184                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  39320687                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8346346                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              258560857                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                125139                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 679027                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 502767                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6887261                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             556                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           276274729                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   638450690                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                404709776                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3846349                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 61694481                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      99                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5060741                       # count of insts added to the skid buffer
system.cpu.rob.reads                        381535932                       # The number of ROB reads
system.cpu.rob.writes                       506655845                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3631229                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               740006                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4371235                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3631229                       # number of overall hits
system.l2.overall_hits::.cpu.data              740006                       # number of overall hits
system.l2.overall_hits::total                 4371235                       # number of overall hits
system.l2.demand_misses::.cpu.inst              40836                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             153917                       # number of demand (read+write) misses
system.l2.demand_misses::total                 194753                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             40836                       # number of overall misses
system.l2.overall_misses::.cpu.data            153917                       # number of overall misses
system.l2.overall_misses::total                194753                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3175402000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11760121500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14935523500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3175402000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11760121500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14935523500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3672065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           893923                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4565988                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3672065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          893923                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4565988                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.172181                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042653                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.172181                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042653                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77759.868743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76405.604969                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76689.568325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77759.868743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76405.604969                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76689.568325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107677                       # number of writebacks
system.l2.writebacks::total                    107677                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         40822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        153916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            194738                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        40822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       153916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           194738                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2758818500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10194646750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12953465250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2758818500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10194646750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12953465250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.172180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.172180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042650                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67581.659399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66235.133125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66517.399018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67581.659399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66235.133125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66517.399018                       # average overall mshr miss latency
system.l2.replacements                         188532                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       514914                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           514914                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       514914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       514914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3669669                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3669669                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3669669                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3669669                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          552                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           552                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              543                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  543                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          547                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              547                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.007313                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.007313                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.007313                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.007313                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            147021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                147021                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95164                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7008063000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7008063000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        242185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            242185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.392939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.392939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73641.954941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73641.954941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6038816750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6038816750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.392939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.392939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63456.945379                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63456.945379                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3631229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3631229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        40836                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40836                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3175402000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3175402000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3672065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3672065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77759.868743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77759.868743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        40822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        40822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2758818500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2758818500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67581.659399                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67581.659399                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        592985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            592985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        58753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           58753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4752058500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4752058500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       651738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        651738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.090148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80881.971984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80881.971984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        58752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        58752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4155830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4155830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.090147                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090147                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70735.123911                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70735.123911                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.970081                       # Cycle average of tags in use
system.l2.tags.total_refs                     9126659                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    196724                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.393216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     193.708374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3087.711624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4891.550083                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.376918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.597113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997677                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3670                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3235                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  73214564                       # Number of tag accesses
system.l2.tags.data_accesses                 73214564                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     40822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    153570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000458991750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6343                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6343                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              507530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101430                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      194738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107677                       # Number of write requests accepted
system.mem_ctrls.readBursts                    194738                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107677                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    346                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                194738                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107677                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.646067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.513790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.961951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6340     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6343                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.972883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.940315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.057876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3339     52.64%     52.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      1.39%     54.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2704     42.63%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      2.84%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.41%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6343                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   22144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12463232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6891328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    156.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   79519091000                       # Total gap between requests
system.mem_ctrls.avgGap                     262946.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2612608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9828480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6890176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32854392.058914288878                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 123596320.329417154193                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86646195.548249796033                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        40822                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       153916                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107677                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1411652250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5118524500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1884939248750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34580.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33255.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17505495.59                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2612608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9850624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12463232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2612608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2612608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6891328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6891328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        40822                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       153916                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         194738                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107677                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107677                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32854392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123874788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        156729180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32854392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32854392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86660682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86660682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86660682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32854392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123874788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       243389863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               194392                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107659                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7675                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2885326750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             971960000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6530176750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14842.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33592.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109818                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55785                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.49                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       136447                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   141.675053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.104797                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.631655                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        78610     57.61%     57.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38869     28.49%     86.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10083      7.39%     93.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3486      2.55%     96.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1562      1.14%     97.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          794      0.58%     97.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          527      0.39%     98.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          330      0.24%     98.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2186      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       136447                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12441088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6890176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              156.450712                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.646196                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       492759960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       261908130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      706660080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276926220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6276703680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27162485880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7662320640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42839764590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.723919                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19659248000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2655120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57206446000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       481478760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       255908235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      681298800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     285053760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6276703680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27157818720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7666250880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42804512835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.280617                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  19665155000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2655120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  57200539000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              99574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107677                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78862                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95164                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95164                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         99574                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       576019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       576019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 576019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19354560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19354560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19354560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            194742                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  194742    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              194742                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           202997250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          243422500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4324576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       622591                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3671760                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          459352                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             547                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           242185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          242185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3672839                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       651738                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11016663                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2682351                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13699014                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    470004736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     90165568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              560170304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          189306                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6940864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4755841                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014332                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.119064                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4687801     98.57%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  67921      1.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    119      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4755841                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  79520814000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8752914499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5510892722                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1342154503                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
