implications
gate
circuit
observability
gates
inverter
redundancy
implication
dissipation
circuits
delay
removal
assertion
obs
power
bahar
logic
sat
fanout
imp
kunz
indirect
impsatdirect
satisfiability
resizing
combinational
symbolic
frontier
untestable
menon
redundancies
redundant
connections
deltap
mapped
deltad
switching
synthesis
observable
lampe
indirectimps
cordic
atpg
macii
network
dissipating
tolerance
activity
transformations
faults
stuck
clip
cube
technology
iman
impdirect
maxlevel
learning
essential
consumption
sis
bdds
area
assignments
deltaa
reconvergent
imps
bdd
collapsing
nand
resized
characteristic
pedram
fanouts
reconvergence
signal
cmos
rohfleish
trevillyan
fkjxk
directimps
optimization
capacitive
statistics
fanin
threshold
fault
chain
entrena
demorgan
sentovich
assignment
boolean
relations
literal
somenzi
testable
propagation
chains
tsui
propagating
simplification
recursive
clauses
mapping
chandrakasan
drive
connection
mcnc
indirectly
inputs
delta
implicant
symbolically
forward
inverters
wire
literals
inc
decreased
ft
fig
assertions
recoverable
temporarily
testability
library
care
sub
sizing
cir
permissible
minimization
perturb
orthogonal
bw
backward
eliminated
clause
targeting
plications
savings
aided
removing
sequential
vuillod
dampening
impcube
afg
greeng
brackenbury
orangeg
impg
syclop
vergent
contrapositum
logic implications
redundancy addition
power dissipation
delay tolerance
low power
power optimization
redundancy removal
implications delta
observability implications
satisfiability implications
indirect implications
assertion gate
mapped circuits
switching activity
symbolic computation
optimization based
circuits mapped
power delay
direct implications
original circuit
delay power
technology dependent
sub network
inverter chain
e g6
procedure impsatdirect
area delay
gate g
recursive learning
essential implications
menon 1994
power threshold
deltap deltad
optimization procedure
characteristic functions
bahar et
implications may
re synthesis
technology mapping
reducing power
power consumption
total power
technology independent
redundant connections
orthogonal constraints
inverter chains
gates area
cube imp
deltad deltaa
bahar e
procedure indirectimps
normalized delay
critical delay
et al
high power
redundant logic
e macii
initial assertion
logic optimization
technology mapped
entire network
value assignment
circuit delay
power normalized
redundant gates
direct satisfiability
chain collapsing
satisfiability implication
deltaa 9sym
area mapped
power dissipating
gate g9
logic extraction
circuits containing
network transformations
new implications
gate x
reconvergence gate
gate resizing
technology decomposition
finding implications
power analysis
signal values
average 0
reduce power
combinational circuit
indirect implication
gate y
general implications
power synthesis
atpg based
direct implication
implications using
new network
al 1996
al 1992
bdd based
implication procedure
best network
adding redundant
final network
controlling value
boolean network
recursion level
sequential circuits
addition and removal
computation of logic
logic implications delta
power optimization based
based on symbolic
kunz and menon
reducing power dissipation
area delay power
delay and area
output of gate
e g6 g4
mapped for area
bahar et al
delay and power
e t lampe
lampe and e
changes in power
implications are found
gates area delay
deltap deltad deltaa
r i bahar
assertion a y
mapped for speed
sat t obs
power and delay
set of implications
area mapped circuits
deltad deltaa 9sym
total power normalized
based on redundancy
iman and pedram
increasing the delay
gates and connections
power normalized delay
d e g6
search for implications
c e g6
inverter chain collapsing
et al 1996
direct and indirect
et al 1992
finding and removing
area are given
low power synthesis
decrease in power
value for g
implemented in sis
low power dissipation
g is replaced
circuit in figure
et al 1993
set of relations
synthesis and optimization
set of experiments
c d e
testability of cmos
obs deltap deltad
high power dissipating
circuit this may
low power assertion
power driven re
speed gates area
cmos combinational logic
set ft j
resized without increasing
statistics after resizing
network or may
trevillyan et al
power optimization procedure
power deltap deltad
eliminated through redundancy
