Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 16:46:54 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 180 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.094        0.000                      0                  448        0.022        0.000                      0                  448        3.000        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.094        0.000                      0                  448        0.186        0.000                      0                  448       19.363        0.000                       0                   182  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.110        0.000                      0                  448        0.186        0.000                      0                  448       19.363        0.000                       0                   182  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.094        0.000                      0                  448        0.022        0.000                      0                  448  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.094        0.000                      0                  448        0.022        0.000                      0                  448  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.094ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.706ns (26.527%)  route 4.725ns (73.473%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.841    -0.978    Pong/datapath/clk_out1
    SLICE_X5Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  Pong/datapath/rightPaddle_reg[5]/Q
                         net (fo=26, routed)          1.519     0.997    Pong/datapath/rightPaddle[5]
    SLICE_X6Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.842     1.964    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X6Y136         LUT6 (Prop_lut6_I1_O)        0.124     2.088 r  Pong/datapath/ballFunction/i__carry__0_i_1/O
                         net (fo=1, routed)           0.661     2.748    Pong/datapath/ballFunction_n_64
    SLICE_X7Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.274 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.274    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.388 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.388    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.502 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.264     4.766    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0]_0[0]
    SLICE_X11Y135        LUT6 (Prop_lut6_I5_O)        0.124     4.890 r  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_3/O
                         net (fo=1, routed)           0.439     5.329    Pong/datapath/ballFunction_n_132
    SLICE_X12Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.453 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.453    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X12Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.648    38.081    Pong/datapath/clk_out1
    SLICE_X12Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.634    
                         clock uncertainty           -0.164    38.471    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.077    38.548    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 33.094    

Slack (MET) :             33.614ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.664ns (27.970%)  route 4.285ns (72.030%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.757    -1.062    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDRE (Prop_fdre_C_Q)         0.518    -0.544 r  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=32, routed)          1.658     1.114    Pong/datapath/leftPaddle[1]
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124     1.238 r  Pong/datapath/sw_ballMovement_reg3_carry__0_i_6/O
                         net (fo=13, routed)          0.847     2.085    Pong/datapath/sw_ballMovement_reg3_carry__0_i_6_n_0
    SLICE_X12Y128        LUT4 (Prop_lut4_I3_O)        0.124     2.209 r  Pong/datapath/sw_ballMovement_reg3_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.209    Pong/datapath/sw_ballMovement_reg3_carry__1_i_3_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.742 r  Pong/datapath/sw_ballMovement_reg3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.742    Pong/datapath/sw_ballMovement_reg3_carry__1_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  Pong/datapath/sw_ballMovement_reg3_carry__2/CO[3]
                         net (fo=1, routed)           1.135     3.994    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[1][0]
    SLICE_X13Y135        LUT6 (Prop_lut6_I3_O)        0.124     4.118 f  Pong/datapath/ballFunction/sw_ballMovement_reg[1]_i_3/O
                         net (fo=1, routed)           0.645     4.764    Pong/datapath/ballFunction_n_107
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124     4.888 r  Pong/datapath/sw_ballMovement_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.888    Pong/datapath/sw_ballMovement_reg[1]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.648    38.081    Pong/datapath/clk_out1
    SLICE_X13Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/C
                         clock pessimism              0.554    38.634    
                         clock uncertainty           -0.164    38.471    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)        0.031    38.502    Pong/datapath/sw_ballMovement_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                 33.614    

Slack (MET) :             33.753ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.014ns (18.082%)  route 4.594ns (81.918%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.547     4.542    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X10Y128        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X10Y128        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.554    38.627    
                         clock uncertainty           -0.164    38.464    
    SLICE_X10Y128        FDRE (Setup_fdre_C_CE)      -0.169    38.295    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                 33.753    

Slack (MET) :             33.788ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.014ns (18.150%)  route 4.573ns (81.850%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.526     4.521    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y129         FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X8Y129         FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X8Y129         FDSE (Setup_fdse_C_CE)      -0.169    38.309    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.309    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 33.788    

Slack (MET) :             33.789ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.164    38.477    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    38.308    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.789    

Slack (MET) :             33.789ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.164    38.477    
    SLICE_X8Y128         FDSE (Setup_fdse_C_CE)      -0.169    38.308    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.789    

Slack (MET) :             33.789ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.164    38.477    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    38.308    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.789    

Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.164    38.479    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.955    Pong/datapath/video/vga/Row_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.883    

Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.164    38.479    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.955    Pong/datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.883    

Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.164    38.479    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.955    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/datapath/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 f  Pong/datapath/old_NES_Right_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.405    Pong/datapath/old_NES_Right[5]
    SLICE_X3Y132         LUT2 (Prop_lut2_I0_O)        0.045    -0.360 r  Pong/datapath/NES_activity_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    Pong/datapath/NES_activity_Right[5]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/C
                         clock pessimism              0.255    -0.638    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.092    -0.546    Pong/datapath/NES_activity_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.096%)  route 0.139ns (39.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X2Y130         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Left_reg[4]/Q
                         net (fo=3, routed)           0.139    -0.350    Pong/datapath/NES_wire_Left[4]
    SLICE_X4Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.305 r  Pong/datapath/NES_activity_Left[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/NES_activity_Left[4]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[4]/C
                         clock pessimism              0.280    -0.617    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.092    -0.525    Pong/datapath/NES_activity_Left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.230%)  route 0.171ns (54.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y130         FDSE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.141    -0.512 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.341    Pong/control_unit/NES_Controller_Left/Q[0]
    SLICE_X0Y131         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y131         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/C
                         clock pessimism              0.256    -0.638    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.066    -0.572    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.115%)  route 0.127ns (37.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X2Y130         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Left_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.361    Pong/datapath/NES_wire_Left[4]
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.045    -0.316 r  Pong/datapath/old_NES_Left[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    Pong/datapath/NES_activity_Left2[4]
    SLICE_X3Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X3Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[4]/C
                         clock pessimism              0.256    -0.640    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.092    -0.548    Pong/datapath/old_NES_Left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/ballReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.591%)  route 0.175ns (48.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X3Y131         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.511 f  Pong/datapath/NES_activity_Left_reg[5]/Q
                         net (fo=7, routed)           0.175    -0.336    Pong/datapath/p_0_in_1
    SLICE_X5Y130         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  Pong/datapath/ballReset_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/ballReset_i_1_n_0
    SLICE_X5Y130         FDRE                                         r  Pong/datapath/ballReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X5Y130         FDRE                                         r  Pong/datapath/ballReset_reg/C
                         clock pessimism              0.280    -0.616    
    SLICE_X5Y130         FDRE (Hold_fdre_C_D)         0.091    -0.525    Pong/datapath/ballReset_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.703%)  route 0.135ns (51.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/Q
                         net (fo=2, routed)           0.135    -0.393    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[7]
    SLICE_X4Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism              0.256    -0.645    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.017    -0.628    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  Pong/datapath/NES_counter_right/processQ_reg[7]/Q
                         net (fo=3, routed)           0.142    -0.373    Pong/datapath/NES_counter_right/processQ_reg_n_0_[7]
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.045    -0.328 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.328    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.243    -0.656    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.092    -0.564    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.221%)  route 0.132ns (38.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/NES_counter_right/processQ_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.359    Pong/datapath/NES_counter_right/processQ_reg_n_0_[0]
    SLICE_X5Y122         LUT6 (Prop_lut6_I4_O)        0.045    -0.314 r  Pong/datapath/NES_counter_right/processQ[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.314    Pong/datapath/NES_counter_right/p_0_in__2[5]
    SLICE_X5Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X5Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/C
                         clock pessimism              0.256    -0.643    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.092    -0.551    Pong/datapath/NES_counter_right/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  Pong/datapath/NES_wire_Right_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.339    Pong/datapath/NES_wire_Right[5]
    SLICE_X2Y131         LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  Pong/datapath/NES_wire_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    Pong/datapath/NES_wire_Right[5]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
                         clock pessimism              0.242    -0.652    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.121    -0.531    Pong/datapath/NES_wire_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.836%)  route 0.165ns (44.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.488 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.165    -0.322    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y132         LUT1 (Prop_lut1_I0_O)        0.045    -0.277 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    Pong/datapath/NES_activity_Right2[3]
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.637    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.121    -0.516    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X0Y130     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y137     Pong/datapath/NES_counter_left/processQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y137     Pong/datapath/NES_counter_left/processQ_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y135     Pong/datapath/NES_delay_counter_left/processQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y135     Pong/datapath/NES_delay_counter_left/processQ_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y135     Pong/datapath/NES_delay_counter_left/processQ_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y136     Pong/datapath/NES_delay_counter_left/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y136     Pong/datapath/NES_delay_counter_left/processQ_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.110ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.706ns (26.527%)  route 4.725ns (73.473%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.841    -0.978    Pong/datapath/clk_out1
    SLICE_X5Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  Pong/datapath/rightPaddle_reg[5]/Q
                         net (fo=26, routed)          1.519     0.997    Pong/datapath/rightPaddle[5]
    SLICE_X6Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.842     1.964    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X6Y136         LUT6 (Prop_lut6_I1_O)        0.124     2.088 r  Pong/datapath/ballFunction/i__carry__0_i_1/O
                         net (fo=1, routed)           0.661     2.748    Pong/datapath/ballFunction_n_64
    SLICE_X7Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.274 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.274    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.388 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.388    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.502 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.264     4.766    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0]_0[0]
    SLICE_X11Y135        LUT6 (Prop_lut6_I5_O)        0.124     4.890 r  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_3/O
                         net (fo=1, routed)           0.439     5.329    Pong/datapath/ballFunction_n_132
    SLICE_X12Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.453 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.453    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X12Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.648    38.081    Pong/datapath/clk_out1
    SLICE_X12Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.634    
                         clock uncertainty           -0.148    38.486    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.077    38.563    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 33.110    

Slack (MET) :             33.630ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.664ns (27.970%)  route 4.285ns (72.030%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.757    -1.062    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDRE (Prop_fdre_C_Q)         0.518    -0.544 r  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=32, routed)          1.658     1.114    Pong/datapath/leftPaddle[1]
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124     1.238 r  Pong/datapath/sw_ballMovement_reg3_carry__0_i_6/O
                         net (fo=13, routed)          0.847     2.085    Pong/datapath/sw_ballMovement_reg3_carry__0_i_6_n_0
    SLICE_X12Y128        LUT4 (Prop_lut4_I3_O)        0.124     2.209 r  Pong/datapath/sw_ballMovement_reg3_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.209    Pong/datapath/sw_ballMovement_reg3_carry__1_i_3_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.742 r  Pong/datapath/sw_ballMovement_reg3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.742    Pong/datapath/sw_ballMovement_reg3_carry__1_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  Pong/datapath/sw_ballMovement_reg3_carry__2/CO[3]
                         net (fo=1, routed)           1.135     3.994    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[1][0]
    SLICE_X13Y135        LUT6 (Prop_lut6_I3_O)        0.124     4.118 f  Pong/datapath/ballFunction/sw_ballMovement_reg[1]_i_3/O
                         net (fo=1, routed)           0.645     4.764    Pong/datapath/ballFunction_n_107
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124     4.888 r  Pong/datapath/sw_ballMovement_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.888    Pong/datapath/sw_ballMovement_reg[1]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.648    38.081    Pong/datapath/clk_out1
    SLICE_X13Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/C
                         clock pessimism              0.554    38.634    
                         clock uncertainty           -0.148    38.486    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)        0.031    38.517    Pong/datapath/sw_ballMovement_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.517    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                 33.630    

Slack (MET) :             33.768ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.014ns (18.082%)  route 4.594ns (81.918%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.547     4.542    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X10Y128        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X10Y128        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.554    38.627    
                         clock uncertainty           -0.148    38.479    
    SLICE_X10Y128        FDRE (Setup_fdre_C_CE)      -0.169    38.310    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                 33.768    

Slack (MET) :             33.803ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.014ns (18.150%)  route 4.573ns (81.850%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.526     4.521    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y129         FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X8Y129         FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.148    38.493    
    SLICE_X8Y129         FDSE (Setup_fdse_C_CE)      -0.169    38.324    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 33.803    

Slack (MET) :             33.805ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.148    38.492    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    38.323    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.805    

Slack (MET) :             33.805ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.148    38.492    
    SLICE_X8Y128         FDSE (Setup_fdse_C_CE)      -0.169    38.323    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.805    

Slack (MET) :             33.805ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.148    38.492    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    38.323    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.805    

Slack (MET) :             33.899ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.148    38.494    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.970    Pong/datapath/video/vga/Row_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         37.970    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.899    

Slack (MET) :             33.899ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.148    38.494    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.970    Pong/datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         37.970    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.899    

Slack (MET) :             33.899ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.148    38.494    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.970    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         37.970    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/datapath/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 f  Pong/datapath/old_NES_Right_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.405    Pong/datapath/old_NES_Right[5]
    SLICE_X3Y132         LUT2 (Prop_lut2_I0_O)        0.045    -0.360 r  Pong/datapath/NES_activity_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    Pong/datapath/NES_activity_Right[5]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/C
                         clock pessimism              0.255    -0.638    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.092    -0.546    Pong/datapath/NES_activity_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.096%)  route 0.139ns (39.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X2Y130         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Left_reg[4]/Q
                         net (fo=3, routed)           0.139    -0.350    Pong/datapath/NES_wire_Left[4]
    SLICE_X4Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.305 r  Pong/datapath/NES_activity_Left[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/NES_activity_Left[4]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[4]/C
                         clock pessimism              0.280    -0.617    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.092    -0.525    Pong/datapath/NES_activity_Left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.230%)  route 0.171ns (54.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y130         FDSE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.141    -0.512 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.341    Pong/control_unit/NES_Controller_Left/Q[0]
    SLICE_X0Y131         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y131         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/C
                         clock pessimism              0.256    -0.638    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.066    -0.572    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.115%)  route 0.127ns (37.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X2Y130         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Left_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.361    Pong/datapath/NES_wire_Left[4]
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.045    -0.316 r  Pong/datapath/old_NES_Left[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    Pong/datapath/NES_activity_Left2[4]
    SLICE_X3Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X3Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[4]/C
                         clock pessimism              0.256    -0.640    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.092    -0.548    Pong/datapath/old_NES_Left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/ballReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.591%)  route 0.175ns (48.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X3Y131         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.511 f  Pong/datapath/NES_activity_Left_reg[5]/Q
                         net (fo=7, routed)           0.175    -0.336    Pong/datapath/p_0_in_1
    SLICE_X5Y130         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  Pong/datapath/ballReset_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/ballReset_i_1_n_0
    SLICE_X5Y130         FDRE                                         r  Pong/datapath/ballReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X5Y130         FDRE                                         r  Pong/datapath/ballReset_reg/C
                         clock pessimism              0.280    -0.616    
    SLICE_X5Y130         FDRE (Hold_fdre_C_D)         0.091    -0.525    Pong/datapath/ballReset_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.703%)  route 0.135ns (51.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/Q
                         net (fo=2, routed)           0.135    -0.393    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[7]
    SLICE_X4Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism              0.256    -0.645    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.017    -0.628    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  Pong/datapath/NES_counter_right/processQ_reg[7]/Q
                         net (fo=3, routed)           0.142    -0.373    Pong/datapath/NES_counter_right/processQ_reg_n_0_[7]
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.045    -0.328 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.328    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.243    -0.656    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.092    -0.564    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.221%)  route 0.132ns (38.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/NES_counter_right/processQ_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.359    Pong/datapath/NES_counter_right/processQ_reg_n_0_[0]
    SLICE_X5Y122         LUT6 (Prop_lut6_I4_O)        0.045    -0.314 r  Pong/datapath/NES_counter_right/processQ[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.314    Pong/datapath/NES_counter_right/p_0_in__2[5]
    SLICE_X5Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X5Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/C
                         clock pessimism              0.256    -0.643    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.092    -0.551    Pong/datapath/NES_counter_right/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  Pong/datapath/NES_wire_Right_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.339    Pong/datapath/NES_wire_Right[5]
    SLICE_X2Y131         LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  Pong/datapath/NES_wire_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    Pong/datapath/NES_wire_Right[5]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
                         clock pessimism              0.242    -0.652    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.121    -0.531    Pong/datapath/NES_wire_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.836%)  route 0.165ns (44.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.488 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.165    -0.322    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y132         LUT1 (Prop_lut1_I0_O)        0.045    -0.277 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    Pong/datapath/NES_activity_Right2[3]
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.637    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.121    -0.516    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X0Y130     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y137     Pong/datapath/NES_counter_left/processQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y137     Pong/datapath/NES_counter_left/processQ_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y135     Pong/datapath/NES_delay_counter_left/processQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y135     Pong/datapath/NES_delay_counter_left/processQ_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y135     Pong/datapath/NES_delay_counter_left/processQ_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y136     Pong/datapath/NES_delay_counter_left/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y136     Pong/datapath/NES_delay_counter_left/processQ_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y136    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y131     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y129     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.094ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.706ns (26.527%)  route 4.725ns (73.473%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.841    -0.978    Pong/datapath/clk_out1
    SLICE_X5Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  Pong/datapath/rightPaddle_reg[5]/Q
                         net (fo=26, routed)          1.519     0.997    Pong/datapath/rightPaddle[5]
    SLICE_X6Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.842     1.964    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X6Y136         LUT6 (Prop_lut6_I1_O)        0.124     2.088 r  Pong/datapath/ballFunction/i__carry__0_i_1/O
                         net (fo=1, routed)           0.661     2.748    Pong/datapath/ballFunction_n_64
    SLICE_X7Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.274 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.274    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.388 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.388    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.502 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.264     4.766    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0]_0[0]
    SLICE_X11Y135        LUT6 (Prop_lut6_I5_O)        0.124     4.890 r  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_3/O
                         net (fo=1, routed)           0.439     5.329    Pong/datapath/ballFunction_n_132
    SLICE_X12Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.453 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.453    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X12Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.648    38.081    Pong/datapath/clk_out1
    SLICE_X12Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.634    
                         clock uncertainty           -0.164    38.471    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.077    38.548    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 33.094    

Slack (MET) :             33.614ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.664ns (27.970%)  route 4.285ns (72.030%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.757    -1.062    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDRE (Prop_fdre_C_Q)         0.518    -0.544 r  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=32, routed)          1.658     1.114    Pong/datapath/leftPaddle[1]
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124     1.238 r  Pong/datapath/sw_ballMovement_reg3_carry__0_i_6/O
                         net (fo=13, routed)          0.847     2.085    Pong/datapath/sw_ballMovement_reg3_carry__0_i_6_n_0
    SLICE_X12Y128        LUT4 (Prop_lut4_I3_O)        0.124     2.209 r  Pong/datapath/sw_ballMovement_reg3_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.209    Pong/datapath/sw_ballMovement_reg3_carry__1_i_3_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.742 r  Pong/datapath/sw_ballMovement_reg3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.742    Pong/datapath/sw_ballMovement_reg3_carry__1_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  Pong/datapath/sw_ballMovement_reg3_carry__2/CO[3]
                         net (fo=1, routed)           1.135     3.994    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[1][0]
    SLICE_X13Y135        LUT6 (Prop_lut6_I3_O)        0.124     4.118 f  Pong/datapath/ballFunction/sw_ballMovement_reg[1]_i_3/O
                         net (fo=1, routed)           0.645     4.764    Pong/datapath/ballFunction_n_107
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124     4.888 r  Pong/datapath/sw_ballMovement_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.888    Pong/datapath/sw_ballMovement_reg[1]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.648    38.081    Pong/datapath/clk_out1
    SLICE_X13Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/C
                         clock pessimism              0.554    38.634    
                         clock uncertainty           -0.164    38.471    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)        0.031    38.502    Pong/datapath/sw_ballMovement_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                 33.614    

Slack (MET) :             33.753ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.014ns (18.082%)  route 4.594ns (81.918%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.547     4.542    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X10Y128        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X10Y128        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.554    38.627    
                         clock uncertainty           -0.164    38.464    
    SLICE_X10Y128        FDRE (Setup_fdre_C_CE)      -0.169    38.295    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                 33.753    

Slack (MET) :             33.788ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.014ns (18.150%)  route 4.573ns (81.850%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.526     4.521    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y129         FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X8Y129         FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X8Y129         FDSE (Setup_fdse_C_CE)      -0.169    38.309    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.309    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 33.788    

Slack (MET) :             33.789ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.164    38.477    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    38.308    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.789    

Slack (MET) :             33.789ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.164    38.477    
    SLICE_X8Y128         FDSE (Setup_fdse_C_CE)      -0.169    38.308    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.789    

Slack (MET) :             33.789ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.164    38.477    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    38.308    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.789    

Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.164    38.479    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.955    Pong/datapath/video/vga/Row_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.883    

Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.164    38.479    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.955    Pong/datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.883    

Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.164    38.479    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.955    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/datapath/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 f  Pong/datapath/old_NES_Right_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.405    Pong/datapath/old_NES_Right[5]
    SLICE_X3Y132         LUT2 (Prop_lut2_I0_O)        0.045    -0.360 r  Pong/datapath/NES_activity_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    Pong/datapath/NES_activity_Right[5]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/C
                         clock pessimism              0.255    -0.638    
                         clock uncertainty            0.164    -0.474    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.092    -0.382    Pong/datapath/NES_activity_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.096%)  route 0.139ns (39.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X2Y130         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Left_reg[4]/Q
                         net (fo=3, routed)           0.139    -0.350    Pong/datapath/NES_wire_Left[4]
    SLICE_X4Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.305 r  Pong/datapath/NES_activity_Left[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/NES_activity_Left[4]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[4]/C
                         clock pessimism              0.280    -0.617    
                         clock uncertainty            0.164    -0.453    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.092    -0.361    Pong/datapath/NES_activity_Left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.230%)  route 0.171ns (54.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y130         FDSE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.141    -0.512 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.341    Pong/control_unit/NES_Controller_Left/Q[0]
    SLICE_X0Y131         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y131         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/C
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.164    -0.474    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.066    -0.408    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.115%)  route 0.127ns (37.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X2Y130         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Left_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.361    Pong/datapath/NES_wire_Left[4]
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.045    -0.316 r  Pong/datapath/old_NES_Left[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    Pong/datapath/NES_activity_Left2[4]
    SLICE_X3Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X3Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[4]/C
                         clock pessimism              0.256    -0.640    
                         clock uncertainty            0.164    -0.476    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.092    -0.384    Pong/datapath/old_NES_Left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/ballReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.591%)  route 0.175ns (48.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X3Y131         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.511 f  Pong/datapath/NES_activity_Left_reg[5]/Q
                         net (fo=7, routed)           0.175    -0.336    Pong/datapath/p_0_in_1
    SLICE_X5Y130         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  Pong/datapath/ballReset_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/ballReset_i_1_n_0
    SLICE_X5Y130         FDRE                                         r  Pong/datapath/ballReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X5Y130         FDRE                                         r  Pong/datapath/ballReset_reg/C
                         clock pessimism              0.280    -0.616    
                         clock uncertainty            0.164    -0.452    
    SLICE_X5Y130         FDRE (Hold_fdre_C_D)         0.091    -0.361    Pong/datapath/ballReset_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.703%)  route 0.135ns (51.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/Q
                         net (fo=2, routed)           0.135    -0.393    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[7]
    SLICE_X4Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism              0.256    -0.645    
                         clock uncertainty            0.164    -0.481    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.017    -0.464    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  Pong/datapath/NES_counter_right/processQ_reg[7]/Q
                         net (fo=3, routed)           0.142    -0.373    Pong/datapath/NES_counter_right/processQ_reg_n_0_[7]
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.045    -0.328 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.328    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.243    -0.656    
                         clock uncertainty            0.164    -0.492    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.092    -0.400    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.221%)  route 0.132ns (38.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/NES_counter_right/processQ_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.359    Pong/datapath/NES_counter_right/processQ_reg_n_0_[0]
    SLICE_X5Y122         LUT6 (Prop_lut6_I4_O)        0.045    -0.314 r  Pong/datapath/NES_counter_right/processQ[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.314    Pong/datapath/NES_counter_right/p_0_in__2[5]
    SLICE_X5Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X5Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/C
                         clock pessimism              0.256    -0.643    
                         clock uncertainty            0.164    -0.479    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.092    -0.387    Pong/datapath/NES_counter_right/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  Pong/datapath/NES_wire_Right_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.339    Pong/datapath/NES_wire_Right[5]
    SLICE_X2Y131         LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  Pong/datapath/NES_wire_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    Pong/datapath/NES_wire_Right[5]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
                         clock pessimism              0.242    -0.652    
                         clock uncertainty            0.164    -0.488    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.121    -0.367    Pong/datapath/NES_wire_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.836%)  route 0.165ns (44.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.488 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.165    -0.322    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y132         LUT1 (Prop_lut1_I0_O)        0.045    -0.277 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    Pong/datapath/NES_activity_Right2[3]
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.637    
                         clock uncertainty            0.164    -0.473    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.121    -0.352    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.094ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.706ns (26.527%)  route 4.725ns (73.473%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.841    -0.978    Pong/datapath/clk_out1
    SLICE_X5Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  Pong/datapath/rightPaddle_reg[5]/Q
                         net (fo=26, routed)          1.519     0.997    Pong/datapath/rightPaddle[5]
    SLICE_X6Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.842     1.964    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X6Y136         LUT6 (Prop_lut6_I1_O)        0.124     2.088 r  Pong/datapath/ballFunction/i__carry__0_i_1/O
                         net (fo=1, routed)           0.661     2.748    Pong/datapath/ballFunction_n_64
    SLICE_X7Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.274 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.274    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.388 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.388    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.502 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.264     4.766    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0]_0[0]
    SLICE_X11Y135        LUT6 (Prop_lut6_I5_O)        0.124     4.890 r  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_3/O
                         net (fo=1, routed)           0.439     5.329    Pong/datapath/ballFunction_n_132
    SLICE_X12Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.453 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.453    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X12Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.648    38.081    Pong/datapath/clk_out1
    SLICE_X12Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.634    
                         clock uncertainty           -0.164    38.471    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.077    38.548    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 33.094    

Slack (MET) :             33.614ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.664ns (27.970%)  route 4.285ns (72.030%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.757    -1.062    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDRE (Prop_fdre_C_Q)         0.518    -0.544 r  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=32, routed)          1.658     1.114    Pong/datapath/leftPaddle[1]
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124     1.238 r  Pong/datapath/sw_ballMovement_reg3_carry__0_i_6/O
                         net (fo=13, routed)          0.847     2.085    Pong/datapath/sw_ballMovement_reg3_carry__0_i_6_n_0
    SLICE_X12Y128        LUT4 (Prop_lut4_I3_O)        0.124     2.209 r  Pong/datapath/sw_ballMovement_reg3_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.209    Pong/datapath/sw_ballMovement_reg3_carry__1_i_3_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.742 r  Pong/datapath/sw_ballMovement_reg3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.742    Pong/datapath/sw_ballMovement_reg3_carry__1_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  Pong/datapath/sw_ballMovement_reg3_carry__2/CO[3]
                         net (fo=1, routed)           1.135     3.994    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[1][0]
    SLICE_X13Y135        LUT6 (Prop_lut6_I3_O)        0.124     4.118 f  Pong/datapath/ballFunction/sw_ballMovement_reg[1]_i_3/O
                         net (fo=1, routed)           0.645     4.764    Pong/datapath/ballFunction_n_107
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124     4.888 r  Pong/datapath/sw_ballMovement_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.888    Pong/datapath/sw_ballMovement_reg[1]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.648    38.081    Pong/datapath/clk_out1
    SLICE_X13Y135        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[1]/C
                         clock pessimism              0.554    38.634    
                         clock uncertainty           -0.164    38.471    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)        0.031    38.502    Pong/datapath/sw_ballMovement_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                 33.614    

Slack (MET) :             33.753ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.014ns (18.082%)  route 4.594ns (81.918%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.547     4.542    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X10Y128        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X10Y128        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.554    38.627    
                         clock uncertainty           -0.164    38.464    
    SLICE_X10Y128        FDRE (Setup_fdre_C_CE)      -0.169    38.295    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                 33.753    

Slack (MET) :             33.788ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.014ns (18.150%)  route 4.573ns (81.850%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.526     4.521    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y129         FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X8Y129         FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X8Y129         FDSE (Setup_fdse_C_CE)      -0.169    38.309    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.309    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 33.788    

Slack (MET) :             33.789ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.164    38.477    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    38.308    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.789    

Slack (MET) :             33.789ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.164    38.477    
    SLICE_X8Y128         FDSE (Setup_fdse_C_CE)      -0.169    38.308    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.789    

Slack (MET) :             33.789ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.014ns (18.157%)  route 4.571ns (81.843%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 38.073 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.753    -1.066    Pong/datapath/clk_out1
    SLICE_X8Y126         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDSE (Prop_fdse_C_Q)         0.518    -0.548 f  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.176     0.628    Pong/datapath/leftPaddle[3]
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.124     0.752 r  Pong/datapath/leftPaddle[9]_i_6/O
                         net (fo=4, routed)           0.816     1.568    Pong/datapath/leftPaddle[9]_i_6_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124     1.692 f  Pong/datapath/leftPaddle[1]_i_2/O
                         net (fo=2, routed)           0.828     2.520    Pong/datapath/leftPaddle[1]_i_2_n_0
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.124     2.644 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           1.227     3.871    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.523     4.519    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.640    38.073    Pong/datapath/clk_out1
    SLICE_X8Y128         FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.640    
                         clock uncertainty           -0.164    38.477    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    38.308    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 33.789    

Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[2]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.164    38.479    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.955    Pong/datapath/video/vga/Row_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.883    

Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.164    38.479    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.955    Pong/datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.883    

Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.080ns (21.068%)  route 4.046ns (78.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.764    -1.055    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X17Y134        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.599 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.143     0.544    Pong/datapath/video/vga/Column_Counter/Q[0]
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.152     0.696 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.959     1.655    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X16Y133        LUT6 (Prop_lut6_I0_O)        0.348     2.003 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.282     3.285    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124     3.409 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.663     4.072    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X16Y131        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.568    38.642    
                         clock uncertainty           -0.164    38.479    
    SLICE_X16Y131        FDRE (Setup_fdre_C_R)       -0.524    37.955    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 33.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.649    -0.651    Pong/datapath/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.487 f  Pong/datapath/old_NES_Right_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.405    Pong/datapath/old_NES_Right[5]
    SLICE_X3Y132         LUT2 (Prop_lut2_I0_O)        0.045    -0.360 r  Pong/datapath/NES_activity_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    Pong/datapath/NES_activity_Right[5]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/clk_out1
    SLICE_X3Y132         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[5]/C
                         clock pessimism              0.255    -0.638    
                         clock uncertainty            0.164    -0.474    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.092    -0.382    Pong/datapath/NES_activity_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.096%)  route 0.139ns (39.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X2Y130         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Left_reg[4]/Q
                         net (fo=3, routed)           0.139    -0.350    Pong/datapath/NES_wire_Left[4]
    SLICE_X4Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.305 r  Pong/datapath/NES_activity_Left[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/NES_activity_Left[4]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X4Y129         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[4]/C
                         clock pessimism              0.280    -0.617    
                         clock uncertainty            0.164    -0.453    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.092    -0.361    Pong/datapath/NES_activity_Left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.230%)  route 0.171ns (54.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y130         FDSE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.141    -0.512 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.341    Pong/control_unit/NES_Controller_Left/Q[0]
    SLICE_X0Y131         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y131         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]/C
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.164    -0.474    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.066    -0.408    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.115%)  route 0.127ns (37.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X2Y130         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Left_reg[4]/Q
                         net (fo=3, routed)           0.127    -0.361    Pong/datapath/NES_wire_Left[4]
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.045    -0.316 r  Pong/datapath/old_NES_Left[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    Pong/datapath/NES_activity_Left2[4]
    SLICE_X3Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X3Y129         FDRE                                         r  Pong/datapath/old_NES_Left_reg[4]/C
                         clock pessimism              0.256    -0.640    
                         clock uncertainty            0.164    -0.476    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.092    -0.384    Pong/datapath/old_NES_Left_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/ballReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.591%)  route 0.175ns (48.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X3Y131         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.511 f  Pong/datapath/NES_activity_Left_reg[5]/Q
                         net (fo=7, routed)           0.175    -0.336    Pong/datapath/p_0_in_1
    SLICE_X5Y130         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  Pong/datapath/ballReset_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/ballReset_i_1_n_0
    SLICE_X5Y130         FDRE                                         r  Pong/datapath/ballReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X5Y130         FDRE                                         r  Pong/datapath/ballReset_reg/C
                         clock pessimism              0.280    -0.616    
                         clock uncertainty            0.164    -0.452    
    SLICE_X5Y130         FDRE (Hold_fdre_C_D)         0.091    -0.361    Pong/datapath/ballReset_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.703%)  route 0.135ns (51.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/Q
                         net (fo=2, routed)           0.135    -0.393    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[7]
    SLICE_X4Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism              0.256    -0.645    
                         clock uncertainty            0.164    -0.481    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.017    -0.464    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  Pong/datapath/NES_counter_right/processQ_reg[7]/Q
                         net (fo=3, routed)           0.142    -0.373    Pong/datapath/NES_counter_right/processQ_reg_n_0_[7]
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.045    -0.328 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.328    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X4Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.243    -0.656    
                         clock uncertainty            0.164    -0.492    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.092    -0.400    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.221%)  route 0.132ns (38.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.644    -0.656    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X6Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/NES_counter_right/processQ_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.359    Pong/datapath/NES_counter_right/processQ_reg_n_0_[0]
    SLICE_X5Y122         LUT6 (Prop_lut6_I4_O)        0.045    -0.314 r  Pong/datapath/NES_counter_right/processQ[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.314    Pong/datapath/NES_counter_right/p_0_in__2[5]
    SLICE_X5Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.915    -0.899    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X5Y122         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[5]/C
                         clock pessimism              0.256    -0.643    
                         clock uncertainty            0.164    -0.479    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.092    -0.387    Pong/datapath/NES_counter_right/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  Pong/datapath/NES_wire_Right_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.339    Pong/datapath/NES_wire_Right[5]
    SLICE_X2Y131         LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  Pong/datapath/NES_wire_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    Pong/datapath/NES_wire_Right[5]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.920    -0.894    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
                         clock pessimism              0.242    -0.652    
                         clock uncertainty            0.164    -0.488    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.121    -0.367    Pong/datapath/NES_wire_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.836%)  route 0.165ns (44.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.648    -0.652    Pong/datapath/clk_out1
    SLICE_X2Y131         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.488 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.165    -0.322    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y132         LUT1 (Prop_lut1_I0_O)        0.045    -0.277 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    Pong/datapath/NES_activity_Right2[3]
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.921    -0.893    Pong/datapath/clk_out1
    SLICE_X2Y132         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.637    
                         clock uncertainty            0.164    -0.473    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.121    -0.352    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.075    





