`timescale 1 ps / 1ps
module module_0 (
    input [(  id_1  ) : id_1] id_2,
    input id_3,
    inout logic id_4,
    input id_5,
    input [id_4 : id_3] id_6,
    input [id_5 : id_1] id_7,
    id_8,
    output logic id_9,
    input logic [id_2 : id_8] id_10
);
  id_11 id_12 (
      .id_5 (id_8),
      .id_10(id_3),
      .id_4 (id_6)
  );
  id_13 id_14 (
      .id_5(id_1),
      .id_2(id_6)
  );
  id_15 id_16 (
      .id_3(id_2),
      .id_6(1'b0),
      .id_5(id_10)
  );
endmodule
