{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651270466843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651270466853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 18:14:26 2022 " "Processing started: Fri Apr 29 18:14:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651270466853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270466853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270466853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651270467404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651270467404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iir5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/iir5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iir5-rtl " "Found design unit 1: iir5-rtl" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477897 ""} { "Info" "ISGN_ENTITY_NAME" "1 iir5 " "Found entity 1: iir5" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iir5_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/iir5_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iir5_tb_pkg " "Found design unit 1: iir5_tb_pkg" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iir5_tb_pkg-body " "Found design unit 2: iir5_tb_pkg-body" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 iir5_tb_data " "Found design unit 3: iir5_tb_data" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 iir5_tb_data-body " "Found design unit 4: iir5_tb_data-body" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 260 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 iir5_tb-rtl " "Found design unit 5: iir5_tb-rtl" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 8314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477907 ""} { "Info" "ISGN_ENTITY_NAME" "1 iir5_tb " "Found entity 1: iir5_tb" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 8309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iir4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/iir4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iir4-rtl " "Found design unit 1: iir4-rtl" {  } { { "filters/iir4.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477917 ""} { "Info" "ISGN_ENTITY_NAME" "1 iir4 " "Found entity 1: iir4" {  } { { "filters/iir4.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iir4_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/iir4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iir4_tb_pkg " "Found design unit 1: iir4_tb_pkg" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iir4_tb_pkg-body " "Found design unit 2: iir4_tb_pkg-body" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 iir4_tb_data " "Found design unit 3: iir4_tb_data" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 251 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 iir4_tb_data-body " "Found design unit 4: iir4_tb_data-body" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 iir4_tb-rtl " "Found design unit 5: iir4_tb-rtl" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 8312 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""} { "Info" "ISGN_ENTITY_NAME" "1 iir4_tb " "Found entity 1: iir4_tb" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 8307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iirlowpass_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/iirlowpass_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iirlowpass_tb_pkg " "Found design unit 1: iirlowpass_tb_pkg" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iirlowpass_tb_pkg-body " "Found design unit 2: iirlowpass_tb_pkg-body" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 iirlowpass_tb_data " "Found design unit 3: iirlowpass_tb_data" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 iirlowpass_tb_data-body " "Found design unit 4: iirlowpass_tb_data-body" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 iirlowpass_tb-rtl " "Found design unit 5: iirlowpass_tb-rtl" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 5609 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""} { "Info" "ISGN_ENTITY_NAME" "1 iirlowpass_tb " "Found entity 1: iirlowpass_tb" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 5604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iirlowpass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/iirlowpass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iirlowpass-rtl " "Found design unit 1: iirlowpass-rtl" {  } { { "filters/iirlowpass.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477937 ""} { "Info" "ISGN_ENTITY_NAME" "1 iirlowpass " "Found entity 1: iirlowpass" {  } { { "filters/iirlowpass.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/firfilter_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/firfilter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firfilter_tb_pkg " "Found design unit 1: firfilter_tb_pkg" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477947 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 firfilter_tb_pkg-body " "Found design unit 2: firfilter_tb_pkg-body" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477947 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 firfilter_tb_data " "Found design unit 3: firfilter_tb_data" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 266 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477947 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 firfilter_tb_data-body " "Found design unit 4: firfilter_tb_data-body" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 273 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477947 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 firfilter_tb-rtl " "Found design unit 5: firfilter_tb-rtl" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 6797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477947 ""} { "Info" "ISGN_ENTITY_NAME" "1 firfilter_tb " "Found entity 1: firfilter_tb" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 6792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/firfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/firfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firfilter-rtl " "Found design unit 1: firfilter-rtl" {  } { { "filters/firfilter.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477947 ""} { "Info" "ISGN_ENTITY_NAME" "1 firfilter " "Found entity 1: firfilter" {  } { { "filters/firfilter.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpass1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass1-rtl " "Found design unit 1: lowpass1-rtl" {  } { { "filters/lowpass1.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477957 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass1 " "Found entity 1: lowpass1" {  } { { "filters/lowpass1.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandstop2_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/bandstop2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandstop2_tb_pkg " "Found design unit 1: bandstop2_tb_pkg" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bandstop2_tb_pkg-body " "Found design unit 2: bandstop2_tb_pkg-body" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bandstop2_tb_data " "Found design unit 3: bandstop2_tb_data" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 bandstop2_tb_data-body " "Found design unit 4: bandstop2_tb_data-body" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 bandstop2_tb-rtl " "Found design unit 5: bandstop2_tb-rtl" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477964 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandstop2_tb " "Found entity 1: bandstop2_tb" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 5828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandstop2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/bandstop2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandstop2-rtl " "Found design unit 1: bandstop2-rtl" {  } { { "filters/bandstop2.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477967 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandstop2 " "Found entity 1: bandstop2" {  } { { "filters/bandstop2.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass2_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/lowpass2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass2_tb_pkg " "Found design unit 1: lowpass2_tb_pkg" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477967 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lowpass2_tb_pkg-body " "Found design unit 2: lowpass2_tb_pkg-body" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477967 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lowpass2_tb_data " "Found design unit 3: lowpass2_tb_data" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477967 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 lowpass2_tb_data-body " "Found design unit 4: lowpass2_tb_data-body" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477967 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 lowpass2_tb-rtl " "Found design unit 5: lowpass2_tb-rtl" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 4785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477967 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass2_tb " "Found entity 1: lowpass2_tb" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 4780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpass2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass2-rtl " "Found design unit 1: lowpass2-rtl" {  } { { "filters/lowpass2.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477977 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass2 " "Found entity 1: lowpass2" {  } { { "filters/lowpass2.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass1_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/lowpass1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass1_tb_pkg " "Found design unit 1: lowpass1_tb_pkg" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lowpass1_tb_pkg-body " "Found design unit 2: lowpass1_tb_pkg-body" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lowpass1_tb_data " "Found design unit 3: lowpass1_tb_data" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 lowpass1_tb_data-body " "Found design unit 4: lowpass1_tb_data-body" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 279 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 lowpass1_tb-rtl " "Found design unit 5: lowpass1_tb-rtl" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 4605 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass1_tb " "Found entity 1: lowpass1_tb" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 4600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandstop_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/bandstop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandstop_tb_pkg " "Found design unit 1: bandstop_tb_pkg" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bandstop_tb_pkg-body " "Found design unit 2: bandstop_tb_pkg-body" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bandstop_tb_data " "Found design unit 3: bandstop_tb_data" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 bandstop_tb_data-body " "Found design unit 4: bandstop_tb_data-body" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 bandstop_tb-rtl " "Found design unit 5: bandstop_tb-rtl" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 6553 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandstop_tb " "Found entity 1: bandstop_tb" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 6548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandstop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/bandstop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandstop-rtl " "Found design unit 1: bandstop-rtl" {  } { { "filters/bandstop.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477998 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandstop " "Found entity 1: bandstop" {  } { { "filters/bandstop.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandpass_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/bandpass_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandpass_tb_pkg " "Found design unit 1: bandpass_tb_pkg" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bandpass_tb_pkg-body " "Found design unit 2: bandpass_tb_pkg-body" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bandpass_tb_data " "Found design unit 3: bandpass_tb_data" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 bandpass_tb_data-body " "Found design unit 4: bandpass_tb_data-body" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 bandpass_tb-rtl " "Found design unit 5: bandpass_tb-rtl" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 6553 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477998 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandpass_tb " "Found entity 1: bandpass_tb" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 6548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270477998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270477998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandpass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/bandpass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandpass-rtl " "Found design unit 1: bandpass-rtl" {  } { { "filters/bandpass.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478008 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandpass " "Found entity 1: bandpass" {  } { { "filters/bandpass.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/arbit_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/arbit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbit_tb_pkg " "Found design unit 1: arbit_tb_pkg" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478020 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 arbit_tb_pkg-body " "Found design unit 2: arbit_tb_pkg-body" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478020 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 arbit_tb_data " "Found design unit 3: arbit_tb_data" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478020 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 arbit_tb_data-body " "Found design unit 4: arbit_tb_data-body" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 279 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478020 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 arbit_tb-rtl " "Found design unit 5: arbit_tb-rtl" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 4677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478020 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbit_tb " "Found entity 1: arbit_tb" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 4672 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/arbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/arbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbit-rtl " "Found design unit 1: arbit-rtl" {  } { { "filters/arbit.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478026 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbit " "Found entity 1: arbit" {  } { { "filters/arbit.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/nyquist_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/nyquist_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nyquist_tb_pkg " "Found design unit 1: nyquist_tb_pkg" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 nyquist_tb_pkg-body " "Found design unit 2: nyquist_tb_pkg-body" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nyquist_tb_data " "Found design unit 3: nyquist_tb_data" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 nyquist_tb_data-body " "Found design unit 4: nyquist_tb_data-body" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 nyquist_tb-rtl " "Found design unit 5: nyquist_tb-rtl" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478033 ""} { "Info" "ISGN_ENTITY_NAME" "1 nyquist_tb " "Found entity 1: nyquist_tb" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 6796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/nyquist.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/nyquist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nyquist-rtl " "Found design unit 1: nyquist-rtl" {  } { { "filters/nyquist.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478043 ""} { "Info" "ISGN_ENTITY_NAME" "1 nyquist " "Found entity 1: nyquist" {  } { { "filters/nyquist.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/highpass_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file filters/highpass_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 highpass_FIR " "Found entity 1: highpass_FIR" {  } { { "filters/highpass_FIR.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/highpass_FIR.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/highpass_24_ver.v 1 1 " "Found 1 design units, including 1 entities, in source file filters/highpass_24_ver.v" { { "Info" "ISGN_ENTITY_NAME" "1 highpass_24_ver " "Found entity 1: highpass_24_ver" {  } { { "filters/highpass_24_ver.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/highpass_24_ver.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/highpass_24_ver_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file filters/highpass_24_ver_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 highpass_24_ver_tb " "Found entity 1: highpass_24_ver_tb" {  } { { "filters/highpass_24_ver_tb.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/highpass_24_ver_tb.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass_new_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/lowpass_new_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass_new_tb_pkg " "Found design unit 1: lowpass_new_tb_pkg" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478075 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lowpass_new_tb_pkg-body " "Found design unit 2: lowpass_new_tb_pkg-body" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478075 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lowpass_new_tb_data " "Found design unit 3: lowpass_new_tb_data" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 267 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478075 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 lowpass_new_tb_data-body " "Found design unit 4: lowpass_new_tb_data-body" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 274 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478075 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 lowpass_new_tb-rtl " "Found design unit 5: lowpass_new_tb-rtl" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 7162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478075 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass_new_tb " "Found entity 1: lowpass_new_tb" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 7157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpass_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass_new-rtl " "Found design unit 1: lowpass_new-rtl" {  } { { "filters/lowpass_new.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478083 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass_new " "Found entity 1: lowpass_new" {  } { { "filters/lowpass_new.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "v/keytr.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/hex.v 1 1 " "Found 1 design units, including 1 entities, in source file v/hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX " "Found entity 1: HEX" {  } { { "v/HEX.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/HEX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_i2sound.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_i2sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_i2sound " "Found entity 1: DE10_Standard_i2sound" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filterprogrammable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filterprogrammable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FilterProgrammable-rtl " "Found design unit 1: FilterProgrammable-rtl" {  } { { "FilterProgrammable.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478105 ""} { "Info" "ISGN_ENTITY_NAME" "1 FilterProgrammable " "Found entity 1: FilterProgrammable" {  } { { "FilterProgrammable.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filterprogrammable_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filterprogrammable_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FilterProgrammable_tb_pkg " "Found design unit 1: FilterProgrammable_tb_pkg" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FilterProgrammable_tb_pkg-body " "Found design unit 2: FilterProgrammable_tb_pkg-body" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FilterProgrammable_tb_data " "Found design unit 3: FilterProgrammable_tb_data" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 FilterProgrammable_tb_data-body " "Found design unit 4: FilterProgrammable_tb_data-body" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 432 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 FilterProgrammable_tb-rtl " "Found design unit 5: FilterProgrammable_tb-rtl" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 3012 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478115 ""} { "Info" "ISGN_ENTITY_NAME" "1 FilterProgrammable_tb " "Found entity 1: FilterProgrammable_tb" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 3007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass_800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpass_800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass_800-rtl " "Found design unit 1: lowpass_800-rtl" {  } { { "filters/lowpass_800.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_800.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478135 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass_800 " "Found entity 1: lowpass_800" {  } { { "filters/lowpass_800.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_800.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270478135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270478135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR DE10_Standard_i2sound.v(62) " "Verilog HDL Implicit Net warning at DE10_Standard_i2sound.v(62): created implicit net for \"LEDR\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651270478765 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 DE10_Standard_i2sound.v(77) " "Verilog HDL Implicit Net warning at DE10_Standard_i2sound.v(77): created implicit net for \"CLOCK_50\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651270478765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iir5 " "Elaborating entity \"iir5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651270478846 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[0\] GND " "Pin \"filter_out\[0\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[1\] GND " "Pin \"filter_out\[1\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[2\] GND " "Pin \"filter_out\[2\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[3\] GND " "Pin \"filter_out\[3\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[4\] GND " "Pin \"filter_out\[4\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[5\] GND " "Pin \"filter_out\[5\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[6\] GND " "Pin \"filter_out\[6\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[7\] GND " "Pin \"filter_out\[7\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[8\] GND " "Pin \"filter_out\[8\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[9\] GND " "Pin \"filter_out\[9\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[10\] GND " "Pin \"filter_out\[10\]\" is stuck at GND" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270479622 "|iir5|filter_out[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651270479622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651270479743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651270480615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651270480615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1735 " "Implemented 1735 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651270480777 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651270480777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1644 " "Implemented 1644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651270480777 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "15 " "Implemented 15 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651270480777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651270480777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651270480807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 18:14:40 2022 " "Processing ended: Fri Apr 29 18:14:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651270480807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651270480807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651270480807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270480807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651270481973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651270481983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 18:14:41 2022 " "Processing started: Fri Apr 29 18:14:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651270481983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651270481983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651270481983 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651270482105 ""}
{ "Info" "0" "" "Project  = DE10_Standard_i2sound_modulationTest" {  } {  } 0 0 "Project  = DE10_Standard_i2sound_modulationTest" 0 0 "Fitter" 0 0 1651270482105 ""}
{ "Info" "0" "" "Revision = DE10_Standard_i2sound" {  } {  } 0 0 "Revision = DE10_Standard_i2sound" 0 0 "Fitter" 0 0 1651270482105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651270482277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651270482277 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_i2sound 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_i2sound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651270482297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651270482347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651270482347 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651270482746 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651270482766 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651270483000 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "76 76 " "No exact pin location assignment(s) for 76 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651270483272 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1651270493423 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 190 global CLKCTRL_G10 " "clk~inputCLKENA0 with 190 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651270493960 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 190 global CLKCTRL_G8 " "reset~inputCLKENA0 with 190 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651270493960 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651270493960 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651270493960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651270493990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651270493990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651270493990 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651270493990 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_Standard_i2sound.sdc " "Synopsys Design Constraints File file not found: 'DE10_Standard_i2sound.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651270494686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651270494686 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651270494703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651270494703 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651270494703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651270494737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651270494737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651270494850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "168 DSP block " "Packed 168 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651270494850 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "144 " "Created 144 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1651270494850 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651270494850 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651270494951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651270499962 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1651270500368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651270517833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651270555905 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651270566634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651270566634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651270567973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651270572119 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651270572119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651270574875 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651270574875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651270574875 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.12 " "Total time spent on timing analysis during the Fitter is 3.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651270577662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651270577720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651270578644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651270578644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651270579503 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651270583846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.fit.smsg " "Generated suppressed messages file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651270584384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7891 " "Peak virtual memory: 7891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651270585338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 18:16:25 2022 " "Processing ended: Fri Apr 29 18:16:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651270585338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651270585338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:05 " "Total CPU time (on all processors): 00:10:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651270585338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651270585338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651270586464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651270586474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 18:16:26 2022 " "Processing started: Fri Apr 29 18:16:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651270586474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651270586474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651270586474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651270587326 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651270592947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651270593332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 18:16:33 2022 " "Processing ended: Fri Apr 29 18:16:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651270593332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651270593332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651270593332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651270593332 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651270593912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651270594451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651270594451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 18:16:34 2022 " "Processing started: Fri Apr 29 18:16:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651270594451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651270594451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound " "Command: quartus_sta DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651270594451 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651270594573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651270595456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651270595456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270595506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270595506 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_Standard_i2sound.sdc " "Synopsys Design Constraints File file not found: 'DE10_Standard_i2sound.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651270596145 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270596155 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651270596155 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651270596155 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651270596165 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651270596165 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651270596165 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651270596185 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651270596864 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651270596864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -70.795 " "Worst-case setup slack is -70.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270596874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270596874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -70.795           -7635.662 clk  " "  -70.795           -7635.662 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270596874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270596874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.284 " "Worst-case hold slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270596884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270596884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 clk  " "    0.284               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270596884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270596884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651270596894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651270596894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270596894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270596894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -586.895 clk  " "   -2.225            -586.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270596894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270596894 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651270596914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651270596957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651270598224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651270598355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651270598395 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651270598395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -73.139 " "Worst-case setup slack is -73.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270598395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270598395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -73.139           -7850.311 clk  " "  -73.139           -7850.311 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270598395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270598395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270598415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270598415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clk  " "    0.169               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270598415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270598415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651270598415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651270598424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270598426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270598426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -593.007 clk  " "   -2.225            -593.007 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270598426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270598426 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651270598446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651270598597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651270599768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651270599889 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651270599899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651270599899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.400 " "Worst-case setup slack is -38.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270599909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270599909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.400           -4070.100 clk  " "  -38.400           -4070.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270599909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270599909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.213 " "Worst-case hold slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270599919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270599919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 clk  " "    0.213               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270599919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270599919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651270599929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651270599929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270599929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270599929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -394.903 clk  " "   -1.702            -394.903 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270599929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270599929 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651270599959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651270600162 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651270600172 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651270600172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.240 " "Worst-case setup slack is -36.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270600172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270600172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.240           -3828.049 clk  " "  -36.240           -3828.049 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270600172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270600172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270600193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270600193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clk  " "    0.138               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270600193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270600193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651270600193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651270600193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270600203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270600203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -395.038 clk  " "   -1.702            -395.038 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651270600203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651270600203 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651270602036 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651270602036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5313 " "Peak virtual memory: 5313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651270602127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 18:16:42 2022 " "Processing ended: Fri Apr 29 18:16:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651270602127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651270602127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651270602127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651270602127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651270603192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651270603205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 18:16:43 2022 " "Processing started: Fri Apr 29 18:16:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651270603205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651270603205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651270603205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651270604306 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1651270604357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE10_Standard_i2sound.vho C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/simulation/modelsim/ simulation " "Generated file DE10_Standard_i2sound.vho in folder \"C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651270604729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651270604831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 18:16:44 2022 " "Processing ended: Fri Apr 29 18:16:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651270604831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651270604831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651270604831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651270604831 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651270605430 ""}
