<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/mnt/c/Users/motchy/Documents/workspace/engineering/electronics/digital/FPGA/dp_ram_sgl_clk_aw_br/sim/sim_result/all.wdb" id="1">
         <top_modules>
            <top_module name="test_bench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="133.640 ns"></ZoomStartTime>
      <ZoomEndTime time="196.891 ns"></ZoomEndTime>
      <Cursor1Time time="172.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="251"></NameColumnWidth>
      <ValueColumnWidth column_width="84"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="9" />
   <wvobject type="array" fp_name="/test_bench/WD_CNT">
      <obj_property name="ElementShortName">WD_CNT[31:0]</obj_property>
      <obj_property name="ObjectShortName">WD_CNT[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/BIT_CNT">
      <obj_property name="ElementShortName">BIT_CNT[31:0]</obj_property>
      <obj_property name="ObjectShortName">BIT_CNT[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/WD_CNT_A">
      <obj_property name="ElementShortName">WD_CNT_A[31:0]</obj_property>
      <obj_property name="ObjectShortName">WD_CNT_A[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/WD_CNT_B">
      <obj_property name="ElementShortName">WD_CNT_B[31:0]</obj_property>
      <obj_property name="ObjectShortName">WD_CNT_B[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/NUM_OUT_REG">
      <obj_property name="ElementShortName">NUM_OUT_REG[31:0]</obj_property>
      <obj_property name="ObjectShortName">NUM_OUT_REG[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/SIM_TIME_LIMIT_NS">
      <obj_property name="ElementShortName">SIM_TIME_LIMIT_NS[31:0]</obj_property>
      <obj_property name="ObjectShortName">SIM_TIME_LIMIT_NS[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/r_clk">
      <obj_property name="ElementShortName">r_clk</obj_property>
      <obj_property name="ObjectShortName">r_clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/r_sync_rst">
      <obj_property name="ElementShortName">r_sync_rst</obj_property>
      <obj_property name="ObjectShortName">r_sync_rst</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group23">
      <obj_property name="label">dut_if_0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/test_bench/dut_if_0/a_wr_en">
         <obj_property name="ElementShortName">a_wr_en</obj_property>
         <obj_property name="ObjectShortName">a_wr_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/test_bench/dut_if_0/a_wr_addr">
         <obj_property name="ElementShortName">a_wr_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">a_wr_addr[3:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/test_bench/dut_if_0/a_wr_data">
         <obj_property name="ElementShortName">a_wr_data[15:0]</obj_property>
         <obj_property name="ObjectShortName">a_wr_data[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/test_bench/dut_if_0/b_rd_en">
         <obj_property name="ElementShortName">b_rd_en</obj_property>
         <obj_property name="ObjectShortName">b_rd_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/test_bench/dut_if_0/b_rd_addr">
         <obj_property name="ElementShortName">b_rd_addr[1:0]</obj_property>
         <obj_property name="ObjectShortName">b_rd_addr[1:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/test_bench/dut_if_0/b_rd_data">
         <obj_property name="ElementShortName">b_rd_data[63:0]</obj_property>
         <obj_property name="ObjectShortName">b_rd_data[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/test_bench/dut_if_0/WD_SZ_BASE">
         <obj_property name="ElementShortName">WD_SZ_BASE[31:0]</obj_property>
         <obj_property name="ObjectShortName">WD_SZ_BASE[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/test_bench/dut_if_0/WD_SZ_A">
         <obj_property name="ElementShortName">WD_SZ_A[31:0]</obj_property>
         <obj_property name="ObjectShortName">WD_SZ_A[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/test_bench/dut_if_0/WD_SZ_B">
         <obj_property name="ElementShortName">WD_SZ_B[31:0]</obj_property>
         <obj_property name="ObjectShortName">WD_SZ_B[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/test_bench/dut_if_0/WD_CNT">
         <obj_property name="ElementShortName">WD_CNT[31:0]</obj_property>
         <obj_property name="ObjectShortName">WD_CNT[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
