Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Aug  6 20:58:35 2022
| Host         : DESKTOP-J766HPL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file inverter_wrapper_timing_summary_routed.rpt -pb inverter_wrapper_timing_summary_routed.pb -rpx inverter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : inverter_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-16  Warning           Large setup violation          48          
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.915     -253.817                     48                 4683        0.026        0.000                      0                 4683        4.020        0.000                       0                  1940  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -5.915     -253.817                     48                 4683        0.026        0.000                      0                 4683        4.020        0.000                       0                  1940  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           48  Failing Endpoints,  Worst Slack       -5.915ns,  Total Violation     -253.817ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.915ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.279ns  (logic 8.564ns (69.746%)  route 3.715ns (30.254%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.648     2.942    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X34Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.569     3.989    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/m_axis_data_tdata[11]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.015     8.004 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result/P[0]
                         net (fo=1, routed)           0.504     8.508    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result[0]
    SLICE_X37Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.632 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.330     8.962    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.557 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1/CO[3]
                         net (fo=1, routed)           0.000     9.557    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1/CO[3]
                         net (fo=1, routed)           0.000     9.674    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1/CO[3]
                         net (fo=1, routed)           0.000     9.791    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1/CO[3]
                         net (fo=1, routed)           0.000     9.908    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.231 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_12__1/O[1]
                         net (fo=1, routed)           0.725    10.956    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted2[18]
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.306    11.262 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_10/O
                         net (fo=1, routed)           0.000    11.262    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/p_1_out[2]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.812 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    11.812    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.926    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_5__1/O[1]
                         net (fo=1, routed)           0.559    12.819    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted0[10]
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.122 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    13.122    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_3__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.672 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.672    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.894 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__2/O[0]
                         net (fo=1, routed)           0.500    14.394    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_2_DCOUT[12]
    SLICE_X35Y73         LUT3 (Prop_lut3_I1_O)        0.299    14.693 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_3__1/O
                         net (fo=1, routed)           0.528    15.221    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0_0[13]
    DSP48_X2Y29          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.554    12.733    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    DSP48_X2Y29          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.536     9.305    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                         -15.221    
  -------------------------------------------------------------------
                         slack                                 -5.915    

Slack (VIOLATED) :        -5.904ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.267ns  (logic 8.680ns (70.757%)  route 3.587ns (29.243%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.648     2.942    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X34Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.569     3.989    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/m_axis_data_tdata[11]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.015     8.004 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result/P[0]
                         net (fo=1, routed)           0.504     8.508    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result[0]
    SLICE_X37Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.632 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.330     8.962    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.557 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1/CO[3]
                         net (fo=1, routed)           0.000     9.557    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1/CO[3]
                         net (fo=1, routed)           0.000     9.674    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1/CO[3]
                         net (fo=1, routed)           0.000     9.791    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1/CO[3]
                         net (fo=1, routed)           0.000     9.908    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.231 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_12__1/O[1]
                         net (fo=1, routed)           0.725    10.956    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted2[18]
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.306    11.262 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_10/O
                         net (fo=1, routed)           0.000    11.262    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/p_1_out[2]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.812 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    11.812    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.926    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_5__1/O[1]
                         net (fo=1, routed)           0.559    12.819    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted0[10]
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.122 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    13.122    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_3__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.672 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.672    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.006 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__2/O[1]
                         net (fo=1, routed)           0.324    14.330    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_2_DCOUT[13]
    SLICE_X33Y67         LUT3 (Prop_lut3_I1_O)        0.303    14.633 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_2__1/O
                         net (fo=1, routed)           0.577    15.209    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0_0[14]
    DSP48_X2Y29          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.554    12.733    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    DSP48_X2Y29          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536     9.305    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                         -15.209    
  -------------------------------------------------------------------
                         slack                                 -5.904    

Slack (VIOLATED) :        -5.892ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.255ns  (logic 8.584ns (70.045%)  route 3.671ns (29.955%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.648     2.942    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X34Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.569     3.989    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/m_axis_data_tdata[11]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.015     8.004 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result/P[0]
                         net (fo=1, routed)           0.504     8.508    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result[0]
    SLICE_X37Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.632 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.330     8.962    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.557 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1/CO[3]
                         net (fo=1, routed)           0.000     9.557    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1/CO[3]
                         net (fo=1, routed)           0.000     9.674    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1/CO[3]
                         net (fo=1, routed)           0.000     9.791    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1/CO[3]
                         net (fo=1, routed)           0.000     9.908    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.231 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_12__1/O[1]
                         net (fo=1, routed)           0.725    10.956    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted2[18]
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.306    11.262 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_10/O
                         net (fo=1, routed)           0.000    11.262    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/p_1_out[2]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.812 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    11.812    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.926    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_5__1/O[1]
                         net (fo=1, routed)           0.559    12.819    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted0[10]
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.122 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    13.122    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_3__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.672 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.672    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.911 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__2/O[2]
                         net (fo=1, routed)           0.607    14.518    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_2_DCOUT[14]
    SLICE_X35Y73         LUT3 (Prop_lut3_I1_O)        0.302    14.820 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_1__1/O
                         net (fo=1, routed)           0.378    15.197    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0_0[15]
    DSP48_X2Y29          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.554    12.733    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    DSP48_X2Y29          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536     9.305    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                         -15.197    
  -------------------------------------------------------------------
                         slack                                 -5.892    

Slack (VIOLATED) :        -5.879ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.243ns  (logic 8.375ns (68.409%)  route 3.868ns (31.591%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.648     2.942    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X34Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.569     3.989    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/m_axis_data_tdata[11]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.015     8.004 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result/P[0]
                         net (fo=1, routed)           0.504     8.508    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result[0]
    SLICE_X37Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.632 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.330     8.962    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.557 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1/CO[3]
                         net (fo=1, routed)           0.000     9.557    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1/CO[3]
                         net (fo=1, routed)           0.000     9.674    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1/CO[3]
                         net (fo=1, routed)           0.000     9.791    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1/CO[3]
                         net (fo=1, routed)           0.000     9.908    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.231 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_12__1/O[1]
                         net (fo=1, routed)           0.725    10.956    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted2[18]
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.306    11.262 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_10/O
                         net (fo=1, routed)           0.000    11.262    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/p_1_out[2]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.812 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    11.812    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.926    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_5__1/O[1]
                         net (fo=1, routed)           0.559    12.819    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted0[10]
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.122 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    13.122    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_3__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.702 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1/O[2]
                         net (fo=1, routed)           0.503    14.205    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_2_DCOUT[10]
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.302    14.507 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_5__1/O
                         net (fo=1, routed)           0.677    15.185    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0_0[11]
    DSP48_X2Y29          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.554    12.733    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    DSP48_X2Y29          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.536     9.305    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                         -15.185    
  -------------------------------------------------------------------
                         slack                                 -5.879    

Slack (VIOLATED) :        -5.799ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.167ns  (logic 8.301ns (68.223%)  route 3.866ns (31.777%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.648     2.942    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X34Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.668     4.088    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/m_axis_data_tdata[9]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.012     8.100 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result/P[0]
                         net (fo=1, routed)           0.651     8.752    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result[0]
    SLICE_X38Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.876 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.190     9.066    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.646 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     9.646    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.874    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.187 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_17__0/O[3]
                         net (fo=3, routed)           0.317    10.504    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result_0[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.306    10.810 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.338    11.148    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/p_1_out[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.743 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    11.743    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.962 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.740    12.703    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_shifted0[5]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295    12.998 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    12.998    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_4__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.530    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.843 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1/O[3]
                         net (fo=1, routed)           0.411    14.253    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_1_DCOUT[11]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    14.559 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_4__0/O
                         net (fo=1, routed)           0.550    15.109    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0_0[12]
    DSP48_X2Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.559    12.738    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    DSP48_X2Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/CLK
                         clock pessimism              0.262    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536     9.310    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                         -15.109    
  -------------------------------------------------------------------
                         slack                                 -5.799    

Slack (VIOLATED) :        -5.777ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.140ns  (logic 8.439ns (69.513%)  route 3.701ns (30.487%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.648     2.942    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X34Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.569     3.989    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/m_axis_data_tdata[11]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.015     8.004 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result/P[0]
                         net (fo=1, routed)           0.504     8.508    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result[0]
    SLICE_X37Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.632 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.330     8.962    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.557 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1/CO[3]
                         net (fo=1, routed)           0.000     9.557    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1/CO[3]
                         net (fo=1, routed)           0.000     9.674    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1/CO[3]
                         net (fo=1, routed)           0.000     9.791    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1/CO[3]
                         net (fo=1, routed)           0.000     9.908    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.231 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_12__1/O[1]
                         net (fo=1, routed)           0.725    10.956    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted2[18]
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.306    11.262 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_10/O
                         net (fo=1, routed)           0.000    11.262    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/p_1_out[2]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.812 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    11.812    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.926    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_5__1/O[1]
                         net (fo=1, routed)           0.559    12.819    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted0[10]
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.122 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    13.122    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_i_3__1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.762 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1/O[3]
                         net (fo=1, routed)           0.496    14.258    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_2_DCOUT[11]
    SLICE_X35Y73         LUT3 (Prop_lut3_I1_O)        0.306    14.564 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_4__1/O
                         net (fo=1, routed)           0.518    15.082    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0_0[12]
    DSP48_X2Y29          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.554    12.733    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    DSP48_X2Y29          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536     9.305    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 -5.777    

Slack (VIOLATED) :        -5.769ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 8.319ns (68.542%)  route 3.818ns (31.458%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.648     2.942    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X34Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.668     4.088    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/m_axis_data_tdata[9]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.012     8.100 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result/P[0]
                         net (fo=1, routed)           0.651     8.752    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result[0]
    SLICE_X38Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.876 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.190     9.066    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.646 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     9.646    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.874    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.187 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_17__0/O[3]
                         net (fo=3, routed)           0.317    10.504    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result_0[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.306    10.810 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.338    11.148    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/p_1_out[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.743 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    11.743    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.962 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.740    12.703    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_shifted0[5]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.295    12.998 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    12.998    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_4__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.530 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.530    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.864 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1/O[1]
                         net (fo=1, routed)           0.497    14.361    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_1_DCOUT[9]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.303    14.664 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_6__0/O
                         net (fo=1, routed)           0.415    15.079    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0_0[10]
    DSP48_X2Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.559    12.738    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    DSP48_X2Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/CLK
                         clock pessimism              0.262    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.536     9.310    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                         -15.079    
  -------------------------------------------------------------------
                         slack                                 -5.769    

Slack (VIOLATED) :        -5.747ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.115ns  (logic 8.320ns (68.676%)  route 3.795ns (31.324%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.648     2.942    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X34Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.668     4.088    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/m_axis_data_tdata[9]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.012     8.100 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result/P[0]
                         net (fo=1, routed)           0.651     8.752    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result[0]
    SLICE_X38Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.876 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.190     9.066    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.646 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     9.646    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.874    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.187 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_17__0/O[3]
                         net (fo=3, routed)           0.317    10.504    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result_0[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.306    10.810 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.338    11.148    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/p_1_out[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.743 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    11.743    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    11.860    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.741    12.820    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_shifted0[9]
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.295    13.115 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000    13.115    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_4__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.647 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.647    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.869 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__2/O[0]
                         net (fo=1, routed)           0.298    14.166    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_1_DCOUT[12]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.299    14.465 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_3__0/O
                         net (fo=1, routed)           0.592    15.057    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0_0[13]
    DSP48_X2Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.559    12.738    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    DSP48_X2Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/CLK
                         clock pessimism              0.262    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.536     9.310    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                 -5.747    

Slack (VIOLATED) :        -5.742ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.077ns  (logic 8.121ns (67.245%)  route 3.956ns (32.755%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.647     2.941    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y64         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.866     4.325    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/gpio2_io_o[15]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656     7.981 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_result/P[0]
                         net (fo=1, routed)           0.622     8.603    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_result[0]
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.727 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.352     9.079    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_33_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.674 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.674    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_28_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.791    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_23_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.908    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_18_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.223 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_17/O[3]
                         net (fo=3, routed)           0.321    10.544    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/O[0]
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.307    10.851 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.348    11.199    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/p_1_out[0]
    SLICE_X35Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.779 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.779    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_6_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.113 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.595    12.708    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_shifted0[6]
    SLICE_X36Y70         LUT3 (Prop_lut3_I0_O)        0.303    13.011 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.011    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.544 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.544    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.859 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__1/O[3]
                         net (fo=1, routed)           0.295    14.154    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_0_DCOUT[11]
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.307    14.461 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_4/O
                         net (fo=1, routed)           0.556    15.018    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/B[12]
    DSP48_X2Y28          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.557    12.736    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    DSP48_X2Y28          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/CLK
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.154    12.811    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536     9.275    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                         -15.018    
  -------------------------------------------------------------------
                         slack                                 -5.742    

Slack (VIOLATED) :        -5.735ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.069ns  (logic 8.128ns (67.346%)  route 3.941ns (32.654%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.647     2.941    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y64         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.866     4.325    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/gpio2_io_o[15]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656     7.981 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_result/P[0]
                         net (fo=1, routed)           0.622     8.603    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_result[0]
    SLICE_X32Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.727 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.352     9.079    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_33_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.674 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.674    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_28_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.791    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_23_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.908    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_18_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.223 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_17/O[3]
                         net (fo=3, routed)           0.321    10.544    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/O[0]
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.307    10.851 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.348    11.199    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/p_1_out[0]
    SLICE_X35Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.779 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.779    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_6_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.113 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.595    12.708    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_shifted0[6]
    SLICE_X36Y70         LUT3 (Prop_lut3_I0_O)        0.303    13.011 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.011    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.544 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.544    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.867 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__1/O[1]
                         net (fo=1, routed)           0.288    14.155    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_0_DCOUT[9]
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.306    14.461 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_6/O
                         net (fo=1, routed)           0.549    15.010    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/B[10]
    DSP48_X2Y28          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.557    12.736    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    DSP48_X2Y28          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/CLK
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.154    12.811    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.536     9.275    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                 -5.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.557     0.893    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y99         FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.122     1.155    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_11
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.315 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.316    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.370 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     1.370    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X45Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.911     1.277    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.102     1.344    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.557     0.893    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y99         FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.122     1.155    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_11
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.315 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.316    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.381 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.381    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X45Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.911     1.277    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.102     1.344    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.658     0.994    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y103        FDRE                                         r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.103     1.238    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y102        SRL16E                                       r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.931     1.297    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 inverter_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.227ns (52.416%)  route 0.206ns (47.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.556     0.892    inverter_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X49Y99         FDSE                                         r  inverter_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDSE (Prop_fdse_C_Q)         0.128     1.020 r  inverter_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.226    inverter_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.099     1.325 r  inverter_i/rst_ps7_0_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.325    inverter_i/rst_ps7_0_100M/U0/SEQ/pr_dec0__0
    SLICE_X50Y98         FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.821     1.187    inverter_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y98         FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.121     1.273    inverter_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.556     0.892    inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y88         FDRE                                         r  inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.112     1.145    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X32Y89         SRLC32E                                      r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.823     1.189    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.557     0.893    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y99         FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.122     1.155    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_11
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.315 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.316    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.406 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000     1.406    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X45Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.911     1.277    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.102     1.344    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.557     0.893    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y99         FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.122     1.155    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_11
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.315 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.316    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.406 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.406    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X45Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.911     1.277    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.102     1.344    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.317%)  route 0.122ns (23.683%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.557     0.893    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y99         FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.122     1.155    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_11
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.315 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.316    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.355 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.355    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.409 r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     1.409    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X45Y101        FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.911     1.277    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y101        FDRE                                         r  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.102     1.344    inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.215ns (59.911%)  route 0.144ns (40.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.656     0.992    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.144     1.300    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.051     1.351 r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[31]_i_2/O
                         net (fo=1, routed)           0.000     1.351    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[31]
    SLICE_X27Y99         FDRE                                         r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.844     1.210    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.386%)  route 0.170ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.550     0.886    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X33Y69         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/Q
                         net (fo=8, routed)           0.170     1.196    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[2]
    RAMB36_X2Y13         RAMB36E1                                     r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.858     1.224    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X2Y13         RAMB36E1                                     r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/CLKARDCLK
                         clock pessimism             -0.281     0.943    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.126    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y70  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y70  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y75  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y75  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y75  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y75  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y70  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y70  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y75  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y75  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y75  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y75  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.144ns  (logic 0.124ns (5.783%)  route 2.020ns (94.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  inverter_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.301     1.301    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     1.425 r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.720     2.144    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y100        FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.653     2.832    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.045ns (5.153%)  route 0.828ns (94.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  inverter_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.554     0.554    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.599 r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.275     0.873    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y100        FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.911     1.277    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/ind_buf_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            indicator_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.031ns (50.934%)  route 3.883ns (49.066%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/ind_buf_reg/C
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inverter_i/timebase_generator_0/U0/ind_buf_reg/Q
                         net (fo=2, routed)           3.883     4.339    indicator_0_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.575     7.914 r  indicator_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.914    indicator_0
    N15                                                               r  indicator_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.704ns (24.327%)  route 2.190ns (75.673%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.869     1.325    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.449 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.829     2.279    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.491     2.894    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.704ns (24.327%)  route 2.190ns (75.673%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.869     1.325    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.449 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.829     2.279    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.491     2.894    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.704ns (24.327%)  route 2.190ns (75.673%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.869     1.325    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.449 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.829     2.279    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.491     2.894    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 0.704ns (25.598%)  route 2.046ns (74.402%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.869     1.325    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.449 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.829     2.279    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.348     2.750    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 0.704ns (25.598%)  route 2.046ns (74.402%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.869     1.325    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.449 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.829     2.279    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.348     2.750    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 0.704ns (25.598%)  route 2.046ns (74.402%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.869     1.325    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.449 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.829     2.279    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.348     2.750    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 0.704ns (25.598%)  route 2.046ns (74.402%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.869     1.325    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.449 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.829     2.279    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X43Y100        LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.348     2.750    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.869ns  (logic 0.704ns (37.666%)  route 1.165ns (62.334%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.869     1.325    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.449 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.296     1.745    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X43Y100        LUT4 (Prop_lut4_I2_O)        0.124     1.869 r  inverter_i/timebase_generator_0/U0/ind_buf_i_1/O
                         net (fo=1, routed)           0.000     1.869    inverter_i/timebase_generator_0/U0/ind_buf_i_1_n_0
    SLICE_X43Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.635ns  (logic 0.746ns (45.629%)  route 0.889ns (54.371%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/C
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/Q
                         net (fo=4, routed)           0.889     1.308    inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]
    SLICE_X40Y100        LUT5 (Prop_lut5_I4_O)        0.327     1.635 r  inverter_i/timebase_generator_0/U0/indicator_divide[4]_i_1/O
                         net (fo=1, routed)           0.000     1.635    inverter_i/timebase_generator_0/U0/plusOp[4]
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.743%)  route 0.160ns (46.257%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/Q
                         net (fo=7, routed)           0.160     0.301    inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.045     0.346 r  inverter_i/timebase_generator_0/U0/indicator_divide[5]_i_1/O
                         net (fo=1, routed)           0.000     0.346    inverter_i/timebase_generator_0/U0/plusOp[5]
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/Q
                         net (fo=7, routed)           0.168     0.309    inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I1_O)        0.042     0.351 r  inverter_i/timebase_generator_0/U0/indicator_divide[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    inverter_i/timebase_generator_0/U0/plusOp[2]
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/Q
                         net (fo=7, routed)           0.168     0.309    inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]
    SLICE_X39Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  inverter_i/timebase_generator_0/U0/indicator_divide[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    inverter_i/timebase_generator_0/U0/plusOp[1]
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/ind_buf_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/ind_buf_reg/C
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/ind_buf_reg/Q
                         net (fo=2, routed)           0.170     0.311    inverter_i/timebase_generator_0/U0/indicator
    SLICE_X43Y100        LUT4 (Prop_lut4_I0_O)        0.045     0.356 r  inverter_i/timebase_generator_0/U0/ind_buf_i_1/O
                         net (fo=1, routed)           0.000     0.356    inverter_i/timebase_generator_0/U0/ind_buf_i_1_n_0
    SLICE_X43Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/C
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/Q
                         net (fo=5, routed)           0.185     0.326    inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]
    SLICE_X40Y100        LUT5 (Prop_lut5_I3_O)        0.042     0.368 r  inverter_i/timebase_generator_0/U0/indicator_divide[4]_i_1/O
                         net (fo=1, routed)           0.000     0.368    inverter_i/timebase_generator_0/U0/plusOp[4]
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/C
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/Q
                         net (fo=5, routed)           0.185     0.326    inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.371 r  inverter_i/timebase_generator_0/U0/indicator_divide[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    inverter_i/timebase_generator_0/U0/plusOp[3]
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.616%)  route 0.205ns (52.384%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/C
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/Q
                         net (fo=5, routed)           0.205     0.346    inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.045     0.391 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_2/O
                         net (fo=1, routed)           0.000     0.391    inverter_i/timebase_generator_0/U0/plusOp[6]
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.242     0.383    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  inverter_i/timebase_generator_0/U0/indicator_divide[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    inverter_i/timebase_generator_0/U0/plusOp[0]
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.867%)  route 0.398ns (68.133%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/C
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/Q
                         net (fo=2, routed)           0.277     0.418    inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.045     0.463 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.121     0.584    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.867%)  route 0.398ns (68.133%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/C
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/Q
                         net (fo=2, routed)           0.277     0.418    inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.045     0.463 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.121     0.584    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INLC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.101ns  (logic 4.111ns (45.171%)  route 4.990ns (54.829%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.638     2.932    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    SLICE_X48Y80         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]/Q
                         net (fo=7, routed)           0.693     4.081    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/W_PWM_N_INST_0/O
                         net (fo=1, routed)           4.297     8.502    INLC_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.531    12.033 r  INLC_OBUF_inst/O
                         net (fo=0)                   0.000    12.033    INLC
    N17                                                               r  INLC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INLB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.054ns  (logic 4.096ns (45.236%)  route 4.959ns (54.764%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.621     2.915    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X51Y76         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[0]/Q
                         net (fo=10, routed)          0.849     4.220    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/Q[0]
    SLICE_X51Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.344 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/V_PWM_N_INST_0/O
                         net (fo=1, routed)           4.110     8.454    INLB_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.516    11.969 r  INLB_OBUF_inst/O
                         net (fo=0)                   0.000    11.969    INLB
    P18                                                               r  INLB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INHA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 4.208ns (46.744%)  route 4.794ns (53.256%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.622     2.916    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X50Y77         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.518     3.434 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[2]/Q
                         net (fo=9, routed)           0.699     4.133    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/Q[1]
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.124     4.257 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/U_PWM_P_INST_0/O
                         net (fo=1, routed)           4.095     8.352    INHA_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.566    11.918 r  INHA_OBUF_inst/O
                         net (fo=0)                   0.000    11.918    INHA
    V17                                                               r  INHA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INHB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.960ns  (logic 4.138ns (46.181%)  route 4.822ns (53.819%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.621     2.915    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X51Y76         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     3.371 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[2]/Q
                         net (fo=9, routed)           0.876     4.247    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/Q[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.371 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/V_PWM_P_INST_0/O
                         net (fo=1, routed)           3.946     8.317    INHB_OBUF
    V18                  OBUF (Prop_obuf_I_O)         3.558    11.875 r  INHB_OBUF_inst/O
                         net (fo=0)                   0.000    11.875    INHB
    V18                                                               r  INHB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INLA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 4.422ns (50.921%)  route 4.262ns (49.079%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.622     2.916    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X50Y77         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.518     3.434 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[1]/Q
                         net (fo=7, routed)           0.676     4.110    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[1]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.262 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/U_PWM_N_INST_0/O
                         net (fo=1, routed)           3.586     7.848    INLA_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.752    11.600 r  INLA_OBUF_inst/O
                         net (fo=0)                   0.000    11.600    INLA
    R17                                                               r  INLA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INHC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 4.165ns (48.497%)  route 4.423ns (51.503%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.638     2.932    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    SLICE_X48Y80         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]/Q
                         net (fo=7, routed)           0.696     4.084    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]
    SLICE_X48Y80         LUT3 (Prop_lut3_I2_O)        0.124     4.208 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/W_PWM_P_INST_0/O
                         net (fo=1, routed)           3.727     7.935    INHC_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.585    11.520 r  INHC_OBUF_inst/O
                         net (fo=0)                   0.000    11.520    INHC
    T16                                                               r  INHC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.025ns  (logic 0.580ns (28.635%)  route 1.445ns (71.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.651     2.945    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.954     4.355    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     4.479 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.491     4.970    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.025ns  (logic 0.580ns (28.635%)  route 1.445ns (71.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.651     2.945    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.954     4.355    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     4.479 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.491     4.970    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.025ns  (logic 0.580ns (28.635%)  route 1.445ns (71.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.651     2.945    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.954     4.355    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     4.479 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.491     4.970    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.882ns  (logic 0.580ns (30.823%)  route 1.302ns (69.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        1.651     2.945    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.954     4.355    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.124     4.479 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.348     4.827    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.186ns (29.996%)  route 0.434ns (70.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.556     0.892    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.434     1.467    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.512 r  inverter_i/timebase_generator_0/U0/ind_buf_i_1/O
                         net (fo=1, routed)           0.000     1.512    inverter_i/timebase_generator_0/U0/ind_buf_i_1_n_0
    SLICE_X43Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.186ns (27.006%)  route 0.503ns (72.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.556     0.892    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.382     1.415    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.460 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.121     1.580    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.186ns (27.006%)  route 0.503ns (72.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.556     0.892    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.382     1.415    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.460 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.121     1.580    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.186ns (27.006%)  route 0.503ns (72.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.556     0.892    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.382     1.415    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.460 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.121     1.580    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.186ns (27.006%)  route 0.503ns (72.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.556     0.892    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.382     1.415    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.460 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.121     1.580    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.186ns (25.018%)  route 0.557ns (74.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.556     0.892    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.382     1.415    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.460 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.175     1.635    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.186ns (25.018%)  route 0.557ns (74.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.556     0.892    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.382     1.415    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.460 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.175     1.635    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.186ns (25.018%)  route 0.557ns (74.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.556     0.892    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.382     1.415    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.460 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.175     1.635    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INLA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.509ns (50.377%)  route 1.487ns (49.623%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.542     0.878    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X50Y77         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.042 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[0]/Q
                         net (fo=10, routed)          0.211     1.252    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/Q[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I1_O)        0.043     1.295 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/U_PWM_N_INST_0/O
                         net (fo=1, routed)           1.276     2.571    INLA_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.302     3.873 r  INLA_OBUF_inst/O
                         net (fo=0)                   0.000     3.873    INLA
    R17                                                               r  INLA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INHC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.471ns (48.598%)  route 1.556ns (51.402%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1940, routed)        0.547     0.883    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    SLICE_X48Y80         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[0]/Q
                         net (fo=10, routed)          0.197     1.221    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/Q[0]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.266 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/W_PWM_P_INST_0/O
                         net (fo=1, routed)           1.359     2.625    INHC_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.285     3.910 r  INHC_OBUF_inst/O
                         net (fo=0)                   0.000     3.910    INHC
    T16                                                               r  INHC (OUT)
  -------------------------------------------------------------------    -------------------





