library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity Labor1_JK is
    Port ( J : in  STD_LOGIC;
           K : in  STD_LOGIC;
           CLK : in  STD_LOGIC;
           Q : out  STD_LOGIC;
           Q_not : out  STD_LOGIC);
end Labor1_JK;

architecture Behavioral of Labor1_JK is

signal Q_save: std_logic;

begin
JK: process(CLK)
begin
if rising_edge(CLK) then
	if J = '1' and K = '1' then
		Q_save <= not Q_save;
	elsif J = '0' and K = '0' then
		Q_save <= Q_save; --unneccessary
	else
		Q_save <= J;
	end if;
end if;
end process JK;
	Q <= Q_save;
	Q_not <= not Q_save;
end Behavioral;
