$date
	Tue Apr 15 14:44:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! result [31:0] $end
$var reg 2 " ALUControl [1:0] $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$scope module uut $end
$var wire 2 % ALUControl [1:0] $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var reg 32 ( result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 (
b101 '
b1010 &
b10 %
b101 $
b1010 #
b10 "
b1111 !
$end
#10
b101 !
b101 (
b11 "
b11 %
#20
b10100101101001010000000000000000 !
b10100101101001010000000000000000 (
b0 "
b0 %
b11111111111111110000000000000000 $
b11111111111111110000000000000000 '
b10100101101001011010010110100101 #
b10100101101001011010010110100101 &
#30
b10010111111110101011011111111 !
b10010111111110101011011111111 (
b1 "
b1 %
b111111110000000011111111 $
b111111110000000011111111 '
b10010001101000101011001111000 #
b10010001101000101011001111000 &
#40
