# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../Lab9Dummy2.srcs/sim_1/new/Slow_Clk_TB.vhd" \

# Do not sort compile order
nosort
