TimeQuest Timing Analyzer report for DEO-CV
Mon Jan 29 16:05:31 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ClockIn'
 14. Slow 1200mV 85C Model Hold: 'ClockIn'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'ClockIn'
 23. Slow 1200mV 0C Model Hold: 'ClockIn'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'ClockIn'
 31. Fast 1200mV 0C Model Hold: 'ClockIn'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DEO-CV                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.90        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.5%      ;
;     Processor 3            ;  29.6%      ;
;     Processor 4            ;  29.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; SANDBOX.out.sdc ; OK     ; Mon Jan 29 16:05:27 2018 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; ClockIn    ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockIn } ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 24.76 MHz ; 24.76 MHz       ; ClockIn    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; ClockIn ; 29.808 ; 0.000            ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; ClockIn ; 0.571 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; ClockIn ; 47.673 ; 0.000                          ;
+---------+--------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockIn'                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 29.808 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.679      ; 21.886     ;
; 30.077 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.695      ; 21.633     ;
; 30.176 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.213      ; 22.052     ;
; 30.190 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.136      ; 21.961     ;
; 30.282 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.679      ; 21.412     ;
; 30.469 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.940      ; 21.486     ;
; 30.483 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.695      ; 21.227     ;
; 30.533 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.900      ; 21.382     ;
; 30.536 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.278      ; 21.757     ;
; 30.545 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.651      ; 21.121     ;
; 30.584 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.483      ; 21.914     ;
; 30.609 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.410      ; 21.816     ;
; 30.658 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.651      ; 21.008     ;
; 30.667 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.411      ; 21.759     ;
; 30.677 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.618      ; 21.956     ;
; 30.693 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.511      ; 20.833     ;
; 30.708 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.940      ; 21.247     ;
; 30.712 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.181      ; 21.484     ;
; 30.722 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.372      ; 21.665     ;
; 30.725 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.965      ; 21.255     ;
; 30.783 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.618      ; 21.850     ;
; 30.802 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.916      ; 21.129     ;
; 30.816 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.539      ; 21.738     ;
; 30.818 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.695      ; 20.892     ;
; 30.820 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.679      ; 20.874     ;
; 30.840 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.940      ; 21.115     ;
; 30.864 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.020      ; 21.171     ;
; 30.866 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.679      ; 20.828     ;
; 30.884 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.375      ; 21.506     ;
; 30.886 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.463      ; 21.592     ;
; 30.888 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.550      ; 21.677     ;
; 30.894 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.215      ; 21.336     ;
; 30.897 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.099      ; 21.217     ;
; 30.901 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.434      ; 21.548     ;
; 30.910 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.412      ; 21.517     ;
; 30.915 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.357      ; 21.457     ;
; 30.917 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.965      ; 21.063     ;
; 30.922 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.604      ; 21.697     ;
; 30.948 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.181      ; 21.248     ;
; 30.952 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.412      ; 21.475     ;
; 30.962 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.527      ; 20.580     ;
; 30.977 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.181      ; 21.219     ;
; 30.988 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.099      ; 21.126     ;
; 30.998 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.136      ; 21.153     ;
; 31.001 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.651      ; 20.665     ;
; 31.007 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.900      ; 20.908     ;
; 31.011 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.405      ; 21.409     ;
; 31.021 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.416      ; 21.410     ;
; 31.027 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.920      ; 20.908     ;
; 31.033 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.020      ; 21.002     ;
; 31.049 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.181      ; 21.147     ;
; 31.053 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.411      ; 21.373     ;
; 31.057 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.522      ; 21.480     ;
; 31.061 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.045      ; 20.999     ;
; 31.066 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.684      ; 21.633     ;
; 31.069 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.965      ; 20.911     ;
; 31.073 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.483      ; 21.425     ;
; 31.074 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.181      ; 21.122     ;
; 31.075 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.968      ; 20.908     ;
; 31.078 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.940      ; 20.877     ;
; 31.097 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.630      ; 21.548     ;
; 31.102 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.307      ; 21.220     ;
; 31.102 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.343      ; 21.256     ;
; 31.104 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.506      ; 21.417     ;
; 31.106 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.096      ; 21.005     ;
; 31.110 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.920      ; 20.825     ;
; 31.122 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.322      ; 21.215     ;
; 31.124 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.200      ; 21.091     ;
; 31.142 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.618      ; 21.491     ;
; 31.149 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.099      ; 20.965     ;
; 31.167 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.511      ; 20.359     ;
; 31.189 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.630      ; 21.456     ;
; 31.194 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.161      ; 20.982     ;
; 31.195 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.594      ; 21.414     ;
; 31.196 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.215      ; 21.034     ;
; 31.205 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.398      ; 21.208     ;
; 31.207 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.343      ; 21.151     ;
; 31.208 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.916      ; 20.723     ;
; 31.211 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.013      ; 20.817     ;
; 31.211 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.732      ; 20.536     ;
; 31.216 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.412      ; 21.211     ;
; 31.219 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.215      ; 21.011     ;
; 31.231 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.772      ; 20.556     ;
; 31.233 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.624      ; 21.406     ;
; 31.235 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.181      ; 20.961     ;
; 31.235 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.767      ; 21.547     ;
; 31.238 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.483      ; 21.260     ;
; 31.245 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.527      ; 20.297     ;
; 31.255 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.805      ; 21.565     ;
; 31.261 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.520      ; 21.274     ;
; 31.261 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.499      ; 21.253     ;
; 31.270 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.872      ; 20.617     ;
; 31.272 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.268      ; 21.011     ;
; 31.280 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.322      ; 21.057     ;
; 31.292 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.427      ; 21.150     ;
; 31.294 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.410      ; 21.131     ;
; 31.295 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.181      ; 20.901     ;
; 31.298 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.805      ; 21.522     ;
; 31.298 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.110      ; 20.827     ;
; 31.305 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.630      ; 21.340     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockIn'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.571 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.791      ;
; 0.574 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.793      ;
; 0.588 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.807      ;
; 0.590 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.809      ;
; 0.592 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.811      ;
; 0.699 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.918      ;
; 0.846 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.065      ;
; 0.858 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.082      ;
; 0.878 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.097      ;
; 0.880 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.099      ;
; 0.956 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.175      ;
; 0.958 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.177      ;
; 0.969 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.188      ;
; 0.970 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.190      ;
; 0.972 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.192      ;
; 0.974 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.193      ;
; 0.975 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.194      ;
; 0.975 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.194      ;
; 0.990 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.209      ;
; 0.995 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.214      ;
; 1.068 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.287      ;
; 1.070 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.289      ;
; 1.082 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.301      ;
; 1.083 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.302      ;
; 1.084 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.303      ;
; 1.084 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.303      ;
; 1.085 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.304      ;
; 1.086 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.305      ;
; 1.087 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.306      ;
; 1.180 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.399      ;
; 1.194 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.413      ;
; 1.195 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.414      ;
; 1.196 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.415      ;
; 1.196 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.415      ;
; 1.197 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.416      ;
; 1.197 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.416      ;
; 1.198 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.417      ;
; 1.244 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.463      ;
; 1.283 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.502      ;
; 1.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.525      ;
; 1.307 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.526      ;
; 1.308 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.527      ;
; 1.308 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.527      ;
; 1.310 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.529      ;
; 1.354 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.573      ;
; 1.356 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.575      ;
; 1.418 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.637      ;
; 1.420 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.639      ;
; 1.422 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.641      ;
; 1.466 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.685      ;
; 1.468 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.687      ;
; 1.532 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.751      ;
; 1.578 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.797      ;
; 1.580 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.799      ;
; 1.690 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.909      ;
; 2.152 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 2.246      ; 4.555      ;
; 2.276 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.815      ; 5.248      ;
; 2.309 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[3] ; ClockIn      ; ClockIn     ; 0.000        ; 2.815      ; 5.281      ;
; 2.360 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[3] ; ClockIn      ; ClockIn     ; 0.000        ; 3.040      ; 5.557      ;
; 2.428 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.246      ; 4.831      ;
; 2.484 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.930      ; 4.571      ;
; 2.547 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.051      ; 4.755      ;
; 2.627 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.217      ; 5.001      ;
; 2.647 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.273      ; 5.077      ;
; 2.684 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.963      ; 4.804      ;
; 2.701 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.440      ; 5.298      ;
; 2.717 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.337      ; 5.211      ;
; 2.770 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.055      ; 4.982      ;
; 2.795 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.141      ; 5.093      ;
; 2.836 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[3] ; ClockIn      ; ClockIn     ; 0.000        ; 3.056      ; 6.049      ;
; 2.838 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.263      ; 5.258      ;
; 2.846 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 3.056      ; 6.059      ;
; 2.863 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.047      ; 5.067      ;
; 2.875 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 1.508      ; 4.540      ;
; 2.877 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 1.825      ; 4.859      ;
; 2.887 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; ClockIn      ; ClockIn     ; 0.000        ; 3.084      ; 6.128      ;
; 2.891 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 1.694      ; 4.742      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 27.65 MHz ; 27.65 MHz       ; ClockIn    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; ClockIn ; 31.920 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; ClockIn ; 0.513 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; ClockIn ; 47.953 ; 0.000                         ;
+---------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockIn'                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 31.920 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.542      ; 19.637     ;
; 32.146 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.569      ; 19.438     ;
; 32.251 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.046      ; 19.810     ;
; 32.350 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.991      ; 19.656     ;
; 32.353 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.542      ; 19.204     ;
; 32.566 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.569      ; 19.018     ;
; 32.573 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.785      ; 19.227     ;
; 32.603 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.511      ; 18.923     ;
; 32.618 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.749      ; 19.146     ;
; 32.632 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.242      ; 19.625     ;
; 32.672 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.128      ; 19.471     ;
; 32.684 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.511      ; 18.842     ;
; 32.717 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.134      ; 19.432     ;
; 32.726 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.398      ; 18.687     ;
; 32.730 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.227      ; 19.512     ;
; 32.752 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.785      ; 19.048     ;
; 32.770 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.228      ; 19.473     ;
; 32.779 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.819      ; 19.055     ;
; 32.793 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.429      ; 19.651     ;
; 32.821 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.031      ; 19.225     ;
; 32.844 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.776      ; 18.947     ;
; 32.855 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.569      ; 18.729     ;
; 32.861 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.355      ; 19.509     ;
; 32.865 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.137      ; 19.287     ;
; 32.872 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.542      ; 18.685     ;
; 32.874 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.785      ; 18.926     ;
; 32.875 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.427      ; 19.567     ;
; 32.895 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.542      ; 18.662     ;
; 32.899 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.998      ; 19.114     ;
; 32.904 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.354      ; 19.465     ;
; 32.922 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.276      ; 19.369     ;
; 32.926 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.873      ; 18.962     ;
; 32.946 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.934      ; 19.003     ;
; 32.948 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.380      ; 19.447     ;
; 32.949 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.253      ; 19.319     ;
; 32.966 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.819      ; 18.868     ;
; 32.989 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.425      ; 18.451     ;
; 32.992 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.237      ; 19.260     ;
; 32.994 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.934      ; 18.955     ;
; 32.996 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.242      ; 19.261     ;
; 32.997 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.031      ; 19.049     ;
; 33.003 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.237      ; 19.249     ;
; 33.015 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.771      ; 18.771     ;
; 33.034 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.025      ; 19.006     ;
; 33.048 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.991      ; 18.958     ;
; 33.048 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.198      ; 19.165     ;
; 33.051 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.511      ; 18.475     ;
; 33.051 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.873      ; 18.837     ;
; 33.051 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.749      ; 18.713     ;
; 33.053 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.217      ; 19.179     ;
; 33.057 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.902      ; 18.860     ;
; 33.058 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.481      ; 19.438     ;
; 33.072 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.092      ; 19.035     ;
; 33.079 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.244      ; 19.180     ;
; 33.085 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.785      ; 18.715     ;
; 33.085 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.025      ; 18.955     ;
; 33.094 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.031      ; 18.952     ;
; 33.103 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.350      ; 19.262     ;
; 33.107 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.228      ; 19.136     ;
; 33.113 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.435      ; 19.337     ;
; 33.114 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.321      ; 19.222     ;
; 33.116 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.819      ; 18.718     ;
; 33.117 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.124      ; 19.022     ;
; 33.144 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 2.427      ; 19.298     ;
; 33.145 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.771      ; 18.641     ;
; 33.147 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.998      ; 18.866     ;
; 33.153 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.191      ; 19.053     ;
; 33.156 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.847      ; 18.706     ;
; 33.157 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.963      ; 18.821     ;
; 33.159 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.398      ; 18.254     ;
; 33.168 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.160      ; 19.007     ;
; 33.178 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.934      ; 18.771     ;
; 33.178 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.494      ; 19.331     ;
; 33.200 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.040      ; 18.855     ;
; 33.203 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.399      ; 19.211     ;
; 33.210 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.029      ; 18.834     ;
; 33.221 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.242      ; 19.036     ;
; 33.225 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.435      ; 19.225     ;
; 33.227 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.596      ; 18.384     ;
; 33.227 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.092      ; 18.880     ;
; 33.231 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.237      ; 19.021     ;
; 33.231 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.408      ; 19.192     ;
; 33.256 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.425      ; 18.184     ;
; 33.260 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.266      ; 19.021     ;
; 33.262 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.092      ; 18.845     ;
; 33.263 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.641      ; 18.393     ;
; 33.264 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.776      ; 18.527     ;
; 33.269 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.494      ; 19.240     ;
; 33.271 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.191      ; 18.935     ;
; 33.271 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.992      ; 18.736     ;
; 33.273 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.025      ; 18.767     ;
; 33.293 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.367      ; 18.089     ;
; 33.294 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.601      ; 19.322     ;
; 33.294 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.227      ; 18.948     ;
; 33.301 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 1.718      ; 18.432     ;
; 33.303 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.266      ; 18.978     ;
; 33.305 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.381      ; 18.091     ;
; 33.307 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.569      ; 18.277     ;
; 33.308 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.435      ; 19.142     ;
; 33.309 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.881      ; 18.587     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockIn'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.513 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.716      ;
; 0.527 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.726      ;
; 0.530 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.731      ;
; 0.631 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.830      ;
; 0.759 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.961      ;
; 0.766 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.968      ;
; 0.773 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.972      ;
; 0.779 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.978      ;
; 0.786 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.985      ;
; 0.848 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.048      ;
; 0.849 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.048      ;
; 0.856 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.056      ;
; 0.858 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.057      ;
; 0.862 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.061      ;
; 0.864 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.063      ;
; 0.865 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.064      ;
; 0.869 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.068      ;
; 0.869 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.068      ;
; 0.875 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.074      ;
; 0.875 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.074      ;
; 0.881 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.080      ;
; 0.901 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.100      ;
; 0.945 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.144      ;
; 0.945 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.144      ;
; 0.952 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.151      ;
; 0.953 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.152      ;
; 0.954 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.153      ;
; 0.958 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.157      ;
; 0.958 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.157      ;
; 0.960 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.159      ;
; 0.961 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.160      ;
; 0.964 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.163      ;
; 0.965 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.164      ;
; 0.971 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.170      ;
; 1.041 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.240      ;
; 1.049 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.248      ;
; 1.050 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.249      ;
; 1.054 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.253      ;
; 1.056 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.255      ;
; 1.057 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.256      ;
; 1.060 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.259      ;
; 1.067 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.266      ;
; 1.125 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.324      ;
; 1.145 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.344      ;
; 1.146 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.345      ;
; 1.150 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.349      ;
; 1.152 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.351      ;
; 1.156 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.355      ;
; 1.163 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.362      ;
; 1.214 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.413      ;
; 1.221 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.420      ;
; 1.241 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.440      ;
; 1.252 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.451      ;
; 1.259 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.458      ;
; 1.310 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.509      ;
; 1.317 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.516      ;
; 1.348 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.547      ;
; 1.406 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.605      ;
; 1.413 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.612      ;
; 1.502 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.701      ;
; 2.042 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 2.000      ; 4.186      ;
; 2.147 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[3] ; ClockIn      ; ClockIn     ; 0.000        ; 2.533      ; 4.824      ;
; 2.152 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.533      ; 4.829      ;
; 2.198 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[3] ; ClockIn      ; ClockIn     ; 0.000        ; 2.735      ; 5.077      ;
; 2.292 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.000      ; 4.436      ;
; 2.365 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.703      ; 4.212      ;
; 2.407 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.823      ; 4.374      ;
; 2.463 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.970      ; 4.577      ;
; 2.493 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.144      ; 4.781      ;
; 2.498 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.751      ; 4.393      ;
; 2.501 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.022      ; 4.667      ;
; 2.527 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.192      ; 4.863      ;
; 2.582 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.842      ; 4.568      ;
; 2.611 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; ClockIn      ; ClockIn     ; 0.000        ; 2.793      ; 5.548      ;
; 2.621 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.905      ; 4.670      ;
; 2.622 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[3] ; ClockIn      ; ClockIn     ; 0.000        ; 2.762      ; 5.528      ;
; 2.643 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 2.762      ; 5.549      ;
; 2.648 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.047      ; 4.839      ;
; 2.667 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.825      ; 4.636      ;
; 2.708 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 1.514      ; 4.366      ;
; 2.712 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 1.611      ; 4.467      ;
; 2.719 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 1.310      ; 4.173      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; ClockIn ; 37.655 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; ClockIn ; 0.305 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; ClockIn ; 47.836 ; 0.000                         ;
+---------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockIn'                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 37.655 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.372      ; 12.724     ;
; 37.831 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.369      ; 12.545     ;
; 37.849 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.682      ; 12.840     ;
; 37.863 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.620      ; 12.764     ;
; 38.017 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.372      ; 12.362     ;
; 38.023 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.369      ; 12.353     ;
; 38.050 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.504      ; 12.461     ;
; 38.059 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.686      ; 12.634     ;
; 38.103 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.752      ; 12.656     ;
; 38.109 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.363      ; 12.261     ;
; 38.133 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.885      ; 12.759     ;
; 38.150 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.778      ; 12.635     ;
; 38.157 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.513      ; 12.363     ;
; 38.165 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.276      ; 12.118     ;
; 38.167 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.817      ; 12.657     ;
; 38.175 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.629      ; 12.461     ;
; 38.175 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.892      ; 12.724     ;
; 38.180 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.862      ; 12.689     ;
; 38.213 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.781      ; 12.575     ;
; 38.214 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.521      ; 12.314     ;
; 38.216 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.363      ; 12.154     ;
; 38.225 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.870      ; 12.652     ;
; 38.225 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.504      ; 12.286     ;
; 38.236 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 0.552      ; 12.323     ;
; 38.261 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.369      ; 12.115     ;
; 38.265 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.372      ; 12.114     ;
; 38.272 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.756      ; 12.491     ;
; 38.275 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.372      ; 12.104     ;
; 38.280 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.504      ; 12.231     ;
; 38.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.783      ; 12.500     ;
; 38.291 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.521      ; 12.237     ;
; 38.310 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.756      ; 12.453     ;
; 38.311 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.763      ; 12.459     ;
; 38.315 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.620      ; 12.312     ;
; 38.315 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.793      ; 12.485     ;
; 38.320 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.770      ; 12.457     ;
; 38.325 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.860      ; 12.542     ;
; 38.333 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.510      ; 12.184     ;
; 38.339 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.616      ; 12.284     ;
; 38.341 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.273      ; 11.939     ;
; 38.348 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.629      ; 12.288     ;
; 38.351 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.823      ; 12.479     ;
; 38.356 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.870      ; 12.521     ;
; 38.358 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.946      ; 12.595     ;
; 38.359 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.819      ; 12.467     ;
; 38.359 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.586      ; 12.234     ;
; 38.360 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.639      ; 12.286     ;
; 38.365 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.778      ; 12.420     ;
; 38.365 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.761      ; 12.403     ;
; 38.373 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.524      ; 12.158     ;
; 38.380 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.504      ; 12.131     ;
; 38.382 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.725      ; 12.350     ;
; 38.383 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.616      ; 12.240     ;
; 38.395 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.629      ; 12.241     ;
; 38.396 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.552      ; 12.163     ;
; 38.398 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.860      ; 12.469     ;
; 38.406 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.521      ; 12.122     ;
; 38.407 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.639      ; 12.239     ;
; 38.408 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.490      ; 12.089     ;
; 38.415 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.490      ; 12.082     ;
; 38.421 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.363      ; 11.949     ;
; 38.422 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.693      ; 12.278     ;
; 38.423 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.647      ; 12.231     ;
; 38.425 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.592      ; 12.174     ;
; 38.430 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.969      ; 12.546     ;
; 38.444 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.835      ; 12.398     ;
; 38.444 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.748      ; 12.311     ;
; 38.452 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.371      ; 11.926     ;
; 38.463 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.756      ; 12.300     ;
; 38.478 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.616      ; 12.145     ;
; 38.478 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.892      ; 12.421     ;
; 38.480 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.748      ; 12.275     ;
; 38.484 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.752      ; 12.275     ;
; 38.491 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.912      ; 12.428     ;
; 38.493 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.629      ; 12.143     ;
; 38.497 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.904      ; 12.414     ;
; 38.500 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.273      ; 11.780     ;
; 38.501 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.255      ; 11.761     ;
; 38.504 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.752      ; 12.255     ;
; 38.506 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.639      ; 12.140     ;
; 38.506 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.801      ; 12.302     ;
; 38.508 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.860      ; 12.359     ;
; 38.519 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.513      ; 12.001     ;
; 38.525 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.510      ; 11.992     ;
; 38.526 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.676      ; 12.157     ;
; 38.527 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.408      ; 11.888     ;
; 38.527 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.276      ; 11.756     ;
; 38.528 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.543      ; 12.022     ;
; 38.536 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.054      ; 12.525     ;
; 38.536 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.590      ; 12.061     ;
; 38.542 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.752      ; 12.217     ;
; 38.547 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.725      ; 12.185     ;
; 38.549 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.039      ; 12.497     ;
; 38.550 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.716      ; 12.173     ;
; 38.552 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[5] ; ClockIn      ; ClockIn     ; 50.000       ; 0.752      ; 12.207     ;
; 38.552 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.882      ; 12.337     ;
; 38.552 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.645      ; 12.100     ;
; 38.553 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.817      ; 12.271     ;
; 38.553 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.892      ; 12.346     ;
; 38.554 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.853      ; 12.306     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockIn'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.305 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.427      ;
; 0.314 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.438      ;
; 0.369 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.490      ;
; 0.454 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.588      ;
; 0.475 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.596      ;
; 0.478 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.599      ;
; 0.505 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.626      ;
; 0.513 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.634      ;
; 0.517 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.642      ;
; 0.529 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.654      ;
; 0.541 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.662      ;
; 0.581 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.702      ;
; 0.583 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.705      ;
; 0.586 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.707      ;
; 0.595 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.717      ;
; 0.598 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.720      ;
; 0.647 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.768      ;
; 0.649 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.770      ;
; 0.650 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.771      ;
; 0.654 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.775      ;
; 0.661 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.783      ;
; 0.664 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.785      ;
; 0.664 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.785      ;
; 0.671 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.792      ;
; 0.713 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.834      ;
; 0.716 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.837      ;
; 0.717 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.838      ;
; 0.720 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.841      ;
; 0.727 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.848      ;
; 0.730 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.851      ;
; 0.779 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.900      ;
; 0.782 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.903      ;
; 0.783 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.904      ;
; 0.786 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.907      ;
; 0.793 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.914      ;
; 0.845 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.966      ;
; 0.849 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.970      ;
; 0.852 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 0.973      ;
; 0.915 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.037      ; 1.036      ;
; 1.016 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 1.359      ; 2.459      ;
; 1.107 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[3] ; ClockIn      ; ClockIn     ; 0.000        ; 1.674      ; 2.865      ;
; 1.108 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.674      ; 2.866      ;
; 1.133 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[3] ; ClockIn      ; ClockIn     ; 0.000        ; 1.795      ; 3.012      ;
; 1.199 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.359      ; 2.642      ;
; 1.283 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.388      ; 2.755      ;
; 1.300 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.110      ; 2.494      ;
; 1.321 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.311      ; 2.716      ;
; 1.334 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.195      ; 2.613      ;
; 1.335 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.459      ; 2.878      ;
; 1.371 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.165      ; 2.620      ;
; 1.396 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 0.957      ; 2.437      ;
; 1.397 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.229      ; 2.710      ;
; 1.401 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 1.792      ; 3.277      ;
; 1.404 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.384      ; 2.872      ;
; 1.410 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; ClockIn      ; ClockIn     ; 0.000        ; 1.801      ; 3.295      ;
; 1.419 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.337      ; 2.840      ;
; 1.419 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[3] ; ClockIn      ; ClockIn     ; 0.000        ; 1.792      ; 3.295      ;
; 1.426 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.252      ; 2.762      ;
; 1.427 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 1.069      ; 2.580      ;
; 1.438 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[4] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[4] ; ClockIn      ; ClockIn     ; 0.000        ; 1.109      ; 2.631      ;
; 1.457 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[3] ; ClockIn      ; ClockIn     ; 0.000        ; 1.272      ; 2.813      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 29.808 ; 0.305 ; N/A      ; N/A     ; 47.673              ;
;  ClockIn         ; 29.808 ; 0.305 ; N/A      ; N/A     ; 47.673              ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ClockIn         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; memclock      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[6]              ; 1.2 V        ; 960 ps          ; 960 ps          ;
; PORT1IN[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[10]             ; 1.2 V        ; 960 ps          ; 960 ps          ;
; PORT1IN[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ClockIn                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Address[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; Address[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; Address[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; Address[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; Address[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; Address[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 s                 ; 0 s                 ; 1.1 V                        ; 1.74e-09 V                   ; 1.1 V               ; -0.00492 V          ; 0.016 V                              ; 0.016 V                              ; 4.94e-10 s                  ; 5.35e-10 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 1.74e-09 V                  ; 1.1 V              ; -0.00492 V         ; 0.016 V                             ; 0.016 V                             ; 4.94e-10 s                 ; 5.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Address[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; Address[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; Address[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; Address[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; Address[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; Address[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 s                 ; 0 s                 ; 1.1 V                        ; 2.52e-07 V                   ; 1.1 V               ; -0.00192 V          ; 0.008 V                              ; 0.006 V                              ; 5.62e-10 s                  ; 6.05e-10 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 2.52e-07 V                  ; 1.1 V              ; -0.00192 V         ; 0.008 V                             ; 0.006 V                             ; 5.62e-10 s                 ; 6.05e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Address[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Address[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Address[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Address[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Address[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Address[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 s                 ; 0 s                 ; 1.26 V                       ; 4.25e-09 V                   ; 1.29 V              ; -0.0296 V           ; 0.067 V                              ; 0.063 V                              ; 2.73e-10 s                  ; 2.86e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 4.25e-09 V                  ; 1.29 V             ; -0.0296 V          ; 0.067 V                             ; 0.063 V                             ; 2.73e-10 s                 ; 2.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ClockIn    ; ClockIn  ; 492622   ; 8300821  ; 112      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ClockIn    ; ClockIn  ; 492622   ; 8300821  ; 112      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 2410  ; 2410 ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+
; Target                                                                                                        ; Clock   ; Type ; Status        ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+
; ClockIn                                                                                                       ; ClockIn ; Base ; Constrained   ;
; ID:inst5|EQ_LAT                                                                                               ;         ; Base ; Unconstrained ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ;         ; Base ; Unconstrained ;
; expansionIF:inst8|DFF_Rising:addressStorage|Q[0]                                                              ;         ; Base ; Unconstrained ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ClockIn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ALUO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memclock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ClockIn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ALUO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memclock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jan 29 16:05:26 2018
Info: Command: quartus_sta SANDBOX -c DEO-CV
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "plltoto" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
Warning (20013): Ignored 317 assignments for entity "plltoto_0002" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'SANDBOX.out.sdc'
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332060): Node: expansionIF:inst8|DFF_Rising:addressStorage|Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX|Q[7] is being clocked by expansionIF:inst8|DFF_Rising:addressStorage|Q[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst11|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 29.808
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    29.808               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.571               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.673               0.000 ClockIn 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332060): Node: expansionIF:inst8|DFF_Rising:addressStorage|Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX|Q[7] is being clocked by expansionIF:inst8|DFF_Rising:addressStorage|Q[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst11|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 31.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.920               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.513               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.953
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.953               0.000 ClockIn 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332060): Node: expansionIF:inst8|DFF_Rising:addressStorage|Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX|Q[7] is being clocked by expansionIF:inst8|DFF_Rising:addressStorage|Q[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst11|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 37.655
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.655               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.305               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.836
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.836               0.000 ClockIn 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 727 megabytes
    Info: Processing ended: Mon Jan 29 16:05:31 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


