
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bridge_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e10 <.init>:
  401e10:	stp	x29, x30, [sp, #-16]!
  401e14:	mov	x29, sp
  401e18:	bl	4024d0 <ferror@plt+0x60>
  401e1c:	ldp	x29, x30, [sp], #16
  401e20:	ret

Disassembly of section .plt:

0000000000401e30 <memcpy@plt-0x20>:
  401e30:	stp	x16, x30, [sp, #-16]!
  401e34:	adrp	x16, 421000 <ferror@plt+0x1eb90>
  401e38:	ldr	x17, [x16, #4088]
  401e3c:	add	x16, x16, #0xff8
  401e40:	br	x17
  401e44:	nop
  401e48:	nop
  401e4c:	nop

0000000000401e50 <memcpy@plt>:
  401e50:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401e54:	ldr	x17, [x16]
  401e58:	add	x16, x16, #0x0
  401e5c:	br	x17

0000000000401e60 <freopen64@plt>:
  401e60:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401e64:	ldr	x17, [x16, #8]
  401e68:	add	x16, x16, #0x8
  401e6c:	br	x17

0000000000401e70 <recvmsg@plt>:
  401e70:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401e74:	ldr	x17, [x16, #16]
  401e78:	add	x16, x16, #0x10
  401e7c:	br	x17

0000000000401e80 <strtoul@plt>:
  401e80:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401e84:	ldr	x17, [x16, #24]
  401e88:	add	x16, x16, #0x18
  401e8c:	br	x17

0000000000401e90 <strlen@plt>:
  401e90:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401e94:	ldr	x17, [x16, #32]
  401e98:	add	x16, x16, #0x20
  401e9c:	br	x17

0000000000401ea0 <fputs@plt>:
  401ea0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401ea4:	ldr	x17, [x16, #40]
  401ea8:	add	x16, x16, #0x28
  401eac:	br	x17

0000000000401eb0 <exit@plt>:
  401eb0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401eb4:	ldr	x17, [x16, #48]
  401eb8:	add	x16, x16, #0x30
  401ebc:	br	x17

0000000000401ec0 <mount@plt>:
  401ec0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401ec4:	ldr	x17, [x16, #56]
  401ec8:	add	x16, x16, #0x38
  401ecc:	br	x17

0000000000401ed0 <perror@plt>:
  401ed0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401ed4:	ldr	x17, [x16, #64]
  401ed8:	add	x16, x16, #0x40
  401edc:	br	x17

0000000000401ee0 <__cmsg_nxthdr@plt>:
  401ee0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401ee4:	ldr	x17, [x16, #72]
  401ee8:	add	x16, x16, #0x48
  401eec:	br	x17

0000000000401ef0 <strtoll@plt>:
  401ef0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401ef4:	ldr	x17, [x16, #80]
  401ef8:	add	x16, x16, #0x50
  401efc:	br	x17

0000000000401f00 <strtod@plt>:
  401f00:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401f04:	ldr	x17, [x16, #88]
  401f08:	add	x16, x16, #0x58
  401f0c:	br	x17

0000000000401f10 <geteuid@plt>:
  401f10:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401f14:	ldr	x17, [x16, #96]
  401f18:	add	x16, x16, #0x60
  401f1c:	br	x17

0000000000401f20 <sethostent@plt>:
  401f20:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401f24:	ldr	x17, [x16, #104]
  401f28:	add	x16, x16, #0x68
  401f2c:	br	x17

0000000000401f30 <bind@plt>:
  401f30:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401f34:	ldr	x17, [x16, #112]
  401f38:	add	x16, x16, #0x70
  401f3c:	br	x17

0000000000401f40 <ftell@plt>:
  401f40:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401f44:	ldr	x17, [x16, #120]
  401f48:	add	x16, x16, #0x78
  401f4c:	br	x17

0000000000401f50 <sprintf@plt>:
  401f50:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401f54:	ldr	x17, [x16, #128]
  401f58:	add	x16, x16, #0x80
  401f5c:	br	x17

0000000000401f60 <getuid@plt>:
  401f60:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401f64:	ldr	x17, [x16, #136]
  401f68:	add	x16, x16, #0x88
  401f6c:	br	x17

0000000000401f70 <putc@plt>:
  401f70:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401f74:	ldr	x17, [x16, #144]
  401f78:	add	x16, x16, #0x90
  401f7c:	br	x17

0000000000401f80 <opendir@plt>:
  401f80:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401f84:	ldr	x17, [x16, #152]
  401f88:	add	x16, x16, #0x98
  401f8c:	br	x17

0000000000401f90 <strftime@plt>:
  401f90:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401f94:	ldr	x17, [x16, #160]
  401f98:	add	x16, x16, #0xa0
  401f9c:	br	x17

0000000000401fa0 <fputc@plt>:
  401fa0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401fa4:	ldr	x17, [x16, #168]
  401fa8:	add	x16, x16, #0xa8
  401fac:	br	x17

0000000000401fb0 <unshare@plt>:
  401fb0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401fb4:	ldr	x17, [x16, #176]
  401fb8:	add	x16, x16, #0xb0
  401fbc:	br	x17

0000000000401fc0 <snprintf@plt>:
  401fc0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401fc4:	ldr	x17, [x16, #184]
  401fc8:	add	x16, x16, #0xb8
  401fcc:	br	x17

0000000000401fd0 <umount2@plt>:
  401fd0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401fd4:	ldr	x17, [x16, #192]
  401fd8:	add	x16, x16, #0xc0
  401fdc:	br	x17

0000000000401fe0 <fileno@plt>:
  401fe0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401fe4:	ldr	x17, [x16, #200]
  401fe8:	add	x16, x16, #0xc8
  401fec:	br	x17

0000000000401ff0 <localtime@plt>:
  401ff0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  401ff4:	ldr	x17, [x16, #208]
  401ff8:	add	x16, x16, #0xd0
  401ffc:	br	x17

0000000000402000 <fclose@plt>:
  402000:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402004:	ldr	x17, [x16, #216]
  402008:	add	x16, x16, #0xd8
  40200c:	br	x17

0000000000402010 <atoi@plt>:
  402010:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402014:	ldr	x17, [x16, #224]
  402018:	add	x16, x16, #0xe0
  40201c:	br	x17

0000000000402020 <time@plt>:
  402020:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402024:	ldr	x17, [x16, #232]
  402028:	add	x16, x16, #0xe8
  40202c:	br	x17

0000000000402030 <malloc@plt>:
  402030:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402034:	ldr	x17, [x16, #240]
  402038:	add	x16, x16, #0xf0
  40203c:	br	x17

0000000000402040 <setsockopt@plt>:
  402040:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402044:	ldr	x17, [x16, #248]
  402048:	add	x16, x16, #0xf8
  40204c:	br	x17

0000000000402050 <__isoc99_fscanf@plt>:
  402050:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402054:	ldr	x17, [x16, #256]
  402058:	add	x16, x16, #0x100
  40205c:	br	x17

0000000000402060 <__libc_start_main@plt>:
  402060:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402064:	ldr	x17, [x16, #264]
  402068:	add	x16, x16, #0x108
  40206c:	br	x17

0000000000402070 <strcat@plt>:
  402070:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402074:	ldr	x17, [x16, #272]
  402078:	add	x16, x16, #0x110
  40207c:	br	x17

0000000000402080 <if_indextoname@plt>:
  402080:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402084:	ldr	x17, [x16, #280]
  402088:	add	x16, x16, #0x118
  40208c:	br	x17

0000000000402090 <memset@plt>:
  402090:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402094:	ldr	x17, [x16, #288]
  402098:	add	x16, x16, #0x120
  40209c:	br	x17

00000000004020a0 <gettimeofday@plt>:
  4020a0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4020a4:	ldr	x17, [x16, #296]
  4020a8:	add	x16, x16, #0x128
  4020ac:	br	x17

00000000004020b0 <sendmsg@plt>:
  4020b0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4020b4:	ldr	x17, [x16, #304]
  4020b8:	add	x16, x16, #0x130
  4020bc:	br	x17

00000000004020c0 <cap_get_flag@plt>:
  4020c0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4020c4:	ldr	x17, [x16, #312]
  4020c8:	add	x16, x16, #0x138
  4020cc:	br	x17

00000000004020d0 <bcmp@plt>:
  4020d0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4020d4:	ldr	x17, [x16, #320]
  4020d8:	add	x16, x16, #0x140
  4020dc:	br	x17

00000000004020e0 <strcasecmp@plt>:
  4020e0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4020e4:	ldr	x17, [x16, #328]
  4020e8:	add	x16, x16, #0x148
  4020ec:	br	x17

00000000004020f0 <realloc@plt>:
  4020f0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4020f4:	ldr	x17, [x16, #336]
  4020f8:	add	x16, x16, #0x150
  4020fc:	br	x17

0000000000402100 <cap_set_proc@plt>:
  402100:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402104:	ldr	x17, [x16, #344]
  402108:	add	x16, x16, #0x158
  40210c:	br	x17

0000000000402110 <strdup@plt>:
  402110:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402114:	ldr	x17, [x16, #352]
  402118:	add	x16, x16, #0x160
  40211c:	br	x17

0000000000402120 <closedir@plt>:
  402120:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402124:	ldr	x17, [x16, #360]
  402128:	add	x16, x16, #0x168
  40212c:	br	x17

0000000000402130 <strerror@plt>:
  402130:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402134:	ldr	x17, [x16, #368]
  402138:	add	x16, x16, #0x170
  40213c:	br	x17

0000000000402140 <close@plt>:
  402140:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402144:	ldr	x17, [x16, #376]
  402148:	add	x16, x16, #0x178
  40214c:	br	x17

0000000000402150 <strrchr@plt>:
  402150:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402154:	ldr	x17, [x16, #384]
  402158:	add	x16, x16, #0x180
  40215c:	br	x17

0000000000402160 <recv@plt>:
  402160:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402164:	ldr	x17, [x16, #392]
  402168:	add	x16, x16, #0x188
  40216c:	br	x17

0000000000402170 <__gmon_start__@plt>:
  402170:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402174:	ldr	x17, [x16, #400]
  402178:	add	x16, x16, #0x190
  40217c:	br	x17

0000000000402180 <abort@plt>:
  402180:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402184:	ldr	x17, [x16, #408]
  402188:	add	x16, x16, #0x198
  40218c:	br	x17

0000000000402190 <feof@plt>:
  402190:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402194:	ldr	x17, [x16, #416]
  402198:	add	x16, x16, #0x1a0
  40219c:	br	x17

00000000004021a0 <puts@plt>:
  4021a0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4021a4:	ldr	x17, [x16, #424]
  4021a8:	add	x16, x16, #0x1a8
  4021ac:	br	x17

00000000004021b0 <strcmp@plt>:
  4021b0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4021b4:	ldr	x17, [x16, #432]
  4021b8:	add	x16, x16, #0x1b0
  4021bc:	br	x17

00000000004021c0 <__ctype_b_loc@plt>:
  4021c0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4021c4:	ldr	x17, [x16, #440]
  4021c8:	add	x16, x16, #0x1b8
  4021cc:	br	x17

00000000004021d0 <strtol@plt>:
  4021d0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4021d4:	ldr	x17, [x16, #448]
  4021d8:	add	x16, x16, #0x1c0
  4021dc:	br	x17

00000000004021e0 <cap_get_proc@plt>:
  4021e0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4021e4:	ldr	x17, [x16, #456]
  4021e8:	add	x16, x16, #0x1c8
  4021ec:	br	x17

00000000004021f0 <fread@plt>:
  4021f0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4021f4:	ldr	x17, [x16, #464]
  4021f8:	add	x16, x16, #0x1d0
  4021fc:	br	x17

0000000000402200 <getline@plt>:
  402200:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402204:	ldr	x17, [x16, #472]
  402208:	add	x16, x16, #0x1d8
  40220c:	br	x17

0000000000402210 <gethostbyaddr@plt>:
  402210:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402214:	ldr	x17, [x16, #480]
  402218:	add	x16, x16, #0x1e0
  40221c:	br	x17

0000000000402220 <statvfs64@plt>:
  402220:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402224:	ldr	x17, [x16, #488]
  402228:	add	x16, x16, #0x1e8
  40222c:	br	x17

0000000000402230 <free@plt>:
  402230:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402234:	ldr	x17, [x16, #496]
  402238:	add	x16, x16, #0x1f0
  40223c:	br	x17

0000000000402240 <inet_pton@plt>:
  402240:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402244:	ldr	x17, [x16, #504]
  402248:	add	x16, x16, #0x1f8
  40224c:	br	x17

0000000000402250 <readdir64@plt>:
  402250:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402254:	ldr	x17, [x16, #512]
  402258:	add	x16, x16, #0x200
  40225c:	br	x17

0000000000402260 <send@plt>:
  402260:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402264:	ldr	x17, [x16, #520]
  402268:	add	x16, x16, #0x208
  40226c:	br	x17

0000000000402270 <strspn@plt>:
  402270:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402274:	ldr	x17, [x16, #528]
  402278:	add	x16, x16, #0x210
  40227c:	br	x17

0000000000402280 <strchr@plt>:
  402280:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402284:	ldr	x17, [x16, #536]
  402288:	add	x16, x16, #0x218
  40228c:	br	x17

0000000000402290 <strtoull@plt>:
  402290:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402294:	ldr	x17, [x16, #544]
  402298:	add	x16, x16, #0x220
  40229c:	br	x17

00000000004022a0 <fwrite@plt>:
  4022a0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4022a4:	ldr	x17, [x16, #552]
  4022a8:	add	x16, x16, #0x228
  4022ac:	br	x17

00000000004022b0 <socket@plt>:
  4022b0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4022b4:	ldr	x17, [x16, #560]
  4022b8:	add	x16, x16, #0x230
  4022bc:	br	x17

00000000004022c0 <fflush@plt>:
  4022c0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4022c4:	ldr	x17, [x16, #568]
  4022c8:	add	x16, x16, #0x238
  4022cc:	br	x17

00000000004022d0 <strcpy@plt>:
  4022d0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4022d4:	ldr	x17, [x16, #576]
  4022d8:	add	x16, x16, #0x240
  4022dc:	br	x17

00000000004022e0 <fopen64@plt>:
  4022e0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4022e4:	ldr	x17, [x16, #584]
  4022e8:	add	x16, x16, #0x248
  4022ec:	br	x17

00000000004022f0 <setns@plt>:
  4022f0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4022f4:	ldr	x17, [x16, #592]
  4022f8:	add	x16, x16, #0x250
  4022fc:	br	x17

0000000000402300 <cap_clear@plt>:
  402300:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402304:	ldr	x17, [x16, #600]
  402308:	add	x16, x16, #0x258
  40230c:	br	x17

0000000000402310 <isatty@plt>:
  402310:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402314:	ldr	x17, [x16, #608]
  402318:	add	x16, x16, #0x260
  40231c:	br	x17

0000000000402320 <sysconf@plt>:
  402320:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402324:	ldr	x17, [x16, #616]
  402328:	add	x16, x16, #0x268
  40232c:	br	x17

0000000000402330 <open64@plt>:
  402330:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402334:	ldr	x17, [x16, #624]
  402338:	add	x16, x16, #0x270
  40233c:	br	x17

0000000000402340 <asctime@plt>:
  402340:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402344:	ldr	x17, [x16, #632]
  402348:	add	x16, x16, #0x278
  40234c:	br	x17

0000000000402350 <cap_free@plt>:
  402350:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402354:	ldr	x17, [x16, #640]
  402358:	add	x16, x16, #0x280
  40235c:	br	x17

0000000000402360 <if_nametoindex@plt>:
  402360:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402364:	ldr	x17, [x16, #648]
  402368:	add	x16, x16, #0x288
  40236c:	br	x17

0000000000402370 <strchrnul@plt>:
  402370:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402374:	ldr	x17, [x16, #656]
  402378:	add	x16, x16, #0x290
  40237c:	br	x17

0000000000402380 <strstr@plt>:
  402380:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402384:	ldr	x17, [x16, #664]
  402388:	add	x16, x16, #0x298
  40238c:	br	x17

0000000000402390 <__isoc99_sscanf@plt>:
  402390:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402394:	ldr	x17, [x16, #672]
  402398:	add	x16, x16, #0x2a0
  40239c:	br	x17

00000000004023a0 <strncpy@plt>:
  4023a0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4023a4:	ldr	x17, [x16, #680]
  4023a8:	add	x16, x16, #0x2a8
  4023ac:	br	x17

00000000004023b0 <strcspn@plt>:
  4023b0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4023b4:	ldr	x17, [x16, #688]
  4023b8:	add	x16, x16, #0x2b0
  4023bc:	br	x17

00000000004023c0 <vfprintf@plt>:
  4023c0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4023c4:	ldr	x17, [x16, #696]
  4023c8:	add	x16, x16, #0x2b8
  4023cc:	br	x17

00000000004023d0 <printf@plt>:
  4023d0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4023d4:	ldr	x17, [x16, #704]
  4023d8:	add	x16, x16, #0x2c0
  4023dc:	br	x17

00000000004023e0 <__assert_fail@plt>:
  4023e0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4023e4:	ldr	x17, [x16, #712]
  4023e8:	add	x16, x16, #0x2c8
  4023ec:	br	x17

00000000004023f0 <__errno_location@plt>:
  4023f0:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  4023f4:	ldr	x17, [x16, #720]
  4023f8:	add	x16, x16, #0x2d0
  4023fc:	br	x17

0000000000402400 <getenv@plt>:
  402400:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402404:	ldr	x17, [x16, #728]
  402408:	add	x16, x16, #0x2d8
  40240c:	br	x17

0000000000402410 <putchar@plt>:
  402410:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402414:	ldr	x17, [x16, #736]
  402418:	add	x16, x16, #0x2e0
  40241c:	br	x17

0000000000402420 <getsockname@plt>:
  402420:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402424:	ldr	x17, [x16, #744]
  402428:	add	x16, x16, #0x2e8
  40242c:	br	x17

0000000000402430 <getservbyname@plt>:
  402430:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402434:	ldr	x17, [x16, #752]
  402438:	add	x16, x16, #0x2f0
  40243c:	br	x17

0000000000402440 <fprintf@plt>:
  402440:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402444:	ldr	x17, [x16, #760]
  402448:	add	x16, x16, #0x2f8
  40244c:	br	x17

0000000000402450 <fgets@plt>:
  402450:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402454:	ldr	x17, [x16, #768]
  402458:	add	x16, x16, #0x300
  40245c:	br	x17

0000000000402460 <inet_ntop@plt>:
  402460:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402464:	ldr	x17, [x16, #776]
  402468:	add	x16, x16, #0x308
  40246c:	br	x17

0000000000402470 <ferror@plt>:
  402470:	adrp	x16, 422000 <ferror@plt+0x1fb90>
  402474:	ldr	x17, [x16, #784]
  402478:	add	x16, x16, #0x310
  40247c:	br	x17

Disassembly of section .text:

0000000000402480 <.text>:
  402480:	mov	x29, #0x0                   	// #0
  402484:	mov	x30, #0x0                   	// #0
  402488:	mov	x5, x0
  40248c:	ldr	x1, [sp]
  402490:	add	x2, sp, #0x8
  402494:	mov	x6, sp
  402498:	movz	x0, #0x0, lsl #48
  40249c:	movk	x0, #0x0, lsl #32
  4024a0:	movk	x0, #0x40, lsl #16
  4024a4:	movk	x0, #0x258c
  4024a8:	movz	x3, #0x0, lsl #48
  4024ac:	movk	x3, #0x0, lsl #32
  4024b0:	movk	x3, #0x40, lsl #16
  4024b4:	movk	x3, #0xed50
  4024b8:	movz	x4, #0x0, lsl #48
  4024bc:	movk	x4, #0x0, lsl #32
  4024c0:	movk	x4, #0x40, lsl #16
  4024c4:	movk	x4, #0xedd0
  4024c8:	bl	402060 <__libc_start_main@plt>
  4024cc:	bl	402180 <abort@plt>
  4024d0:	adrp	x0, 421000 <ferror@plt+0x1eb90>
  4024d4:	ldr	x0, [x0, #4040]
  4024d8:	cbz	x0, 4024e0 <ferror@plt+0x70>
  4024dc:	b	402170 <__gmon_start__@plt>
  4024e0:	ret
  4024e4:	nop
  4024e8:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  4024ec:	add	x0, x0, #0x370
  4024f0:	adrp	x1, 422000 <ferror@plt+0x1fb90>
  4024f4:	add	x1, x1, #0x370
  4024f8:	cmp	x1, x0
  4024fc:	b.eq	402514 <ferror@plt+0xa4>  // b.none
  402500:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402504:	ldr	x1, [x1, #3568]
  402508:	cbz	x1, 402514 <ferror@plt+0xa4>
  40250c:	mov	x16, x1
  402510:	br	x16
  402514:	ret
  402518:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  40251c:	add	x0, x0, #0x370
  402520:	adrp	x1, 422000 <ferror@plt+0x1fb90>
  402524:	add	x1, x1, #0x370
  402528:	sub	x1, x1, x0
  40252c:	lsr	x2, x1, #63
  402530:	add	x1, x2, x1, asr #3
  402534:	cmp	xzr, x1, asr #1
  402538:	asr	x1, x1, #1
  40253c:	b.eq	402554 <ferror@plt+0xe4>  // b.none
  402540:	adrp	x2, 40e000 <ferror@plt+0xbb90>
  402544:	ldr	x2, [x2, #3576]
  402548:	cbz	x2, 402554 <ferror@plt+0xe4>
  40254c:	mov	x16, x2
  402550:	br	x16
  402554:	ret
  402558:	stp	x29, x30, [sp, #-32]!
  40255c:	mov	x29, sp
  402560:	str	x19, [sp, #16]
  402564:	adrp	x19, 422000 <ferror@plt+0x1fb90>
  402568:	ldrb	w0, [x19, #904]
  40256c:	cbnz	w0, 40257c <ferror@plt+0x10c>
  402570:	bl	4024e8 <ferror@plt+0x78>
  402574:	mov	w0, #0x1                   	// #1
  402578:	strb	w0, [x19, #904]
  40257c:	ldr	x19, [sp, #16]
  402580:	ldp	x29, x30, [sp], #32
  402584:	ret
  402588:	b	402518 <ferror@plt+0xa8>
  40258c:	stp	x29, x30, [sp, #-96]!
  402590:	stp	x28, x27, [sp, #16]
  402594:	stp	x26, x25, [sp, #32]
  402598:	stp	x24, x23, [sp, #48]
  40259c:	stp	x22, x21, [sp, #64]
  4025a0:	stp	x20, x19, [sp, #80]
  4025a4:	mov	x29, sp
  4025a8:	sub	sp, sp, #0x340
  4025ac:	mov	x26, x1
  4025b0:	mov	w20, w0
  4025b4:	cmp	w0, #0x2
  4025b8:	b.lt	4028b8 <ferror@plt+0x448>  // b.tstop
  4025bc:	adrp	x21, 40e000 <ferror@plt+0xbb90>
  4025c0:	adrp	x22, 40e000 <ferror@plt+0xbb90>
  4025c4:	adrp	x23, 40e000 <ferror@plt+0xbb90>
  4025c8:	adrp	x24, 40e000 <ferror@plt+0xbb90>
  4025cc:	adrp	x25, 40e000 <ferror@plt+0xbb90>
  4025d0:	add	x21, x21, #0xe00
  4025d4:	add	x22, x22, #0xe03
  4025d8:	add	x23, x23, #0xe09
  4025dc:	add	x24, x24, #0xe12
  4025e0:	add	x25, x25, #0xe19
  4025e4:	adrp	x27, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4025e8:	mov	x19, x26
  4025ec:	ldr	x28, [x19, #8]!
  4025f0:	mov	x1, x21
  4025f4:	mov	x0, x28
  4025f8:	bl	4021b0 <strcmp@plt>
  4025fc:	cbz	w0, 4028c0 <ferror@plt+0x450>
  402600:	ldrb	w8, [x28]
  402604:	cmp	w8, #0x2d
  402608:	b.ne	4028b8 <ferror@plt+0x448>  // b.any
  40260c:	mov	x8, x28
  402610:	ldrb	w9, [x8, #1]!
  402614:	mov	x1, x22
  402618:	cmp	w9, #0x2d
  40261c:	csel	x28, x8, x28, eq  // eq = none
  402620:	mov	x0, x28
  402624:	bl	408e94 <ferror@plt+0x6a24>
  402628:	tbz	w0, #0, 402b60 <ferror@plt+0x6f0>
  40262c:	mov	x0, x28
  402630:	mov	x1, x23
  402634:	bl	408e94 <ferror@plt+0x6a24>
  402638:	tbz	w0, #0, 402af4 <ferror@plt+0x684>
  40263c:	mov	x0, x28
  402640:	mov	x1, x24
  402644:	bl	408e94 <ferror@plt+0x6a24>
  402648:	tbz	w0, #0, 402780 <ferror@plt+0x310>
  40264c:	mov	x0, x28
  402650:	mov	x1, x25
  402654:	bl	408e94 <ferror@plt+0x6a24>
  402658:	tbz	w0, #0, 402780 <ferror@plt+0x310>
  40265c:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402660:	mov	x0, x28
  402664:	add	x1, x1, #0xe25
  402668:	bl	408e94 <ferror@plt+0x6a24>
  40266c:	tbz	w0, #0, 4027a4 <ferror@plt+0x334>
  402670:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402674:	mov	x0, x28
  402678:	add	x1, x1, #0xe2e
  40267c:	bl	408e94 <ferror@plt+0x6a24>
  402680:	tbz	w0, #0, 4027b8 <ferror@plt+0x348>
  402684:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402688:	mov	x0, x28
  40268c:	add	x1, x1, #0xe37
  402690:	bl	408e94 <ferror@plt+0x6a24>
  402694:	tbz	w0, #0, 4027cc <ferror@plt+0x35c>
  402698:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  40269c:	mov	x0, x28
  4026a0:	add	x1, x1, #0xe42
  4026a4:	bl	408e94 <ferror@plt+0x6a24>
  4026a8:	tbz	w0, #0, 4027e0 <ferror@plt+0x370>
  4026ac:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4026b0:	mov	x0, x28
  4026b4:	add	x1, x1, #0xe6d
  4026b8:	bl	4021b0 <strcmp@plt>
  4026bc:	cbz	w0, 402824 <ferror@plt+0x3b4>
  4026c0:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4026c4:	mov	x0, x28
  4026c8:	add	x1, x1, #0xe70
  4026cc:	bl	4021b0 <strcmp@plt>
  4026d0:	cbz	w0, 402844 <ferror@plt+0x3d4>
  4026d4:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4026d8:	mov	x0, x28
  4026dc:	add	x1, x1, #0xe73
  4026e0:	bl	408e94 <ferror@plt+0x6a24>
  4026e4:	tbz	w0, #0, 402854 <ferror@plt+0x3e4>
  4026e8:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4026ec:	mov	x0, x28
  4026f0:	add	x1, x1, #0xe7a
  4026f4:	bl	408e94 <ferror@plt+0x6a24>
  4026f8:	tbz	w0, #0, 402868 <ferror@plt+0x3f8>
  4026fc:	adrp	x1, 422000 <ferror@plt+0x1fb90>
  402700:	mov	x0, x28
  402704:	add	x1, x1, #0x394
  402708:	bl	40bedc <ferror@plt+0x9a6c>
  40270c:	tbnz	w0, #0, 40278c <ferror@plt+0x31c>
  402710:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402714:	mov	x0, x28
  402718:	add	x1, x1, #0xe89
  40271c:	bl	408e94 <ferror@plt+0x6a24>
  402720:	tbz	w0, #0, 40287c <ferror@plt+0x40c>
  402724:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402728:	mov	x0, x28
  40272c:	add	x1, x1, #0xe90
  402730:	bl	408e94 <ferror@plt+0x6a24>
  402734:	tbz	w0, #0, 402890 <ferror@plt+0x420>
  402738:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  40273c:	mov	x0, x28
  402740:	add	x1, x1, #0xe96
  402744:	bl	408e94 <ferror@plt+0x6a24>
  402748:	tbz	w0, #0, 4028a4 <ferror@plt+0x434>
  40274c:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402750:	mov	x0, x28
  402754:	add	x1, x1, #0xe9e
  402758:	bl	408e94 <ferror@plt+0x6a24>
  40275c:	tbnz	w0, #0, 402b08 <ferror@plt+0x698>
  402760:	cmp	w20, #0x2
  402764:	b.le	402b60 <ferror@plt+0x6f0>
  402768:	ldr	x8, [x26, #16]
  40276c:	adrp	x9, 422000 <ferror@plt+0x1fb90>
  402770:	sub	w20, w20, #0x1
  402774:	mov	x26, x19
  402778:	str	x8, [x9, #920]
  40277c:	b	40278c <ferror@plt+0x31c>
  402780:	ldr	w8, [x27, #3696]
  402784:	add	w8, w8, #0x1
  402788:	str	w8, [x27, #3696]
  40278c:	sub	w28, w20, #0x1
  402790:	cmp	w20, #0x2
  402794:	add	x26, x26, #0x8
  402798:	mov	w20, w28
  40279c:	b.gt	4025e8 <ferror@plt+0x178>
  4027a0:	b	4028c8 <ferror@plt+0x458>
  4027a4:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4027a8:	ldr	w8, [x9, #3680]
  4027ac:	add	w8, w8, #0x1
  4027b0:	str	w8, [x9, #3680]
  4027b4:	b	40278c <ferror@plt+0x31c>
  4027b8:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4027bc:	ldr	w8, [x9, #3692]
  4027c0:	add	w8, w8, #0x1
  4027c4:	str	w8, [x9, #3692]
  4027c8:	b	40278c <ferror@plt+0x31c>
  4027cc:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4027d0:	ldr	w8, [x9, #3672]
  4027d4:	add	w8, w8, #0x1
  4027d8:	str	w8, [x9, #3672]
  4027dc:	b	40278c <ferror@plt+0x31c>
  4027e0:	cmp	w20, #0x2
  4027e4:	b.le	402b60 <ferror@plt+0x6f0>
  4027e8:	ldr	x26, [x26, #16]
  4027ec:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4027f0:	add	x1, x1, #0xe4a
  4027f4:	sub	w20, w20, #0x1
  4027f8:	mov	x0, x26
  4027fc:	bl	4021b0 <strcmp@plt>
  402800:	cbz	w0, 402830 <ferror@plt+0x3c0>
  402804:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402808:	mov	x0, x26
  40280c:	add	x1, x1, #0xe4f
  402810:	bl	4021b0 <strcmp@plt>
  402814:	cbnz	w0, 402b28 <ferror@plt+0x6b8>
  402818:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  40281c:	mov	w9, #0xa                   	// #10
  402820:	b	402838 <ferror@plt+0x3c8>
  402824:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402828:	mov	w9, #0x2                   	// #2
  40282c:	b	40284c <ferror@plt+0x3dc>
  402830:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402834:	mov	w9, #0x2                   	// #2
  402838:	str	w9, [x8, #912]
  40283c:	mov	x26, x19
  402840:	b	40278c <ferror@plt+0x31c>
  402844:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402848:	mov	w9, #0xa                   	// #10
  40284c:	str	w9, [x8, #912]
  402850:	b	40278c <ferror@plt+0x31c>
  402854:	ldr	x0, [x26, #16]
  402858:	bl	40b104 <ferror@plt+0x8c94>
  40285c:	cbnz	w0, 402b20 <ferror@plt+0x6b0>
  402860:	sub	w20, w20, #0x1
  402864:	b	40283c <ferror@plt+0x3cc>
  402868:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40286c:	ldr	w8, [x9, #3684]
  402870:	add	w8, w8, #0x1
  402874:	str	w8, [x9, #3684]
  402878:	b	40278c <ferror@plt+0x31c>
  40287c:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c80>
  402880:	ldr	w8, [x9, #3688]
  402884:	add	w8, w8, #0x1
  402888:	str	w8, [x9, #3688]
  40288c:	b	40278c <ferror@plt+0x31c>
  402890:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c80>
  402894:	ldr	w8, [x9, #3676]
  402898:	add	w8, w8, #0x1
  40289c:	str	w8, [x9, #3676]
  4028a0:	b	40278c <ferror@plt+0x31c>
  4028a4:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4028a8:	ldr	w8, [x9, #3712]
  4028ac:	add	w8, w8, #0x1
  4028b0:	str	w8, [x9, #3712]
  4028b4:	b	40278c <ferror@plt+0x31c>
  4028b8:	mov	w28, w20
  4028bc:	b	4028c8 <ferror@plt+0x458>
  4028c0:	sub	w28, w20, #0x1
  4028c4:	mov	x26, x19
  4028c8:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4028cc:	ldr	w8, [x8, #3692]
  4028d0:	adrp	x11, 422000 <ferror@plt+0x1fb90>
  4028d4:	adrp	x12, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4028d8:	ldr	w1, [x12, #3676]
  4028dc:	ldr	w0, [x11, #916]
  4028e0:	adrp	x9, 410000 <ferror@plt+0xdb90>
  4028e4:	adrp	x10, 410000 <ferror@plt+0xdb90>
  4028e8:	add	x9, x9, #0xa81
  4028ec:	add	x10, x10, #0xe3b
  4028f0:	cmp	w8, #0x0
  4028f4:	csel	x8, x10, x9, eq  // eq = none
  4028f8:	adrp	x9, 422000 <ferror@plt+0x1fb90>
  4028fc:	str	x8, [x9, #864]
  402900:	bl	40be30 <ferror@plt+0x99c0>
  402904:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402908:	ldr	x20, [x8, #920]
  40290c:	cbz	x20, 402a00 <ferror@plt+0x590>
  402910:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402914:	add	x1, x1, #0xe01
  402918:	mov	x0, x20
  40291c:	stp	xzr, xzr, [x29, #-24]
  402920:	bl	4021b0 <strcmp@plt>
  402924:	adrp	x22, 422000 <ferror@plt+0x1fb90>
  402928:	cbz	w0, 402944 <ferror@plt+0x4d4>
  40292c:	ldr	x2, [x22, #896]
  402930:	adrp	x1, 410000 <ferror@plt+0xdb90>
  402934:	add	x1, x1, #0xa78
  402938:	mov	x0, x20
  40293c:	bl	401e60 <freopen64@plt>
  402940:	cbz	x0, 402ab8 <ferror@plt+0x648>
  402944:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  402948:	add	x0, x0, #0x328
  40294c:	mov	w1, wzr
  402950:	bl	40ce2c <ferror@plt+0xa9bc>
  402954:	tbnz	w0, #31, 402a94 <ferror@plt+0x624>
  402958:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  40295c:	add	x0, x0, #0x328
  402960:	bl	40cbdc <ferror@plt+0xa76c>
  402964:	ldr	x2, [x22, #896]
  402968:	adrp	x23, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40296c:	sub	x0, x29, #0x10
  402970:	sub	x1, x29, #0x18
  402974:	str	wzr, [x23, #3700]
  402978:	bl	409b00 <ferror@plt+0x7690>
  40297c:	cmn	x0, #0x1
  402980:	b.eq	402a54 <ferror@plt+0x5e4>  // b.none
  402984:	adrp	x21, 40f000 <ferror@plt+0xcb90>
  402988:	mov	w19, wzr
  40298c:	adrp	x24, 422000 <ferror@plt+0x1fb90>
  402990:	add	x21, x21, #0x41
  402994:	adrp	x25, 426000 <stdin@@GLIBC_2.17+0x3c80>
  402998:	ldur	x0, [x29, #-16]
  40299c:	add	x1, sp, #0x8
  4029a0:	mov	w2, #0x64                  	// #100
  4029a4:	bl	409ca8 <ferror@plt+0x7838>
  4029a8:	cbz	w0, 4029c0 <ferror@plt+0x550>
  4029ac:	mov	w1, w0
  4029b0:	ldr	x0, [sp, #8]
  4029b4:	add	x2, sp, #0x8
  4029b8:	bl	402b90 <ferror@plt+0x720>
  4029bc:	cbnz	w0, 4029dc <ferror@plt+0x56c>
  4029c0:	ldr	x2, [x22, #896]
  4029c4:	sub	x0, x29, #0x10
  4029c8:	sub	x1, x29, #0x18
  4029cc:	bl	409b00 <ferror@plt+0x7690>
  4029d0:	cmn	x0, #0x1
  4029d4:	b.ne	402998 <ferror@plt+0x528>  // b.any
  4029d8:	b	402a58 <ferror@plt+0x5e8>
  4029dc:	ldr	x0, [x24, #880]
  4029e0:	ldr	w3, [x23, #3700]
  4029e4:	mov	x1, x21
  4029e8:	mov	x2, x20
  4029ec:	bl	402440 <fprintf@plt>
  4029f0:	ldr	w8, [x25, #3688]
  4029f4:	cbz	w8, 402aec <ferror@plt+0x67c>
  4029f8:	mov	w19, #0x1                   	// #1
  4029fc:	b	4029c0 <ferror@plt+0x550>
  402a00:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  402a04:	add	x0, x0, #0x328
  402a08:	mov	w1, wzr
  402a0c:	bl	40ce2c <ferror@plt+0xa9bc>
  402a10:	tbnz	w0, #31, 402b4c <ferror@plt+0x6dc>
  402a14:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  402a18:	add	x0, x0, #0x328
  402a1c:	bl	40cbdc <ferror@plt+0xa76c>
  402a20:	cmp	w28, #0x2
  402a24:	b.lt	402b54 <ferror@plt+0x6e4>  // b.tstop
  402a28:	ldr	x0, [x26, #8]!
  402a2c:	sub	w1, w28, #0x1
  402a30:	mov	x2, x26
  402a34:	add	sp, sp, #0x340
  402a38:	ldp	x20, x19, [sp, #80]
  402a3c:	ldp	x22, x21, [sp, #64]
  402a40:	ldp	x24, x23, [sp, #48]
  402a44:	ldp	x26, x25, [sp, #32]
  402a48:	ldp	x28, x27, [sp, #16]
  402a4c:	ldp	x29, x30, [sp], #96
  402a50:	b	402b90 <ferror@plt+0x720>
  402a54:	mov	w19, wzr
  402a58:	ldur	x0, [x29, #-16]
  402a5c:	cbz	x0, 402a64 <ferror@plt+0x5f4>
  402a60:	bl	402230 <free@plt>
  402a64:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  402a68:	add	x0, x0, #0x328
  402a6c:	bl	40cc5c <ferror@plt+0xa7ec>
  402a70:	mov	w0, w19
  402a74:	add	sp, sp, #0x340
  402a78:	ldp	x20, x19, [sp, #80]
  402a7c:	ldp	x22, x21, [sp, #64]
  402a80:	ldp	x24, x23, [sp, #48]
  402a84:	ldp	x26, x25, [sp, #32]
  402a88:	ldp	x28, x27, [sp, #16]
  402a8c:	ldp	x29, x30, [sp], #96
  402a90:	ret
  402a94:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402a98:	ldr	x3, [x8, #880]
  402a9c:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  402aa0:	add	x0, x0, #0x2a
  402aa4:	mov	w1, #0x16                  	// #22
  402aa8:	mov	w2, #0x1                   	// #1
  402aac:	mov	w19, #0x1                   	// #1
  402ab0:	bl	4022a0 <fwrite@plt>
  402ab4:	b	402a70 <ferror@plt+0x600>
  402ab8:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402abc:	ldr	x19, [x8, #880]
  402ac0:	bl	4023f0 <__errno_location@plt>
  402ac4:	ldr	w0, [x0]
  402ac8:	bl	402130 <strerror@plt>
  402acc:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  402ad0:	mov	x3, x0
  402ad4:	add	x1, x1, #0x3
  402ad8:	mov	x0, x19
  402adc:	mov	x2, x20
  402ae0:	bl	402440 <fprintf@plt>
  402ae4:	mov	w19, #0x1                   	// #1
  402ae8:	b	402a70 <ferror@plt+0x600>
  402aec:	mov	w19, #0x1                   	// #1
  402af0:	b	402a58 <ferror@plt+0x5e8>
  402af4:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  402af8:	add	x0, x0, #0x98
  402afc:	bl	4021a0 <puts@plt>
  402b00:	mov	w0, wzr
  402b04:	bl	401eb0 <exit@plt>
  402b08:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402b0c:	ldr	x0, [x8, #880]
  402b10:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402b14:	add	x1, x1, #0xea5
  402b18:	mov	x2, x28
  402b1c:	bl	402440 <fprintf@plt>
  402b20:	mov	w0, #0xffffffff            	// #-1
  402b24:	bl	401eb0 <exit@plt>
  402b28:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  402b2c:	add	x1, x1, #0xe04
  402b30:	mov	x0, x26
  402b34:	bl	4021b0 <strcmp@plt>
  402b38:	cbz	w0, 402b60 <ferror@plt+0x6f0>
  402b3c:	adrp	x0, 40e000 <ferror@plt+0xbb90>
  402b40:	add	x0, x0, #0xe55
  402b44:	mov	x1, x26
  402b48:	bl	408c58 <ferror@plt+0x67e8>
  402b4c:	mov	w0, #0x1                   	// #1
  402b50:	bl	401eb0 <exit@plt>
  402b54:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  402b58:	add	x0, x0, #0x328
  402b5c:	bl	40cc5c <ferror@plt+0xa7ec>
  402b60:	bl	402b64 <ferror@plt+0x6f4>
  402b64:	stp	x29, x30, [sp, #-16]!
  402b68:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402b6c:	ldr	x3, [x8, #880]
  402b70:	adrp	x0, 40e000 <ferror@plt+0xbb90>
  402b74:	add	x0, x0, #0xed1
  402b78:	mov	w1, #0x131                 	// #305
  402b7c:	mov	w2, #0x1                   	// #1
  402b80:	mov	x29, sp
  402b84:	bl	4022a0 <fwrite@plt>
  402b88:	mov	w0, #0xffffffff            	// #-1
  402b8c:	bl	401eb0 <exit@plt>
  402b90:	stp	x29, x30, [sp, #-48]!
  402b94:	stp	x22, x21, [sp, #16]
  402b98:	mov	w21, w1
  402b9c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  402ba0:	adrp	x22, 40f000 <ferror@plt+0xcb90>
  402ba4:	stp	x20, x19, [sp, #32]
  402ba8:	mov	x20, x2
  402bac:	mov	x19, x0
  402bb0:	add	x1, x1, #0xe06
  402bb4:	add	x22, x22, #0xc0
  402bb8:	mov	x29, sp
  402bbc:	mov	x0, x19
  402bc0:	bl	408e94 <ferror@plt+0x6a24>
  402bc4:	tbz	w0, #0, 402bfc <ferror@plt+0x78c>
  402bc8:	ldr	x1, [x22], #16
  402bcc:	cbnz	x1, 402bbc <ferror@plt+0x74c>
  402bd0:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402bd4:	ldr	x0, [x8, #880]
  402bd8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  402bdc:	add	x1, x1, #0x57
  402be0:	mov	x2, x19
  402be4:	bl	402440 <fprintf@plt>
  402be8:	ldp	x20, x19, [sp, #32]
  402bec:	ldp	x22, x21, [sp, #16]
  402bf0:	mov	w0, #0xffffffff            	// #-1
  402bf4:	ldp	x29, x30, [sp], #48
  402bf8:	ret
  402bfc:	ldur	x2, [x22, #-8]
  402c00:	sub	w0, w21, #0x1
  402c04:	add	x1, x20, #0x8
  402c08:	ldp	x20, x19, [sp, #32]
  402c0c:	ldp	x22, x21, [sp, #16]
  402c10:	ldp	x29, x30, [sp], #48
  402c14:	br	x2
  402c18:	stp	x29, x30, [sp, #-16]!
  402c1c:	mov	x29, sp
  402c20:	bl	402b64 <ferror@plt+0x6f4>
  402c24:	sub	sp, sp, #0xf0
  402c28:	stp	x29, x30, [sp, #176]
  402c2c:	stp	x24, x23, [sp, #192]
  402c30:	stp	x22, x21, [sp, #208]
  402c34:	stp	x20, x19, [sp, #224]
  402c38:	ldrh	w3, [x0, #4]
  402c3c:	ldr	w2, [x0]
  402c40:	mov	x20, x0
  402c44:	add	x29, sp, #0xb0
  402c48:	and	w8, w3, #0xfffe
  402c4c:	cmp	w8, #0x1c
  402c50:	b.ne	402eb8 <ferror@plt+0xa48>  // b.any
  402c54:	subs	w3, w2, #0x1c
  402c58:	b.mi	402ed4 <ferror@plt+0xa64>  // b.first
  402c5c:	ldrb	w8, [x20, #16]
  402c60:	cmp	w8, #0x7
  402c64:	b.ne	4031c8 <ferror@plt+0xd58>  // b.any
  402c68:	adrp	x24, 422000 <ferror@plt+0x1fb90>
  402c6c:	ldr	w8, [x24, #928]
  402c70:	mov	x19, x1
  402c74:	cbz	w8, 402c84 <ferror@plt+0x814>
  402c78:	ldr	w9, [x20, #20]
  402c7c:	cmp	w8, w9
  402c80:	b.ne	4031c8 <ferror@plt+0xd58>  // b.any
  402c84:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402c88:	ldr	w8, [x8, #932]
  402c8c:	cbz	w8, 402c9c <ferror@plt+0x82c>
  402c90:	ldrh	w9, [x20, #24]
  402c94:	tst	w8, w9
  402c98:	b.eq	4031c8 <ferror@plt+0xd58>  // b.none
  402c9c:	add	x2, x20, #0x1c
  402ca0:	add	x0, sp, #0x48
  402ca4:	mov	w1, #0xc                   	// #12
  402ca8:	bl	40e9f8 <ferror@plt+0xc588>
  402cac:	ldr	x8, [sp, #112]
  402cb0:	cbz	x8, 402cbc <ferror@plt+0x84c>
  402cb4:	ldrh	w21, [x8, #4]
  402cb8:	b	402cc0 <ferror@plt+0x850>
  402cbc:	mov	w21, wzr
  402cc0:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402cc4:	ldr	w8, [x8, #936]
  402cc8:	cbz	w8, 402cd4 <ferror@plt+0x864>
  402ccc:	cmp	w8, w21
  402cd0:	b.ne	4031c8 <ferror@plt+0xd58>  // b.any
  402cd4:	mov	x0, xzr
  402cd8:	bl	40b68c <ferror@plt+0x921c>
  402cdc:	ldrh	w8, [x20, #4]
  402ce0:	cmp	w8, #0x1d
  402ce4:	b.ne	402d08 <ferror@plt+0x898>  // b.any
  402ce8:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402cec:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402cf0:	add	x2, x2, #0x15b
  402cf4:	add	x3, x3, #0x163
  402cf8:	mov	w0, #0x4                   	// #4
  402cfc:	mov	w1, #0x6                   	// #6
  402d00:	mov	w4, #0x1                   	// #1
  402d04:	bl	40bbf4 <ferror@plt+0x9784>
  402d08:	ldr	x22, [sp, #88]
  402d0c:	cbz	x22, 402d58 <ferror@plt+0x8e8>
  402d10:	ldrh	w8, [x22], #4
  402d14:	ldr	w0, [x20, #20]
  402d18:	sub	w23, w8, #0x4
  402d1c:	bl	40aafc <ferror@plt+0x868c>
  402d20:	mov	w2, w0
  402d24:	add	x3, sp, #0x8
  402d28:	mov	w4, #0x40                  	// #64
  402d2c:	mov	x0, x22
  402d30:	mov	w1, w23
  402d34:	bl	40aec0 <ferror@plt+0x8a50>
  402d38:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402d3c:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402d40:	mov	x4, x0
  402d44:	add	x2, x2, #0x16c
  402d48:	add	x3, x3, #0x1d7
  402d4c:	mov	w0, #0x4                   	// #4
  402d50:	mov	w1, #0x1                   	// #1
  402d54:	bl	40bb7c <ferror@plt+0x970c>
  402d58:	ldr	w8, [x24, #928]
  402d5c:	cbnz	w8, 402d8c <ferror@plt+0x91c>
  402d60:	ldr	w0, [x20, #20]
  402d64:	cbz	w0, 402d8c <ferror@plt+0x91c>
  402d68:	bl	40a914 <ferror@plt+0x84a4>
  402d6c:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402d70:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402d74:	mov	x4, x0
  402d78:	add	x2, x2, #0x170
  402d7c:	add	x3, x3, #0x177
  402d80:	mov	w0, #0x4                   	// #4
  402d84:	mov	w1, wzr
  402d88:	bl	40bb7c <ferror@plt+0x970c>
  402d8c:	ldr	x2, [sp, #80]
  402d90:	cbz	x2, 402de0 <ferror@plt+0x970>
  402d94:	ldrh	w8, [x2], #4
  402d98:	mov	w9, #0x2                   	// #2
  402d9c:	mov	w10, #0xa                   	// #10
  402da0:	cmp	w8, #0x14
  402da4:	csel	w22, w10, w9, eq  // eq = none
  402da8:	sub	w1, w8, #0x4
  402dac:	mov	w0, w22
  402db0:	bl	409560 <ferror@plt+0x70f0>
  402db4:	mov	x23, x0
  402db8:	mov	w0, w22
  402dbc:	bl	40c0f8 <ferror@plt+0x9c88>
  402dc0:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402dc4:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402dc8:	mov	w1, w0
  402dcc:	add	x2, x2, #0x17f
  402dd0:	add	x3, x3, #0x183
  402dd4:	mov	w0, #0x4                   	// #4
  402dd8:	mov	x4, x23
  402ddc:	bl	40bb7c <ferror@plt+0x970c>
  402de0:	cbz	w21, 402e04 <ferror@plt+0x994>
  402de4:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402de8:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402dec:	add	x2, x2, #0x8b
  402df0:	add	x3, x3, #0x18b
  402df4:	mov	w0, #0x4                   	// #4
  402df8:	mov	w1, #0x6                   	// #6
  402dfc:	mov	w4, w21
  402e00:	bl	40b90c <ferror@plt+0x949c>
  402e04:	ldr	x8, [sp, #120]
  402e08:	cbz	x8, 402e34 <ferror@plt+0x9c4>
  402e0c:	ldrh	w8, [x8, #4]
  402e10:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402e14:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402e18:	add	x2, x2, #0x979
  402e1c:	rev	w8, w8
  402e20:	lsr	w4, w8, #16
  402e24:	add	x3, x3, #0x195
  402e28:	mov	w0, #0x4                   	// #4
  402e2c:	mov	w1, #0x6                   	// #6
  402e30:	bl	40b90c <ferror@plt+0x949c>
  402e34:	ldr	x8, [sp, #128]
  402e38:	cbz	x8, 402e5c <ferror@plt+0x9ec>
  402e3c:	ldr	w4, [x8, #4]
  402e40:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402e44:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402e48:	add	x2, x2, #0x1a2
  402e4c:	add	x3, x3, #0x1aa
  402e50:	mov	w0, #0x4                   	// #4
  402e54:	mov	w1, #0x6                   	// #6
  402e58:	bl	40b90c <ferror@plt+0x949c>
  402e5c:	ldr	x8, [sp, #160]
  402e60:	cbz	x8, 402e84 <ferror@plt+0xa14>
  402e64:	ldr	w4, [x8, #4]
  402e68:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402e6c:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402e70:	add	x2, x2, #0x19e
  402e74:	add	x3, x3, #0x1a6
  402e78:	mov	w0, #0x4                   	// #4
  402e7c:	mov	w1, #0x6                   	// #6
  402e80:	bl	40b90c <ferror@plt+0x949c>
  402e84:	ldr	x8, [sp, #136]
  402e88:	cbz	x8, 402f1c <ferror@plt+0xaac>
  402e8c:	ldr	x9, [sp, #152]
  402e90:	ldr	w4, [x8, #4]
  402e94:	cbz	x9, 402ef4 <ferror@plt+0xa84>
  402e98:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402e9c:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402ea0:	add	x2, x2, #0x1b2
  402ea4:	add	x3, x3, #0x1bd
  402ea8:	mov	w0, #0x4                   	// #4
  402eac:	mov	w1, #0x6                   	// #6
  402eb0:	bl	40b90c <ferror@plt+0x949c>
  402eb4:	b	402f1c <ferror@plt+0xaac>
  402eb8:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402ebc:	ldr	x0, [x8, #880]
  402ec0:	ldrh	w4, [x20, #6]
  402ec4:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  402ec8:	add	x1, x1, #0x120
  402ecc:	bl	402440 <fprintf@plt>
  402ed0:	b	4031c8 <ferror@plt+0xd58>
  402ed4:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  402ed8:	ldr	x0, [x8, #880]
  402edc:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  402ee0:	add	x1, x1, #0x142
  402ee4:	mov	w2, w3
  402ee8:	bl	402440 <fprintf@plt>
  402eec:	mov	w0, #0xffffffff            	// #-1
  402ef0:	b	4031cc <ferror@plt+0xd5c>
  402ef4:	mov	w0, w4
  402ef8:	bl	40a914 <ferror@plt+0x84a4>
  402efc:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402f00:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402f04:	mov	x4, x0
  402f08:	add	x2, x2, #0x1cd
  402f0c:	add	x3, x3, #0x1d3
  402f10:	mov	w0, #0x4                   	// #4
  402f14:	mov	w1, #0x6                   	// #6
  402f18:	bl	40bb7c <ferror@plt+0x970c>
  402f1c:	ldr	x8, [sp, #152]
  402f20:	cbz	x8, 402f44 <ferror@plt+0xad4>
  402f24:	ldr	w4, [x8, #4]
  402f28:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402f2c:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  402f30:	add	x2, x2, #0x1db
  402f34:	add	x3, x3, #0x1e7
  402f38:	mov	w0, #0x4                   	// #4
  402f3c:	mov	w1, #0x6                   	// #6
  402f40:	bl	40b90c <ferror@plt+0x949c>
  402f44:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  402f48:	ldr	w8, [x8, #3696]
  402f4c:	cbz	w8, 402fec <ferror@plt+0xb7c>
  402f50:	ldr	x21, [sp, #96]
  402f54:	cbz	x21, 402fec <ferror@plt+0xb7c>
  402f58:	adrp	x22, 422000 <ferror@plt+0x1fb90>
  402f5c:	ldr	w8, [x22, #940]
  402f60:	cbnz	w8, 402f7c <ferror@plt+0xb0c>
  402f64:	adrp	x23, 426000 <stdin@@GLIBC_2.17+0x3c80>
  402f68:	ldr	w0, [x23, #3720]
  402f6c:	cbnz	w0, 402f78 <ferror@plt+0xb08>
  402f70:	bl	4090f4 <ferror@plt+0x6c84>
  402f74:	str	w0, [x23, #3720]
  402f78:	str	w0, [x22, #940]
  402f7c:	bl	40b66c <ferror@plt+0x91fc>
  402f80:	ldr	w9, [x21, #8]
  402f84:	ldr	w8, [x22, #940]
  402f88:	udiv	w4, w9, w8
  402f8c:	tbz	w0, #0, 402fd0 <ferror@plt+0xb60>
  402f90:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402f94:	add	x2, x2, #0x262
  402f98:	mov	w0, #0x2                   	// #2
  402f9c:	mov	w1, #0x6                   	// #6
  402fa0:	mov	x3, xzr
  402fa4:	bl	40b90c <ferror@plt+0x949c>
  402fa8:	ldr	w8, [x21, #12]
  402fac:	ldr	w9, [x22, #940]
  402fb0:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  402fb4:	add	x2, x2, #0x267
  402fb8:	mov	w0, #0x2                   	// #2
  402fbc:	udiv	w4, w8, w9
  402fc0:	mov	w1, #0x6                   	// #6
  402fc4:	mov	x3, xzr
  402fc8:	bl	40b90c <ferror@plt+0x949c>
  402fcc:	b	402fec <ferror@plt+0xb7c>
  402fd0:	ldr	w9, [x21, #12]
  402fd4:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  402fd8:	add	x1, x1, #0x26f
  402fdc:	mov	x0, x19
  402fe0:	udiv	w3, w9, w8
  402fe4:	mov	w2, w4
  402fe8:	bl	402440 <fprintf@plt>
  402fec:	ldrb	w21, [x20, #26]
  402ff0:	bl	40b66c <ferror@plt+0x91fc>
  402ff4:	adrp	x8, 410000 <ferror@plt+0xdb90>
  402ff8:	adrp	x9, 40f000 <ferror@plt+0xcb90>
  402ffc:	add	x8, x8, #0xe3c
  403000:	add	x9, x9, #0x27b
  403004:	tst	w0, #0x1
  403008:	csel	x1, x9, x8, ne  // ne = any
  40300c:	mov	w0, #0x2                   	// #2
  403010:	bl	40b6e8 <ferror@plt+0x9278>
  403014:	tbnz	w21, #1, 4030b8 <ferror@plt+0xc48>
  403018:	tbnz	w21, #7, 4030dc <ferror@plt+0xc6c>
  40301c:	tbnz	w21, #4, 403100 <ferror@plt+0xc90>
  403020:	tbnz	w21, #5, 403124 <ferror@plt+0xcb4>
  403024:	tbnz	w21, #2, 403148 <ferror@plt+0xcd8>
  403028:	tbz	w21, #6, 40304c <ferror@plt+0xbdc>
  40302c:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  403030:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  403034:	add	x3, x3, #0x1d7
  403038:	add	x4, x4, #0x2a2
  40303c:	mov	w0, #0x4                   	// #4
  403040:	mov	w1, #0x6                   	// #6
  403044:	mov	x2, xzr
  403048:	bl	40bb7c <ferror@plt+0x970c>
  40304c:	mov	w0, #0x2                   	// #2
  403050:	mov	x1, xzr
  403054:	bl	40b758 <ferror@plt+0x92e8>
  403058:	ldr	x8, [sp, #144]
  40305c:	cbz	x8, 403088 <ferror@plt+0xc18>
  403060:	ldr	w0, [x8, #4]
  403064:	bl	40a914 <ferror@plt+0x84a4>
  403068:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  40306c:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  403070:	mov	x4, x0
  403074:	add	x2, x2, #0x1f8
  403078:	add	x3, x3, #0x1ff
  40307c:	mov	w0, #0x4                   	// #4
  403080:	mov	w1, #0x6                   	// #6
  403084:	bl	40bb7c <ferror@plt+0x970c>
  403088:	ldrh	w2, [x20, #24]
  40308c:	tbnz	w2, #7, 403170 <ferror@plt+0xd00>
  403090:	tbnz	w2, #6, 40317c <ferror@plt+0xd0c>
  403094:	tbnz	w2, #2, 403188 <ferror@plt+0xd18>
  403098:	tbnz	w2, #1, 403194 <ferror@plt+0xd24>
  40309c:	adrp	x20, 422000 <ferror@plt+0x1fb90>
  4030a0:	add	x20, x20, #0x3b0
  4030a4:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4030a8:	add	x1, x1, #0x2c0
  4030ac:	mov	x0, x20
  4030b0:	bl	401f50 <sprintf@plt>
  4030b4:	b	40319c <ferror@plt+0xd2c>
  4030b8:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  4030bc:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  4030c0:	add	x3, x3, #0x1d7
  4030c4:	add	x4, x4, #0x281
  4030c8:	mov	w0, #0x4                   	// #4
  4030cc:	mov	w1, #0x6                   	// #6
  4030d0:	mov	x2, xzr
  4030d4:	bl	40bb7c <ferror@plt+0x970c>
  4030d8:	tbz	w21, #7, 40301c <ferror@plt+0xbac>
  4030dc:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  4030e0:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  4030e4:	add	x3, x3, #0x1d7
  4030e8:	add	x4, x4, #0x286
  4030ec:	mov	w0, #0x4                   	// #4
  4030f0:	mov	w1, #0x6                   	// #6
  4030f4:	mov	x2, xzr
  4030f8:	bl	40bb7c <ferror@plt+0x970c>
  4030fc:	tbz	w21, #4, 403020 <ferror@plt+0xbb0>
  403100:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  403104:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  403108:	add	x3, x3, #0x1d7
  40310c:	add	x4, x4, #0x28d
  403110:	mov	w0, #0x4                   	// #4
  403114:	mov	w1, #0x6                   	// #6
  403118:	mov	x2, xzr
  40311c:	bl	40bb7c <ferror@plt+0x970c>
  403120:	tbz	w21, #5, 403024 <ferror@plt+0xbb4>
  403124:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  403128:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  40312c:	add	x3, x3, #0x1d7
  403130:	add	x4, x4, #0x29a
  403134:	mov	w0, #0x4                   	// #4
  403138:	mov	w1, #0x6                   	// #6
  40313c:	mov	x2, xzr
  403140:	bl	40bb7c <ferror@plt+0x970c>
  403144:	tbz	w21, #2, 403028 <ferror@plt+0xbb8>
  403148:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  40314c:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  403150:	add	x3, x3, #0x1d7
  403154:	add	x4, x4, #0x1f8
  403158:	mov	w0, #0x4                   	// #4
  40315c:	mov	w1, #0x6                   	// #6
  403160:	mov	x2, xzr
  403164:	bl	40bb7c <ferror@plt+0x970c>
  403168:	tbnz	w21, #6, 40302c <ferror@plt+0xbbc>
  40316c:	b	40304c <ferror@plt+0xbdc>
  403170:	adrp	x20, 40f000 <ferror@plt+0xcb90>
  403174:	add	x20, x20, #0x2a9
  403178:	b	40319c <ferror@plt+0xd2c>
  40317c:	adrp	x20, 40f000 <ferror@plt+0xcb90>
  403180:	add	x20, x20, #0x2b3
  403184:	b	40319c <ferror@plt+0xd2c>
  403188:	adrp	x20, 40f000 <ferror@plt+0xcb90>
  40318c:	add	x20, x20, #0x2ba
  403190:	b	40319c <ferror@plt+0xd2c>
  403194:	adrp	x20, 410000 <ferror@plt+0xdb90>
  403198:	add	x20, x20, #0xe3c
  40319c:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  4031a0:	adrp	x3, 410000 <ferror@plt+0xdb90>
  4031a4:	add	x2, x2, #0x40a
  4031a8:	add	x3, x3, #0x832
  4031ac:	mov	w0, #0x4                   	// #4
  4031b0:	mov	w1, #0x6                   	// #6
  4031b4:	mov	x4, x20
  4031b8:	bl	40bb7c <ferror@plt+0x970c>
  4031bc:	bl	40b6d4 <ferror@plt+0x9264>
  4031c0:	mov	x0, x19
  4031c4:	bl	4022c0 <fflush@plt>
  4031c8:	mov	w0, wzr
  4031cc:	ldp	x20, x19, [sp, #224]
  4031d0:	ldp	x22, x21, [sp, #208]
  4031d4:	ldp	x24, x23, [sp, #192]
  4031d8:	ldp	x29, x30, [sp, #176]
  4031dc:	add	sp, sp, #0xf0
  4031e0:	ret
  4031e4:	stp	x29, x30, [sp, #-96]!
  4031e8:	stp	x28, x27, [sp, #16]
  4031ec:	stp	x26, x25, [sp, #32]
  4031f0:	stp	x24, x23, [sp, #48]
  4031f4:	stp	x22, x21, [sp, #64]
  4031f8:	stp	x20, x19, [sp, #80]
  4031fc:	mov	x29, sp
  403200:	sub	sp, sp, #0x460
  403204:	mov	w22, w0
  403208:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  40320c:	add	x0, x0, #0x328
  403210:	mov	x28, x1
  403214:	bl	40ac8c <ferror@plt+0x881c>
  403218:	subs	w19, w22, #0x1
  40321c:	b.lt	4032cc <ferror@plt+0xe5c>  // b.tstop
  403220:	ldr	x0, [x28]
  403224:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403228:	add	x1, x1, #0x20a
  40322c:	bl	408e94 <ferror@plt+0x6a24>
  403230:	tbz	w0, #0, 4032f4 <ferror@plt+0xe84>
  403234:	ldr	x0, [x28]
  403238:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40323c:	add	x1, x1, #0x20e
  403240:	bl	408e94 <ferror@plt+0x6a24>
  403244:	tbz	w0, #0, 403304 <ferror@plt+0xe94>
  403248:	ldr	x0, [x28]
  40324c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403250:	add	x1, x1, #0x215
  403254:	bl	408e94 <ferror@plt+0x6a24>
  403258:	tbz	w0, #0, 403314 <ferror@plt+0xea4>
  40325c:	ldr	x0, [x28]
  403260:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403264:	add	x1, x1, #0x21d
  403268:	bl	408e94 <ferror@plt+0x6a24>
  40326c:	tbz	w0, #0, 403324 <ferror@plt+0xeb4>
  403270:	ldr	x0, [x28]
  403274:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403278:	add	x1, x1, #0x224
  40327c:	bl	408e94 <ferror@plt+0x6a24>
  403280:	tbz	w0, #0, 403354 <ferror@plt+0xee4>
  403284:	ldr	x0, [x28]
  403288:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40328c:	add	x1, x1, #0xfc3
  403290:	bl	408e94 <ferror@plt+0x6a24>
  403294:	tbz	w0, #0, 4032c0 <ferror@plt+0xe50>
  403298:	ldr	x0, [x28]
  40329c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4032a0:	add	x1, x1, #0x228
  4032a4:	bl	408e94 <ferror@plt+0x6a24>
  4032a8:	tbz	w0, #0, 4032c0 <ferror@plt+0xe50>
  4032ac:	ldr	x0, [x28]
  4032b0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4032b4:	add	x1, x1, #0x22c
  4032b8:	bl	408e94 <ferror@plt+0x6a24>
  4032bc:	tbnz	w0, #0, 403734 <ferror@plt+0x12c4>
  4032c0:	add	x1, x28, #0x8
  4032c4:	mov	w0, w19
  4032c8:	b	4032d4 <ferror@plt+0xe64>
  4032cc:	mov	w0, wzr
  4032d0:	mov	x1, xzr
  4032d4:	add	sp, sp, #0x460
  4032d8:	ldp	x20, x19, [sp, #80]
  4032dc:	ldp	x22, x21, [sp, #64]
  4032e0:	ldp	x24, x23, [sp, #48]
  4032e4:	ldp	x26, x25, [sp, #32]
  4032e8:	ldp	x28, x27, [sp, #16]
  4032ec:	ldp	x29, x30, [sp], #96
  4032f0:	b	403dd0 <ferror@plt+0x1960>
  4032f4:	add	x3, x28, #0x8
  4032f8:	mov	w0, #0x1c                  	// #28
  4032fc:	mov	w1, #0x600                 	// #1536
  403300:	b	403330 <ferror@plt+0xec0>
  403304:	add	x3, x28, #0x8
  403308:	mov	w0, #0x1c                  	// #28
  40330c:	mov	w1, #0xc00                 	// #3072
  403310:	b	403330 <ferror@plt+0xec0>
  403314:	add	x3, x28, #0x8
  403318:	mov	w0, #0x1c                  	// #28
  40331c:	mov	w1, #0x500                 	// #1280
  403320:	b	403330 <ferror@plt+0xec0>
  403324:	add	x3, x28, #0x8
  403328:	mov	w0, #0x1d                  	// #29
  40332c:	mov	w1, wzr
  403330:	mov	w2, w19
  403334:	add	sp, sp, #0x460
  403338:	ldp	x20, x19, [sp, #80]
  40333c:	ldp	x22, x21, [sp, #64]
  403340:	ldp	x24, x23, [sp, #48]
  403344:	ldp	x26, x25, [sp, #32]
  403348:	ldp	x28, x27, [sp, #16]
  40334c:	ldp	x29, x30, [sp], #96
  403350:	b	40376c <ferror@plt+0x12fc>
  403354:	add	x8, sp, #0x38
  403358:	add	x0, x8, #0x8
  40335c:	mov	w2, #0x414                 	// #1044
  403360:	mov	w1, wzr
  403364:	bl	402090 <memset@plt>
  403368:	mov	x8, #0x1c                  	// #28
  40336c:	movk	x8, #0x1e, lsl #32
  403370:	movk	x8, #0x1, lsl #48
  403374:	mov	w9, #0x7                   	// #7
  403378:	cmp	w22, #0x2
  40337c:	str	x8, [sp, #56]
  403380:	strb	w9, [sp, #72]
  403384:	b.lt	403660 <ferror@plt+0x11f0>  // b.tstop
  403388:	adrp	x24, 40f000 <ferror@plt+0xcb90>
  40338c:	adrp	x25, 40f000 <ferror@plt+0xcb90>
  403390:	adrp	x26, 40f000 <ferror@plt+0xcb90>
  403394:	mov	x20, xzr
  403398:	mov	x21, #0xffffffffffffffff    	// #-1
  40339c:	mov	w8, #0xffff                	// #65535
  4033a0:	add	x24, x24, #0x37b
  4033a4:	add	x25, x25, #0x2ca
  4033a8:	add	x26, x26, #0x382
  4033ac:	mov	x27, x28
  4033b0:	stp	xzr, xzr, [sp, #16]
  4033b4:	str	w8, [sp, #12]
  4033b8:	ldr	x23, [x27, #8]!
  4033bc:	mov	x1, x24
  4033c0:	mov	x0, x23
  4033c4:	bl	4021b0 <strcmp@plt>
  4033c8:	cbz	w0, 403494 <ferror@plt+0x1024>
  4033cc:	mov	x0, x23
  4033d0:	mov	x1, x25
  4033d4:	bl	4021b0 <strcmp@plt>
  4033d8:	cbz	w0, 403494 <ferror@plt+0x1024>
  4033dc:	mov	x0, x23
  4033e0:	mov	x1, x26
  4033e4:	bl	4021b0 <strcmp@plt>
  4033e8:	cbz	w0, 4034b8 <ferror@plt+0x1048>
  4033ec:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4033f0:	mov	x0, x23
  4033f4:	add	x1, x1, #0x1a2
  4033f8:	bl	4021b0 <strcmp@plt>
  4033fc:	cbz	w0, 4034d0 <ferror@plt+0x1060>
  403400:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403404:	mov	x0, x23
  403408:	add	x1, x1, #0x281
  40340c:	sub	w19, w22, #0x1
  403410:	bl	4021b0 <strcmp@plt>
  403414:	cbz	w0, 40350c <ferror@plt+0x109c>
  403418:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40341c:	mov	x0, x23
  403420:	add	x1, x1, #0x1f8
  403424:	bl	408e94 <ferror@plt+0x6a24>
  403428:	tbz	w0, #0, 403518 <ferror@plt+0x10a8>
  40342c:	ldr	x0, [x27]
  403430:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403434:	add	x1, x1, #0x8b
  403438:	bl	408e94 <ferror@plt+0x6a24>
  40343c:	tbz	w0, #0, 403530 <ferror@plt+0x10c0>
  403440:	ldr	x23, [x27]
  403444:	adrp	x1, 410000 <ferror@plt+0xdb90>
  403448:	add	x1, x1, #0x934
  40344c:	mov	x0, x23
  403450:	bl	4021b0 <strcmp@plt>
  403454:	cbnz	w0, 40346c <ferror@plt+0xffc>
  403458:	cmp	w22, #0x3
  40345c:	b.lt	403704 <ferror@plt+0x1294>  // b.tstop
  403460:	add	x27, x28, #0x10
  403464:	ldr	x23, [x27]
  403468:	sub	w19, w22, #0x2
  40346c:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  403470:	mov	x0, x23
  403474:	add	x1, x1, #0xe04
  403478:	bl	408e94 <ferror@plt+0x6a24>
  40347c:	tbz	w0, #0, 403768 <ferror@plt+0x12f8>
  403480:	ldr	x1, [x27]
  403484:	ldr	x8, [sp, #16]
  403488:	cbnz	x8, 403718 <ferror@plt+0x12a8>
  40348c:	str	x1, [sp, #16]
  403490:	b	4034a4 <ferror@plt+0x1034>
  403494:	subs	w19, w22, #0x2
  403498:	b.le	403704 <ferror@plt+0x1294>
  40349c:	add	x27, x28, #0x10
  4034a0:	ldr	x20, [x27]
  4034a4:	cmp	w19, #0x1
  4034a8:	mov	x28, x27
  4034ac:	mov	w22, w19
  4034b0:	b.gt	4033b8 <ferror@plt+0xf48>
  4034b4:	b	403558 <ferror@plt+0x10e8>
  4034b8:	subs	w19, w22, #0x2
  4034bc:	b.le	403704 <ferror@plt+0x1294>
  4034c0:	add	x27, x28, #0x10
  4034c4:	ldr	x8, [x27]
  4034c8:	str	x8, [sp, #24]
  4034cc:	b	4034a4 <ferror@plt+0x1034>
  4034d0:	subs	w19, w22, #0x2
  4034d4:	b.le	403704 <ferror@plt+0x1294>
  4034d8:	add	x27, x28, #0x10
  4034dc:	ldr	x0, [x27]
  4034e0:	add	x1, sp, #0x20
  4034e4:	mov	w2, wzr
  4034e8:	bl	401e80 <strtoul@plt>
  4034ec:	ldr	x8, [sp, #32]
  4034f0:	mov	x21, x0
  4034f4:	lsr	x9, x0, #24
  4034f8:	cbz	x8, 403528 <ferror@plt+0x10b8>
  4034fc:	cbnz	x9, 403708 <ferror@plt+0x1298>
  403500:	ldrb	w8, [x8]
  403504:	cbz	w8, 4034a4 <ferror@plt+0x1034>
  403508:	b	403708 <ferror@plt+0x1298>
  40350c:	ldrb	w8, [sp, #82]
  403510:	orr	w8, w8, #0x2
  403514:	b	403520 <ferror@plt+0x10b0>
  403518:	ldrb	w8, [sp, #82]
  40351c:	orr	w8, w8, #0x4
  403520:	strb	w8, [sp, #82]
  403524:	b	4034a4 <ferror@plt+0x1034>
  403528:	cbz	x9, 4034a4 <ferror@plt+0x1034>
  40352c:	b	403708 <ferror@plt+0x1298>
  403530:	ldr	w8, [sp, #12]
  403534:	sxth	w8, w8
  403538:	tbz	w8, #31, 403724 <ferror@plt+0x12b4>
  40353c:	subs	w19, w22, #0x2
  403540:	b.le	403704 <ferror@plt+0x1294>
  403544:	add	x27, x28, #0x10
  403548:	ldr	x0, [x27]
  40354c:	bl	402010 <atoi@plt>
  403550:	str	w0, [sp, #12]
  403554:	b	4034a4 <ferror@plt+0x1034>
  403558:	ldp	x22, x19, [sp, #16]
  40355c:	orr	x8, x20, x19
  403560:	cbz	x8, 403660 <ferror@plt+0x11f0>
  403564:	cbz	x22, 403660 <ferror@plt+0x11f0>
  403568:	add	x8, sp, #0x28
  40356c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403570:	orr	x3, x8, #0x1
  403574:	orr	x4, x8, #0x2
  403578:	orr	x5, x8, #0x3
  40357c:	add	x6, x8, #0x4
  403580:	add	x7, x8, #0x5
  403584:	add	x1, x1, #0x345
  403588:	add	x2, sp, #0x28
  40358c:	mov	x0, x22
  403590:	bl	402390 <__isoc99_sscanf@plt>
  403594:	cmp	w0, #0x6
  403598:	b.ne	403680 <ferror@plt+0x1210>  // b.any
  40359c:	add	x0, sp, #0x38
  4035a0:	add	x3, sp, #0x28
  4035a4:	mov	w1, #0x41c                 	// #1052
  4035a8:	mov	w2, #0x2                   	// #2
  4035ac:	mov	w4, #0x6                   	// #6
  4035b0:	bl	40e390 <ferror@plt+0xbf20>
  4035b4:	ldr	w3, [sp, #12]
  4035b8:	sxth	w8, w3
  4035bc:	tbnz	w8, #31, 4035d0 <ferror@plt+0x1160>
  4035c0:	add	x0, sp, #0x38
  4035c4:	mov	w1, #0x41c                 	// #1052
  4035c8:	mov	w2, #0x5                   	// #5
  4035cc:	bl	40e490 <ferror@plt+0xc020>
  4035d0:	cmn	x21, #0x1
  4035d4:	b.eq	4035ec <ferror@plt+0x117c>  // b.none
  4035d8:	add	x0, sp, #0x38
  4035dc:	mov	w1, #0x41c                 	// #1052
  4035e0:	mov	w2, #0x7                   	// #7
  4035e4:	mov	w3, w21
  4035e8:	bl	40e500 <ferror@plt+0xc090>
  4035ec:	cbz	x20, 403600 <ferror@plt+0x1190>
  4035f0:	mov	x0, x20
  4035f4:	bl	40ab74 <ferror@plt+0x8704>
  4035f8:	str	w0, [sp, #76]
  4035fc:	cbz	w0, 403698 <ferror@plt+0x1228>
  403600:	cbz	x19, 403624 <ferror@plt+0x11b4>
  403604:	mov	x0, x19
  403608:	bl	40ab74 <ferror@plt+0x8704>
  40360c:	cbz	w0, 4036b0 <ferror@plt+0x1240>
  403610:	mov	w3, w0
  403614:	add	x0, sp, #0x38
  403618:	mov	w1, #0x41c                 	// #1052
  40361c:	mov	w2, #0x9                   	// #9
  403620:	bl	40e500 <ferror@plt+0xc090>
  403624:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  403628:	add	x0, x0, #0x328
  40362c:	add	x1, sp, #0x38
  403630:	add	x2, sp, #0x30
  403634:	bl	40dacc <ferror@plt+0xb65c>
  403638:	tbnz	w0, #31, 403658 <ferror@plt+0x11e8>
  40363c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  403640:	ldr	x0, [sp, #48]
  403644:	ldr	x1, [x8, #888]
  403648:	bl	402c24 <ferror@plt+0x7b4>
  40364c:	tbnz	w0, #31, 4036ec <ferror@plt+0x127c>
  403650:	mov	w0, wzr
  403654:	b	4036cc <ferror@plt+0x125c>
  403658:	mov	w0, #0xfffffffe            	// #-2
  40365c:	b	4036cc <ferror@plt+0x125c>
  403660:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  403664:	ldr	x3, [x8, #880]
  403668:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  40366c:	add	x0, x0, #0x385
  403670:	mov	w1, #0x35                  	// #53
  403674:	mov	w2, #0x1                   	// #1
  403678:	bl	4022a0 <fwrite@plt>
  40367c:	b	4036c8 <ferror@plt+0x1258>
  403680:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  403684:	ldr	x0, [x8, #880]
  403688:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40368c:	add	x1, x1, #0x363
  403690:	mov	x2, x22
  403694:	b	4036c4 <ferror@plt+0x1254>
  403698:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  40369c:	ldr	x0, [x8, #880]
  4036a0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4036a4:	add	x1, x1, #0x3bb
  4036a8:	mov	x2, x20
  4036ac:	b	4036c4 <ferror@plt+0x1254>
  4036b0:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4036b4:	ldr	x0, [x8, #880]
  4036b8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4036bc:	add	x1, x1, #0x3d4
  4036c0:	mov	x2, x19
  4036c4:	bl	402440 <fprintf@plt>
  4036c8:	mov	w0, #0xffffffff            	// #-1
  4036cc:	add	sp, sp, #0x460
  4036d0:	ldp	x20, x19, [sp, #80]
  4036d4:	ldp	x22, x21, [sp, #64]
  4036d8:	ldp	x24, x23, [sp, #48]
  4036dc:	ldp	x26, x25, [sp, #32]
  4036e0:	ldp	x28, x27, [sp, #16]
  4036e4:	ldp	x29, x30, [sp], #96
  4036e8:	ret
  4036ec:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4036f0:	ldr	x3, [x8, #880]
  4036f4:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4036f8:	add	x0, x0, #0x3f4
  4036fc:	mov	w1, #0xd                   	// #13
  403700:	b	403674 <ferror@plt+0x1204>
  403704:	bl	408bf8 <ferror@plt+0x6788>
  403708:	ldr	x1, [x27]
  40370c:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  403710:	add	x0, x0, #0x2e0
  403714:	bl	408c58 <ferror@plt+0x67e8>
  403718:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40371c:	add	x0, x0, #0x934
  403720:	bl	408cc0 <ferror@plt+0x6850>
  403724:	ldr	x1, [x27]
  403728:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  40372c:	add	x0, x0, #0x8b
  403730:	bl	408cc0 <ferror@plt+0x6850>
  403734:	ldr	x0, [x28]
  403738:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  40373c:	add	x1, x1, #0xe04
  403740:	bl	408e94 <ferror@plt+0x6a24>
  403744:	tbz	w0, #0, 403768 <ferror@plt+0x12f8>
  403748:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  40374c:	ldr	x0, [x8, #880]
  403750:	ldr	x2, [x28]
  403754:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403758:	add	x1, x1, #0x231
  40375c:	bl	402440 <fprintf@plt>
  403760:	mov	w0, #0xffffffff            	// #-1
  403764:	bl	401eb0 <exit@plt>
  403768:	bl	404130 <ferror@plt+0x1cc0>
  40376c:	stp	x29, x30, [sp, #-96]!
  403770:	stp	x28, x27, [sp, #16]
  403774:	stp	x26, x25, [sp, #32]
  403778:	stp	x24, x23, [sp, #48]
  40377c:	stp	x22, x21, [sp, #64]
  403780:	stp	x20, x19, [sp, #80]
  403784:	mov	x29, sp
  403788:	sub	sp, sp, #0x260
  40378c:	add	x8, sp, #0x138
  403790:	mov	w27, w2
  403794:	mov	w19, w1
  403798:	mov	w20, w0
  40379c:	add	x0, x8, #0x8
  4037a0:	mov	w2, #0x114                 	// #276
  4037a4:	mov	w1, wzr
  4037a8:	mov	x26, x3
  4037ac:	bl	402090 <memset@plt>
  4037b0:	mov	w8, #0x1c                  	// #28
  4037b4:	orr	w9, w19, #0x1
  4037b8:	mov	w10, #0x7                   	// #7
  4037bc:	mov	w11, #0x40                  	// #64
  4037c0:	cmp	w27, #0x1
  4037c4:	strh	w20, [sp, #316]
  4037c8:	str	w8, [sp, #312]
  4037cc:	strh	w9, [sp, #318]
  4037d0:	strb	w10, [sp, #328]
  4037d4:	strh	w11, [sp, #336]
  4037d8:	b.lt	403d08 <ferror@plt+0x1898>  // b.tstop
  4037dc:	mov	x8, #0xffffffffffffffff    	// #-1
  4037e0:	adrp	x28, 40f000 <ferror@plt+0xcb90>
  4037e4:	adrp	x23, 40f000 <ferror@plt+0xcb90>
  4037e8:	adrp	x25, 40f000 <ferror@plt+0xcb90>
  4037ec:	mov	x24, xzr
  4037f0:	mov	w20, wzr
  4037f4:	mov	x19, xzr
  4037f8:	str	x8, [sp, #24]
  4037fc:	mov	w8, #0xffff                	// #65535
  403800:	add	x28, x28, #0x2ca
  403804:	add	x23, x23, #0x17f
  403808:	add	x25, x25, #0x979
  40380c:	mov	x22, #0xffffffffffffffff    	// #-1
  403810:	str	wzr, [sp, #20]
  403814:	str	xzr, [sp, #8]
  403818:	str	w8, [sp, #4]
  40381c:	ldr	x21, [x26]
  403820:	mov	x1, x28
  403824:	mov	x0, x21
  403828:	bl	4021b0 <strcmp@plt>
  40382c:	cbz	w0, 4039cc <ferror@plt+0x155c>
  403830:	mov	x0, x21
  403834:	mov	x1, x23
  403838:	bl	4021b0 <strcmp@plt>
  40383c:	cbz	w0, 4039dc <ferror@plt+0x156c>
  403840:	mov	x0, x21
  403844:	mov	x1, x25
  403848:	bl	4021b0 <strcmp@plt>
  40384c:	cbz	w0, 403a04 <ferror@plt+0x1594>
  403850:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403854:	mov	x0, x21
  403858:	add	x1, x1, #0x1a2
  40385c:	bl	4021b0 <strcmp@plt>
  403860:	cbz	w0, 403a54 <ferror@plt+0x15e4>
  403864:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403868:	mov	x0, x21
  40386c:	add	x1, x1, #0x19e
  403870:	bl	4021b0 <strcmp@plt>
  403874:	cbz	w0, 403a98 <ferror@plt+0x1628>
  403878:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40387c:	mov	x0, x21
  403880:	add	x1, x1, #0x2fe
  403884:	bl	4021b0 <strcmp@plt>
  403888:	cbz	w0, 403ad0 <ferror@plt+0x1660>
  40388c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403890:	mov	x0, x21
  403894:	add	x1, x1, #0x281
  403898:	bl	4021b0 <strcmp@plt>
  40389c:	cbz	w0, 403af4 <ferror@plt+0x1684>
  4038a0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4038a4:	mov	x0, x21
  4038a8:	add	x1, x1, #0x1f8
  4038ac:	bl	408e94 <ferror@plt+0x6a24>
  4038b0:	tbz	w0, #0, 403b08 <ferror@plt+0x1698>
  4038b4:	ldr	x0, [x26]
  4038b8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4038bc:	add	x1, x1, #0x286
  4038c0:	bl	408e94 <ferror@plt+0x6a24>
  4038c4:	tbz	w0, #0, 403b14 <ferror@plt+0x16a4>
  4038c8:	ldr	x0, [x26]
  4038cc:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4038d0:	add	x1, x1, #0x302
  4038d4:	bl	408e94 <ferror@plt+0x6a24>
  4038d8:	tbz	w0, #0, 403b30 <ferror@plt+0x16c0>
  4038dc:	ldr	x0, [x26]
  4038e0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4038e4:	add	x1, x1, #0x2a9
  4038e8:	bl	408e94 <ferror@plt+0x6a24>
  4038ec:	tbz	w0, #0, 403b30 <ferror@plt+0x16c0>
  4038f0:	ldr	x0, [x26]
  4038f4:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4038f8:	add	x1, x1, #0x308
  4038fc:	bl	408e94 <ferror@plt+0x6a24>
  403900:	tbz	w0, #0, 403b3c <ferror@plt+0x16cc>
  403904:	ldr	x0, [x26]
  403908:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40390c:	add	x1, x1, #0x2b3
  403910:	bl	408e94 <ferror@plt+0x6a24>
  403914:	tbz	w0, #0, 403b3c <ferror@plt+0x16cc>
  403918:	ldr	x0, [x26]
  40391c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403920:	add	x1, x1, #0x30d
  403924:	bl	408e94 <ferror@plt+0x6a24>
  403928:	tbz	w0, #0, 403b4c <ferror@plt+0x16dc>
  40392c:	ldr	x0, [x26]
  403930:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403934:	add	x1, x1, #0x8b
  403938:	bl	408e94 <ferror@plt+0x6a24>
  40393c:	tbz	w0, #0, 403b58 <ferror@plt+0x16e8>
  403940:	ldr	x0, [x26]
  403944:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403948:	add	x1, x1, #0x315
  40394c:	bl	408e94 <ferror@plt+0x6a24>
  403950:	tbz	w0, #0, 403b7c <ferror@plt+0x170c>
  403954:	ldr	x0, [x26]
  403958:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40395c:	add	x1, x1, #0x28d
  403960:	bl	408e94 <ferror@plt+0x6a24>
  403964:	tbz	w0, #0, 403b88 <ferror@plt+0x1718>
  403968:	ldr	x0, [x26]
  40396c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403970:	add	x1, x1, #0x2a2
  403974:	bl	408e94 <ferror@plt+0x6a24>
  403978:	tbz	w0, #0, 403b94 <ferror@plt+0x1724>
  40397c:	ldr	x21, [x26]
  403980:	adrp	x1, 410000 <ferror@plt+0xdb90>
  403984:	add	x1, x1, #0x934
  403988:	mov	x0, x21
  40398c:	bl	4021b0 <strcmp@plt>
  403990:	cbnz	w0, 4039a4 <ferror@plt+0x1534>
  403994:	cmp	w27, #0x2
  403998:	b.lt	403d64 <ferror@plt+0x18f4>  // b.tstop
  40399c:	ldr	x21, [x26, #8]!
  4039a0:	sub	w27, w27, #0x1
  4039a4:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4039a8:	mov	x0, x21
  4039ac:	add	x1, x1, #0xe04
  4039b0:	bl	408e94 <ferror@plt+0x6a24>
  4039b4:	tbz	w0, #0, 403d94 <ferror@plt+0x1924>
  4039b8:	ldr	x1, [x26]
  4039bc:	ldr	x8, [sp, #8]
  4039c0:	cbnz	x8, 403d98 <ferror@plt+0x1928>
  4039c4:	str	x1, [sp, #8]
  4039c8:	b	403b20 <ferror@plt+0x16b0>
  4039cc:	subs	w27, w27, #0x1
  4039d0:	b.le	403d64 <ferror@plt+0x18f4>
  4039d4:	ldr	x19, [x26, #8]!
  4039d8:	b	403b20 <ferror@plt+0x16b0>
  4039dc:	subs	w27, w27, #0x1
  4039e0:	b.le	403d64 <ferror@plt+0x18f4>
  4039e4:	ldr	x1, [x26, #8]!
  4039e8:	cbnz	w20, 403d68 <ferror@plt+0x18f8>
  4039ec:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4039f0:	ldr	w2, [x8, #912]
  4039f4:	add	x0, sp, #0x28
  4039f8:	bl	4089a4 <ferror@plt+0x6534>
  4039fc:	mov	w20, #0x1                   	// #1
  403a00:	b	403b20 <ferror@plt+0x16b0>
  403a04:	subs	w27, w27, #0x1
  403a08:	b.le	403d64 <ferror@plt+0x18f4>
  403a0c:	ldr	x0, [x26, #8]!
  403a10:	add	x1, sp, #0x20
  403a14:	mov	w2, wzr
  403a18:	bl	401e80 <strtoul@plt>
  403a1c:	ldr	x8, [sp, #32]
  403a20:	mov	x24, x0
  403a24:	cbz	x8, 403a8c <ferror@plt+0x161c>
  403a28:	ldrb	w8, [x8]
  403a2c:	cbz	w8, 403a8c <ferror@plt+0x161c>
  403a30:	ldr	x0, [x26]
  403a34:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403a38:	add	x1, x1, #0x2ce
  403a3c:	bl	402430 <getservbyname@plt>
  403a40:	cbz	x0, 403d74 <ferror@plt+0x1904>
  403a44:	ldrh	w8, [x0, #16]
  403a48:	rev	w8, w8
  403a4c:	lsr	w24, w8, #16
  403a50:	b	403b20 <ferror@plt+0x16b0>
  403a54:	subs	w27, w27, #0x1
  403a58:	b.le	403d64 <ferror@plt+0x18f4>
  403a5c:	ldr	x0, [x26, #8]!
  403a60:	add	x1, sp, #0x20
  403a64:	mov	w2, wzr
  403a68:	bl	401e80 <strtoul@plt>
  403a6c:	ldr	x8, [sp, #32]
  403a70:	mov	x22, x0
  403a74:	lsr	x9, x0, #24
  403a78:	cbz	x8, 403aec <ferror@plt+0x167c>
  403a7c:	cbnz	x9, 403d84 <ferror@plt+0x1914>
  403a80:	ldrb	w8, [x8]
  403a84:	cbz	w8, 403b20 <ferror@plt+0x16b0>
  403a88:	b	403d84 <ferror@plt+0x1914>
  403a8c:	cmp	x24, #0x10, lsl #12
  403a90:	b.cc	403b20 <ferror@plt+0x16b0>  // b.lo, b.ul, b.last
  403a94:	b	403d74 <ferror@plt+0x1904>
  403a98:	subs	w27, w27, #0x1
  403a9c:	b.le	403d64 <ferror@plt+0x18f4>
  403aa0:	ldr	x0, [x26, #8]!
  403aa4:	add	x1, sp, #0x20
  403aa8:	mov	w2, wzr
  403aac:	bl	401e80 <strtoul@plt>
  403ab0:	ldr	x8, [sp, #32]
  403ab4:	lsr	x9, x0, #24
  403ab8:	str	x0, [sp, #24]
  403abc:	cbz	x8, 403b00 <ferror@plt+0x1690>
  403ac0:	cbnz	x9, 403dc0 <ferror@plt+0x1950>
  403ac4:	ldrb	w8, [x8]
  403ac8:	cbz	w8, 403b20 <ferror@plt+0x16b0>
  403acc:	b	403dc0 <ferror@plt+0x1950>
  403ad0:	subs	w27, w27, #0x1
  403ad4:	b.le	403d64 <ferror@plt+0x18f4>
  403ad8:	ldr	x0, [x26, #8]!
  403adc:	bl	40ab74 <ferror@plt+0x8704>
  403ae0:	str	w0, [sp, #20]
  403ae4:	cbnz	w0, 403b20 <ferror@plt+0x16b0>
  403ae8:	b	403da4 <ferror@plt+0x1934>
  403aec:	cbz	x9, 403b20 <ferror@plt+0x16b0>
  403af0:	b	403d84 <ferror@plt+0x1914>
  403af4:	ldrb	w8, [sp, #338]
  403af8:	orr	w8, w8, #0x2
  403afc:	b	403b1c <ferror@plt+0x16ac>
  403b00:	cbz	x9, 403b20 <ferror@plt+0x16b0>
  403b04:	b	403dc0 <ferror@plt+0x1950>
  403b08:	ldrb	w8, [sp, #338]
  403b0c:	orr	w8, w8, #0x4
  403b10:	b	403b1c <ferror@plt+0x16ac>
  403b14:	ldrb	w8, [sp, #338]
  403b18:	orr	w8, w8, #0x80
  403b1c:	strb	w8, [sp, #338]
  403b20:	subs	w27, w27, #0x1
  403b24:	add	x26, x26, #0x8
  403b28:	b.gt	40381c <ferror@plt+0x13ac>
  403b2c:	b	403ba0 <ferror@plt+0x1730>
  403b30:	ldrh	w8, [sp, #336]
  403b34:	orr	w8, w8, #0x80
  403b38:	b	403b44 <ferror@plt+0x16d4>
  403b3c:	ldrh	w8, [sp, #336]
  403b40:	orr	w8, w8, #0x2
  403b44:	strh	w8, [sp, #336]
  403b48:	b	403b20 <ferror@plt+0x16b0>
  403b4c:	ldrh	w8, [sp, #336]
  403b50:	and	w8, w8, #0xffffffbf
  403b54:	b	403b40 <ferror@plt+0x16d0>
  403b58:	ldr	w8, [sp, #4]
  403b5c:	sxth	w8, w8
  403b60:	tbz	w8, #31, 403db0 <ferror@plt+0x1940>
  403b64:	subs	w27, w27, #0x1
  403b68:	b.le	403d64 <ferror@plt+0x18f4>
  403b6c:	ldr	x0, [x26, #8]!
  403b70:	bl	402010 <atoi@plt>
  403b74:	str	w0, [sp, #4]
  403b78:	b	403b20 <ferror@plt+0x16b0>
  403b7c:	ldrb	w8, [sp, #338]
  403b80:	orr	w8, w8, #0x1
  403b84:	b	403b1c <ferror@plt+0x16ac>
  403b88:	ldrb	w8, [sp, #338]
  403b8c:	orr	w8, w8, #0x10
  403b90:	b	403b1c <ferror@plt+0x16ac>
  403b94:	ldrb	w8, [sp, #338]
  403b98:	orr	w8, w8, #0x40
  403b9c:	b	403b1c <ferror@plt+0x16ac>
  403ba0:	ldr	x21, [sp, #8]
  403ba4:	cbz	x21, 403d08 <ferror@plt+0x1898>
  403ba8:	cbz	x19, 403d08 <ferror@plt+0x1898>
  403bac:	ldrb	w8, [sp, #338]
  403bb0:	tst	w8, #0x6
  403bb4:	b.ne	403bc0 <ferror@plt+0x1750>  // b.any
  403bb8:	orr	w8, w8, #0x2
  403bbc:	strb	w8, [sp, #338]
  403bc0:	ldrh	w8, [sp, #336]
  403bc4:	mov	w9, #0x82                  	// #130
  403bc8:	tst	w8, w9
  403bcc:	b.ne	403bd8 <ferror@plt+0x1768>  // b.any
  403bd0:	orr	w8, w8, #0x80
  403bd4:	strh	w8, [sp, #336]
  403bd8:	add	x8, sp, #0x130
  403bdc:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403be0:	orr	x3, x8, #0x1
  403be4:	orr	x4, x8, #0x2
  403be8:	orr	x5, x8, #0x3
  403bec:	add	x6, x8, #0x4
  403bf0:	add	x7, x8, #0x5
  403bf4:	add	x1, x1, #0x345
  403bf8:	add	x2, sp, #0x130
  403bfc:	mov	x0, x21
  403c00:	bl	402390 <__isoc99_sscanf@plt>
  403c04:	cmp	w0, #0x6
  403c08:	b.ne	403d28 <ferror@plt+0x18b8>  // b.any
  403c0c:	add	x0, sp, #0x138
  403c10:	add	x3, sp, #0x130
  403c14:	mov	w1, #0x11c                 	// #284
  403c18:	mov	w2, #0x2                   	// #2
  403c1c:	mov	w4, #0x6                   	// #6
  403c20:	bl	40e390 <ferror@plt+0xbf20>
  403c24:	cbz	w20, 403c44 <ferror@plt+0x17d4>
  403c28:	ldrh	w4, [sp, #42]
  403c2c:	add	x8, sp, #0x28
  403c30:	add	x3, x8, #0x8
  403c34:	add	x0, sp, #0x138
  403c38:	mov	w1, #0x11c                 	// #284
  403c3c:	mov	w2, #0x1                   	// #1
  403c40:	bl	40e390 <ferror@plt+0xbf20>
  403c44:	ldr	w3, [sp, #4]
  403c48:	sxth	w8, w3
  403c4c:	tbnz	w8, #31, 403c60 <ferror@plt+0x17f0>
  403c50:	add	x0, sp, #0x138
  403c54:	mov	w1, #0x11c                 	// #284
  403c58:	mov	w2, #0x5                   	// #5
  403c5c:	bl	40e490 <ferror@plt+0xc020>
  403c60:	ldr	w20, [sp, #20]
  403c64:	cbz	x24, 403c80 <ferror@plt+0x1810>
  403c68:	rev	w8, w24
  403c6c:	lsr	w3, w8, #16
  403c70:	add	x0, sp, #0x138
  403c74:	mov	w1, #0x11c                 	// #284
  403c78:	mov	w2, #0x6                   	// #6
  403c7c:	bl	40e490 <ferror@plt+0xc020>
  403c80:	cmn	x22, #0x1
  403c84:	b.eq	403c9c <ferror@plt+0x182c>  // b.none
  403c88:	add	x0, sp, #0x138
  403c8c:	mov	w1, #0x11c                 	// #284
  403c90:	mov	w2, #0x7                   	// #7
  403c94:	mov	w3, w22
  403c98:	bl	40e500 <ferror@plt+0xc090>
  403c9c:	ldr	x3, [sp, #24]
  403ca0:	cmn	x3, #0x1
  403ca4:	b.eq	403cb8 <ferror@plt+0x1848>  // b.none
  403ca8:	add	x0, sp, #0x138
  403cac:	mov	w1, #0x11c                 	// #284
  403cb0:	mov	w2, #0xb                   	// #11
  403cb4:	bl	40e500 <ferror@plt+0xc090>
  403cb8:	cbz	w20, 403cd0 <ferror@plt+0x1860>
  403cbc:	add	x0, sp, #0x138
  403cc0:	mov	w1, #0x11c                 	// #284
  403cc4:	mov	w2, #0x8                   	// #8
  403cc8:	mov	w3, w20
  403ccc:	bl	40e500 <ferror@plt+0xc090>
  403cd0:	mov	x0, x19
  403cd4:	bl	40ab74 <ferror@plt+0x8704>
  403cd8:	str	w0, [sp, #332]
  403cdc:	cbz	w0, 403cfc <ferror@plt+0x188c>
  403ce0:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  403ce4:	add	x0, x0, #0x328
  403ce8:	add	x1, sp, #0x138
  403cec:	mov	x2, xzr
  403cf0:	bl	40dacc <ferror@plt+0xb65c>
  403cf4:	asr	w0, w0, #31
  403cf8:	b	403d44 <ferror@plt+0x18d4>
  403cfc:	mov	x0, x19
  403d00:	bl	408cf4 <ferror@plt+0x6884>
  403d04:	b	403d44 <ferror@plt+0x18d4>
  403d08:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  403d0c:	ldr	x3, [x8, #880]
  403d10:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  403d14:	add	x0, x0, #0x319
  403d18:	mov	w1, #0x2b                  	// #43
  403d1c:	mov	w2, #0x1                   	// #1
  403d20:	bl	4022a0 <fwrite@plt>
  403d24:	b	403d40 <ferror@plt+0x18d0>
  403d28:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  403d2c:	ldr	x0, [x8, #880]
  403d30:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403d34:	add	x1, x1, #0x363
  403d38:	mov	x2, x21
  403d3c:	bl	402440 <fprintf@plt>
  403d40:	mov	w0, #0xffffffff            	// #-1
  403d44:	add	sp, sp, #0x260
  403d48:	ldp	x20, x19, [sp, #80]
  403d4c:	ldp	x22, x21, [sp, #64]
  403d50:	ldp	x24, x23, [sp, #48]
  403d54:	ldp	x26, x25, [sp, #32]
  403d58:	ldp	x28, x27, [sp, #16]
  403d5c:	ldp	x29, x30, [sp], #96
  403d60:	ret
  403d64:	bl	408bf8 <ferror@plt+0x6788>
  403d68:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  403d6c:	add	x0, x0, #0x17f
  403d70:	bl	408cc0 <ferror@plt+0x6850>
  403d74:	ldr	x1, [x26]
  403d78:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  403d7c:	add	x0, x0, #0x2d2
  403d80:	bl	408c58 <ferror@plt+0x67e8>
  403d84:	ldr	x1, [x26]
  403d88:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  403d8c:	add	x0, x0, #0x2e0
  403d90:	bl	408c58 <ferror@plt+0x67e8>
  403d94:	bl	404130 <ferror@plt+0x1cc0>
  403d98:	adrp	x0, 410000 <ferror@plt+0xdb90>
  403d9c:	add	x0, x0, #0x934
  403da0:	bl	408cc0 <ferror@plt+0x6850>
  403da4:	ldr	x0, [x26]
  403da8:	bl	408cf4 <ferror@plt+0x6884>
  403dac:	bl	401eb0 <exit@plt>
  403db0:	ldr	x1, [x26]
  403db4:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  403db8:	add	x0, x0, #0x8b
  403dbc:	bl	408cc0 <ferror@plt+0x6850>
  403dc0:	ldr	x1, [x26]
  403dc4:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  403dc8:	add	x0, x0, #0x2ed
  403dcc:	bl	408c58 <ferror@plt+0x67e8>
  403dd0:	sub	sp, sp, #0x70
  403dd4:	cmp	w0, #0x1
  403dd8:	stp	x29, x30, [sp, #16]
  403ddc:	stp	x28, x27, [sp, #32]
  403de0:	stp	x26, x25, [sp, #48]
  403de4:	stp	x24, x23, [sp, #64]
  403de8:	stp	x22, x21, [sp, #80]
  403dec:	stp	x20, x19, [sp, #96]
  403df0:	add	x29, sp, #0x10
  403df4:	b.lt	40400c <ferror@plt+0x1b9c>  // b.tstop
  403df8:	adrp	x23, 40f000 <ferror@plt+0xcb90>
  403dfc:	adrp	x24, 40f000 <ferror@plt+0xcb90>
  403e00:	adrp	x25, 40f000 <ferror@plt+0xcb90>
  403e04:	adrp	x26, 40f000 <ferror@plt+0xcb90>
  403e08:	mov	w21, w0
  403e0c:	mov	x22, x1
  403e10:	mov	x20, xzr
  403e14:	mov	x19, xzr
  403e18:	add	x23, x23, #0x37b
  403e1c:	add	x24, x24, #0x2ca
  403e20:	add	x25, x25, #0x382
  403e24:	add	x26, x26, #0x8b
  403e28:	adrp	x27, 422000 <ferror@plt+0x1fb90>
  403e2c:	ldr	x28, [x22]
  403e30:	mov	x1, x23
  403e34:	mov	x0, x28
  403e38:	bl	4021b0 <strcmp@plt>
  403e3c:	cbz	w0, 403e9c <ferror@plt+0x1a2c>
  403e40:	mov	x0, x28
  403e44:	mov	x1, x24
  403e48:	bl	4021b0 <strcmp@plt>
  403e4c:	cbz	w0, 403e9c <ferror@plt+0x1a2c>
  403e50:	mov	x0, x28
  403e54:	mov	x1, x25
  403e58:	bl	4021b0 <strcmp@plt>
  403e5c:	cbz	w0, 403eb8 <ferror@plt+0x1a48>
  403e60:	mov	x0, x28
  403e64:	mov	x1, x26
  403e68:	bl	4021b0 <strcmp@plt>
  403e6c:	cbz	w0, 403ec8 <ferror@plt+0x1a58>
  403e70:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403e74:	mov	x0, x28
  403e78:	add	x1, x1, #0x40a
  403e7c:	bl	4021b0 <strcmp@plt>
  403e80:	cbz	w0, 403eec <ferror@plt+0x1a7c>
  403e84:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  403e88:	mov	x0, x28
  403e8c:	add	x1, x1, #0xe04
  403e90:	bl	408e94 <ferror@plt+0x6a24>
  403e94:	tbnz	w0, #0, 403ea8 <ferror@plt+0x1a38>
  403e98:	b	4040dc <ferror@plt+0x1c6c>
  403e9c:	subs	w21, w21, #0x1
  403ea0:	b.le	4040d8 <ferror@plt+0x1c68>
  403ea4:	ldr	x19, [x22, #8]!
  403ea8:	subs	w21, w21, #0x1
  403eac:	add	x22, x22, #0x8
  403eb0:	b.gt	403e2c <ferror@plt+0x19bc>
  403eb4:	b	403fdc <ferror@plt+0x1b6c>
  403eb8:	subs	w21, w21, #0x1
  403ebc:	b.le	4040d8 <ferror@plt+0x1c68>
  403ec0:	ldr	x20, [x22, #8]!
  403ec4:	b	403ea8 <ferror@plt+0x1a38>
  403ec8:	subs	w21, w21, #0x1
  403ecc:	b.le	4040d8 <ferror@plt+0x1c68>
  403ed0:	ldr	w8, [x27, #936]
  403ed4:	ldr	x1, [x22, #8]!
  403ed8:	cbnz	w8, 4040e0 <ferror@plt+0x1c70>
  403edc:	mov	x0, x1
  403ee0:	bl	402010 <atoi@plt>
  403ee4:	str	w0, [x27, #936]
  403ee8:	b	403ea8 <ferror@plt+0x1a38>
  403eec:	subs	w21, w21, #0x1
  403ef0:	b.le	4040d8 <ferror@plt+0x1c68>
  403ef4:	ldr	x28, [x22, #8]!
  403ef8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403efc:	add	x1, x1, #0x2a9
  403f00:	mov	x0, x28
  403f04:	bl	408e94 <ferror@plt+0x6a24>
  403f08:	tbz	w0, #0, 403fa0 <ferror@plt+0x1b30>
  403f0c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403f10:	mov	x0, x28
  403f14:	add	x1, x1, #0x2b3
  403f18:	bl	408e94 <ferror@plt+0x6a24>
  403f1c:	tbz	w0, #0, 403fa8 <ferror@plt+0x1b38>
  403f20:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403f24:	mov	x0, x28
  403f28:	add	x1, x1, #0x308
  403f2c:	bl	408e94 <ferror@plt+0x6a24>
  403f30:	tbz	w0, #0, 403fa8 <ferror@plt+0x1b38>
  403f34:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403f38:	mov	x0, x28
  403f3c:	add	x1, x1, #0x2ba
  403f40:	bl	408e94 <ferror@plt+0x6a24>
  403f44:	tbz	w0, #0, 403fc4 <ferror@plt+0x1b54>
  403f48:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403f4c:	mov	x0, x28
  403f50:	add	x1, x1, #0x43a
  403f54:	bl	408e94 <ferror@plt+0x6a24>
  403f58:	tbz	w0, #0, 403fcc <ferror@plt+0x1b5c>
  403f5c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403f60:	mov	x0, x28
  403f64:	add	x1, x1, #0x30d
  403f68:	bl	408e94 <ferror@plt+0x6a24>
  403f6c:	tbz	w0, #0, 403fcc <ferror@plt+0x1b5c>
  403f70:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  403f74:	mov	x0, x28
  403f78:	add	x1, x1, #0x444
  403f7c:	bl	4021b0 <strcmp@plt>
  403f80:	cbz	w0, 403fd4 <ferror@plt+0x1b64>
  403f84:	sub	x0, x29, #0x4
  403f88:	mov	x1, x28
  403f8c:	mov	w2, wzr
  403f90:	bl	407da4 <ferror@plt+0x5934>
  403f94:	cbnz	w0, 4040ec <ferror@plt+0x1c7c>
  403f98:	ldur	w8, [x29, #-4]
  403f9c:	b	403fb0 <ferror@plt+0x1b40>
  403fa0:	mov	w8, #0x80                  	// #128
  403fa4:	b	403fac <ferror@plt+0x1b3c>
  403fa8:	mov	w8, #0x40                  	// #64
  403fac:	stur	w8, [x29, #-4]
  403fb0:	adrp	x10, 422000 <ferror@plt+0x1fb90>
  403fb4:	ldr	w9, [x10, #932]
  403fb8:	orr	w8, w9, w8
  403fbc:	str	w8, [x10, #932]
  403fc0:	b	403ea8 <ferror@plt+0x1a38>
  403fc4:	mov	w8, #0x4                   	// #4
  403fc8:	b	403fac <ferror@plt+0x1b3c>
  403fcc:	mov	w8, #0x2                   	// #2
  403fd0:	b	403fac <ferror@plt+0x1b3c>
  403fd4:	mov	w8, #0xffffffff            	// #-1
  403fd8:	b	403fac <ferror@plt+0x1b3c>
  403fdc:	cbz	x20, 403ff4 <ferror@plt+0x1b84>
  403fe0:	mov	x0, x20
  403fe4:	bl	40ab74 <ferror@plt+0x8704>
  403fe8:	cbz	w0, 4040b8 <ferror@plt+0x1c48>
  403fec:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  403ff0:	str	w0, [x8, #976]
  403ff4:	cbz	x19, 40400c <ferror@plt+0x1b9c>
  403ff8:	mov	x0, x19
  403ffc:	bl	40ab74 <ferror@plt+0x8704>
  404000:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404004:	str	w0, [x8, #928]
  404008:	cbz	w0, 4040ac <ferror@plt+0x1c3c>
  40400c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404010:	ldrb	w8, [x8, #856]
  404014:	tbnz	w8, #2, 404030 <ferror@plt+0x1bc0>
  404018:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  40401c:	adrp	x1, 404000 <ferror@plt+0x1b90>
  404020:	add	x0, x0, #0x328
  404024:	add	x1, x1, #0x198
  404028:	bl	40d46c <ferror@plt+0xaffc>
  40402c:	b	404048 <ferror@plt+0x1bd8>
  404030:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  404034:	adrp	x2, 404000 <ferror@plt+0x1b90>
  404038:	add	x0, x0, #0x328
  40403c:	add	x2, x2, #0x15c
  404040:	mov	w1, #0x7                   	// #7
  404044:	bl	40d0a0 <ferror@plt+0xac30>
  404048:	tbnz	w0, #31, 4040fc <ferror@plt+0x1c8c>
  40404c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  404050:	ldr	w0, [x8, #3676]
  404054:	bl	40b584 <ferror@plt+0x9114>
  404058:	adrp	x19, 422000 <ferror@plt+0x1fb90>
  40405c:	ldr	x2, [x19, #888]
  404060:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  404064:	adrp	x1, 402000 <fclose@plt>
  404068:	add	x0, x0, #0x328
  40406c:	add	x1, x1, #0xc24
  404070:	mov	w3, wzr
  404074:	bl	40d78c <ferror@plt+0xb31c>
  404078:	tbnz	w0, #31, 40410c <ferror@plt+0x1c9c>
  40407c:	bl	40b608 <ferror@plt+0x9198>
  404080:	ldr	x0, [x19, #888]
  404084:	bl	4022c0 <fflush@plt>
  404088:	mov	w0, wzr
  40408c:	ldp	x20, x19, [sp, #96]
  404090:	ldp	x22, x21, [sp, #80]
  404094:	ldp	x24, x23, [sp, #64]
  404098:	ldp	x26, x25, [sp, #48]
  40409c:	ldp	x28, x27, [sp, #32]
  4040a0:	ldp	x29, x30, [sp, #16]
  4040a4:	add	sp, sp, #0x70
  4040a8:	ret
  4040ac:	mov	x0, x19
  4040b0:	bl	408cf4 <ferror@plt+0x6884>
  4040b4:	b	40408c <ferror@plt+0x1c1c>
  4040b8:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4040bc:	ldr	x0, [x8, #880]
  4040c0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4040c4:	add	x1, x1, #0x3d4
  4040c8:	mov	x2, x20
  4040cc:	bl	402440 <fprintf@plt>
  4040d0:	mov	w0, #0xffffffff            	// #-1
  4040d4:	b	40408c <ferror@plt+0x1c1c>
  4040d8:	bl	408bf8 <ferror@plt+0x6788>
  4040dc:	bl	404130 <ferror@plt+0x1cc0>
  4040e0:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4040e4:	add	x0, x0, #0x8b
  4040e8:	bl	408c8c <ferror@plt+0x681c>
  4040ec:	ldr	x1, [x22]
  4040f0:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4040f4:	add	x0, x0, #0x402
  4040f8:	bl	408c58 <ferror@plt+0x67e8>
  4040fc:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  404100:	add	x0, x0, #0x410
  404104:	bl	401ed0 <perror@plt>
  404108:	b	404128 <ferror@plt+0x1cb8>
  40410c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404110:	ldr	x3, [x8, #880]
  404114:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  404118:	add	x0, x0, #0x429
  40411c:	mov	w1, #0x10                  	// #16
  404120:	mov	w2, #0x1                   	// #1
  404124:	bl	4022a0 <fwrite@plt>
  404128:	mov	w0, #0x1                   	// #1
  40412c:	bl	401eb0 <exit@plt>
  404130:	stp	x29, x30, [sp, #-16]!
  404134:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404138:	ldr	x3, [x8, #880]
  40413c:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  404140:	add	x0, x0, #0x448
  404144:	mov	w1, #0x1e1                 	// #481
  404148:	mov	w2, #0x1                   	// #1
  40414c:	mov	x29, sp
  404150:	bl	4022a0 <fwrite@plt>
  404154:	mov	w0, #0xffffffff            	// #-1
  404158:	bl	401eb0 <exit@plt>
  40415c:	stp	x29, x30, [sp, #-16]!
  404160:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404164:	ldr	w8, [x8, #928]
  404168:	mov	x29, sp
  40416c:	cbz	w8, 404174 <ferror@plt+0x1d04>
  404170:	str	w8, [x0, #20]
  404174:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404178:	ldr	w3, [x8, #976]
  40417c:	cbz	w3, 40418c <ferror@plt+0x1d1c>
  404180:	mov	w2, #0x9                   	// #9
  404184:	bl	40e500 <ferror@plt+0xc090>
  404188:	cbnz	w0, 404190 <ferror@plt+0x1d20>
  40418c:	mov	w0, wzr
  404190:	ldp	x29, x30, [sp], #16
  404194:	ret
  404198:	stp	x29, x30, [sp, #-16]!
  40419c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4041a0:	ldr	w8, [x8, #928]
  4041a4:	mov	x29, sp
  4041a8:	cbz	w8, 4041b0 <ferror@plt+0x1d40>
  4041ac:	str	w8, [x0, #20]
  4041b0:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4041b4:	ldr	w3, [x8, #976]
  4041b8:	cbz	w3, 4041c8 <ferror@plt+0x1d58>
  4041bc:	mov	w2, #0xa                   	// #10
  4041c0:	bl	40e500 <ferror@plt+0xc090>
  4041c4:	cbnz	w0, 4041cc <ferror@plt+0x1d5c>
  4041c8:	mov	w0, wzr
  4041cc:	ldp	x29, x30, [sp], #16
  4041d0:	ret
  4041d4:	stp	x29, x30, [sp, #-96]!
  4041d8:	stp	x22, x21, [sp, #64]
  4041dc:	mov	w21, w0
  4041e0:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  4041e4:	add	x0, x0, #0x328
  4041e8:	stp	x28, x27, [sp, #16]
  4041ec:	stp	x26, x25, [sp, #32]
  4041f0:	stp	x24, x23, [sp, #48]
  4041f4:	stp	x20, x19, [sp, #80]
  4041f8:	mov	x29, sp
  4041fc:	mov	x20, x1
  404200:	bl	40cc5c <ferror@plt+0xa7ec>
  404204:	cmp	w21, #0x1
  404208:	b.lt	40433c <ferror@plt+0x1ecc>  // b.tstop
  40420c:	adrp	x22, 40f000 <ferror@plt+0xcb90>
  404210:	adrp	x23, 410000 <ferror@plt+0xdb90>
  404214:	adrp	x24, 40f000 <ferror@plt+0xcb90>
  404218:	mov	w28, wzr
  40421c:	mov	w26, wzr
  404220:	mov	w25, wzr
  404224:	mov	x19, xzr
  404228:	mov	w27, #0xfffffff7            	// #-9
  40422c:	add	x22, x22, #0x62a
  404230:	add	x23, x23, #0xe06
  404234:	add	x24, x24, #0x83
  404238:	ldr	x0, [x20]
  40423c:	mov	x1, x22
  404240:	bl	408e94 <ferror@plt+0x6a24>
  404244:	tbz	w0, #0, 4042a8 <ferror@plt+0x1e38>
  404248:	ldr	x0, [x20]
  40424c:	mov	x1, x23
  404250:	bl	408e94 <ferror@plt+0x6a24>
  404254:	tbz	w0, #0, 4042b8 <ferror@plt+0x1e48>
  404258:	ldr	x0, [x20]
  40425c:	mov	x1, x24
  404260:	bl	408e94 <ferror@plt+0x6a24>
  404264:	tbz	w0, #0, 4042c4 <ferror@plt+0x1e54>
  404268:	ldr	x0, [x20]
  40426c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404270:	add	x1, x1, #0x87
  404274:	bl	408e94 <ferror@plt+0x6a24>
  404278:	tbz	w0, #0, 4042d0 <ferror@plt+0x1e60>
  40427c:	ldr	x27, [x20]
  404280:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404284:	add	x1, x1, #0x444
  404288:	mov	x0, x27
  40428c:	bl	4021b0 <strcmp@plt>
  404290:	cbnz	w0, 4043b8 <ferror@plt+0x1f48>
  404294:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404298:	mov	w9, #0x1                   	// #1
  40429c:	strb	w9, [x8, #980]
  4042a0:	mov	w27, #0xfffffff7            	// #-9
  4042a4:	b	4042d8 <ferror@plt+0x1e68>
  4042a8:	subs	w21, w21, #0x1
  4042ac:	b.le	4043b4 <ferror@plt+0x1f44>
  4042b0:	ldr	x19, [x20, #8]!
  4042b4:	b	4042d8 <ferror@plt+0x1e68>
  4042b8:	mov	w27, wzr
  4042bc:	mov	w25, #0x1                   	// #1
  4042c0:	b	4042d8 <ferror@plt+0x1e68>
  4042c4:	mov	w27, wzr
  4042c8:	mov	w26, #0x1                   	// #1
  4042cc:	b	4042d8 <ferror@plt+0x1e68>
  4042d0:	mov	w27, wzr
  4042d4:	mov	w28, #0x1                   	// #1
  4042d8:	subs	w21, w21, #0x1
  4042dc:	add	x20, x20, #0x8
  4042e0:	b.gt	404238 <ferror@plt+0x1dc8>
  4042e4:	cmp	w25, #0x0
  4042e8:	cset	w8, ne  // ne = any
  4042ec:	orr	w8, w27, w8
  4042f0:	cbz	w26, 4042f8 <ferror@plt+0x1e88>
  4042f4:	orr	w8, w8, #0x4
  4042f8:	cbz	x19, 40434c <ferror@plt+0x1edc>
  4042fc:	adrp	x1, 410000 <ferror@plt+0xdb90>
  404300:	add	x1, x1, #0xa78
  404304:	mov	x0, x19
  404308:	bl	4022e0 <fopen64@plt>
  40430c:	cbz	x0, 4043e8 <ferror@plt+0x1f78>
  404310:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404314:	ldr	x2, [x8, #888]
  404318:	adrp	x1, 404000 <ferror@plt+0x1b90>
  40431c:	add	x1, x1, #0x43c
  404320:	mov	x19, x0
  404324:	bl	40e1dc <ferror@plt+0xbd6c>
  404328:	mov	w20, w0
  40432c:	mov	x0, x19
  404330:	bl	402000 <fclose@plt>
  404334:	mov	w0, w20
  404338:	b	404398 <ferror@plt+0x1f28>
  40433c:	mov	w28, wzr
  404340:	mov	x19, xzr
  404344:	mov	w8, #0xfffffff7            	// #-9
  404348:	cbnz	x19, 4042fc <ferror@plt+0x1e8c>
  40434c:	orr	w9, w8, #0x2000000
  404350:	cmp	w28, #0x0
  404354:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  404358:	csel	w1, w8, w9, eq  // eq = none
  40435c:	add	x0, x0, #0x328
  404360:	bl	40ce2c <ferror@plt+0xa9bc>
  404364:	tbnz	w0, #31, 404400 <ferror@plt+0x1f90>
  404368:	adrp	x19, 422000 <ferror@plt+0x1fb90>
  40436c:	add	x19, x19, #0x328
  404370:	mov	x0, x19
  404374:	bl	40ac8c <ferror@plt+0x881c>
  404378:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  40437c:	ldr	x2, [x8, #888]
  404380:	adrp	x1, 404000 <ferror@plt+0x1b90>
  404384:	add	x1, x1, #0x43c
  404388:	mov	x0, x19
  40438c:	bl	40df50 <ferror@plt+0xbae0>
  404390:	tbnz	w0, #31, 404408 <ferror@plt+0x1f98>
  404394:	mov	w0, wzr
  404398:	ldp	x20, x19, [sp, #80]
  40439c:	ldp	x22, x21, [sp, #64]
  4043a0:	ldp	x24, x23, [sp, #48]
  4043a4:	ldp	x26, x25, [sp, #32]
  4043a8:	ldp	x28, x27, [sp, #16]
  4043ac:	ldp	x29, x30, [sp], #96
  4043b0:	ret
  4043b4:	bl	408bf8 <ferror@plt+0x6788>
  4043b8:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4043bc:	add	x1, x1, #0xe04
  4043c0:	mov	x0, x27
  4043c4:	bl	408e94 <ferror@plt+0x6a24>
  4043c8:	tbz	w0, #0, 4043fc <ferror@plt+0x1f8c>
  4043cc:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4043d0:	ldr	x0, [x8, #880]
  4043d4:	ldr	x2, [x20]
  4043d8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4043dc:	add	x1, x1, #0x62f
  4043e0:	bl	402440 <fprintf@plt>
  4043e4:	b	4043f4 <ferror@plt+0x1f84>
  4043e8:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4043ec:	add	x0, x0, #0x665
  4043f0:	bl	401ed0 <perror@plt>
  4043f4:	mov	w0, #0xffffffff            	// #-1
  4043f8:	bl	401eb0 <exit@plt>
  4043fc:	bl	404410 <ferror@plt+0x1fa0>
  404400:	mov	w0, #0x1                   	// #1
  404404:	bl	401eb0 <exit@plt>
  404408:	mov	w0, #0x2                   	// #2
  40440c:	bl	401eb0 <exit@plt>
  404410:	stp	x29, x30, [sp, #-16]!
  404414:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404418:	ldr	x3, [x8, #880]
  40441c:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  404420:	add	x0, x0, #0x672
  404424:	mov	w1, #0x36                  	// #54
  404428:	mov	w2, #0x1                   	// #1
  40442c:	mov	x29, sp
  404430:	bl	4022a0 <fwrite@plt>
  404434:	mov	w0, #0xffffffff            	// #-1
  404438:	bl	401eb0 <exit@plt>
  40443c:	stp	x29, x30, [sp, #-32]!
  404440:	stp	x20, x19, [sp, #16]
  404444:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  404448:	ldr	w8, [x8, #3672]
  40444c:	mov	x19, x2
  404450:	mov	x20, x1
  404454:	mov	x29, sp
  404458:	cbz	w8, 404464 <ferror@plt+0x1ff4>
  40445c:	mov	x0, x19
  404460:	bl	409908 <ferror@plt+0x7498>
  404464:	ldrh	w8, [x20, #4]
  404468:	cmp	w8, #0x1b
  40446c:	b.le	4044c4 <ferror@plt+0x2054>
  404470:	sub	w9, w8, #0x1c
  404474:	cmp	w9, #0x2
  404478:	b.cc	40450c <ferror@plt+0x209c>  // b.lo, b.ul, b.last
  40447c:	sub	w8, w8, #0x54
  404480:	cmp	w8, #0x2
  404484:	b.cs	40455c <ferror@plt+0x20ec>  // b.hs, b.nlast
  404488:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  40448c:	ldrb	w8, [x8, #980]
  404490:	cmp	w8, #0x1
  404494:	b.ne	4044b0 <ferror@plt+0x2040>  // b.any
  404498:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  40449c:	add	x0, x0, #0x6b8
  4044a0:	mov	w1, #0x5                   	// #5
  4044a4:	mov	w2, #0x1                   	// #1
  4044a8:	mov	x3, x19
  4044ac:	bl	4022a0 <fwrite@plt>
  4044b0:	mov	x0, x20
  4044b4:	mov	x1, x19
  4044b8:	ldp	x20, x19, [sp, #16]
  4044bc:	ldp	x29, x30, [sp], #32
  4044c0:	b	405b64 <ferror@plt+0x36f4>
  4044c4:	sub	w9, w8, #0x10
  4044c8:	cmp	w9, #0x2
  4044cc:	b.cs	404548 <ferror@plt+0x20d8>  // b.hs, b.nlast
  4044d0:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4044d4:	ldrb	w8, [x8, #980]
  4044d8:	cmp	w8, #0x1
  4044dc:	b.ne	4044f8 <ferror@plt+0x2088>  // b.any
  4044e0:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4044e4:	add	x0, x0, #0x6a9
  4044e8:	mov	w1, #0x6                   	// #6
  4044ec:	mov	w2, #0x1                   	// #1
  4044f0:	mov	x3, x19
  4044f4:	bl	4022a0 <fwrite@plt>
  4044f8:	mov	x0, x20
  4044fc:	mov	x1, x19
  404500:	ldp	x20, x19, [sp, #16]
  404504:	ldp	x29, x30, [sp], #32
  404508:	b	40456c <ferror@plt+0x20fc>
  40450c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404510:	ldrb	w8, [x8, #980]
  404514:	cmp	w8, #0x1
  404518:	b.ne	404534 <ferror@plt+0x20c4>  // b.any
  40451c:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  404520:	add	x0, x0, #0x6b0
  404524:	mov	w1, #0x7                   	// #7
  404528:	mov	w2, #0x1                   	// #1
  40452c:	mov	x3, x19
  404530:	bl	4022a0 <fwrite@plt>
  404534:	mov	x0, x20
  404538:	mov	x1, x19
  40453c:	ldp	x20, x19, [sp, #16]
  404540:	ldp	x29, x30, [sp], #32
  404544:	b	402c24 <ferror@plt+0x7b4>
  404548:	cmp	w8, #0xf
  40454c:	b.ne	40455c <ferror@plt+0x20ec>  // b.any
  404550:	mov	x0, x19
  404554:	mov	x1, x20
  404558:	bl	409dbc <ferror@plt+0x794c>
  40455c:	ldp	x20, x19, [sp, #16]
  404560:	mov	w0, wzr
  404564:	ldp	x29, x30, [sp], #32
  404568:	ret
  40456c:	stp	x29, x30, [sp, #-64]!
  404570:	stp	x28, x23, [sp, #16]
  404574:	stp	x22, x21, [sp, #32]
  404578:	stp	x20, x19, [sp, #48]
  40457c:	mov	x29, sp
  404580:	sub	sp, sp, #0x2d0
  404584:	ldr	w8, [x0]
  404588:	subs	w3, w8, #0x20
  40458c:	b.mi	404e84 <ferror@plt+0x2a14>  // b.first
  404590:	ldrb	w8, [x0, #16]
  404594:	mov	x20, x0
  404598:	mov	x19, x1
  40459c:	cmp	w8, #0x7
  4045a0:	b.eq	4045a8 <ferror@plt+0x2138>  // b.none
  4045a4:	cbnz	w8, 404f18 <ferror@plt+0x2aa8>
  4045a8:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4045ac:	ldr	w8, [x8, #984]
  4045b0:	cbz	w8, 4045c0 <ferror@plt+0x2150>
  4045b4:	ldr	w9, [x20, #20]
  4045b8:	cmp	w8, w9
  4045bc:	b.ne	404f18 <ferror@plt+0x2aa8>  // b.any
  4045c0:	add	x2, x20, #0x20
  4045c4:	add	x0, sp, #0x8
  4045c8:	mov	w1, #0x35                  	// #53
  4045cc:	mov	w4, #0x8000                	// #32768
  4045d0:	bl	40ea14 <ferror@plt+0xc5a4>
  4045d4:	ldr	w0, [x20, #20]
  4045d8:	ldr	x1, [sp, #32]
  4045dc:	bl	408e1c <ferror@plt+0x69ac>
  4045e0:	cbz	x0, 404ea0 <ferror@plt+0x2a30>
  4045e4:	mov	x21, x0
  4045e8:	mov	x0, xzr
  4045ec:	bl	40b68c <ferror@plt+0x921c>
  4045f0:	ldrh	w8, [x20, #4]
  4045f4:	cmp	w8, #0x11
  4045f8:	b.ne	40461c <ferror@plt+0x21ac>  // b.any
  4045fc:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  404600:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  404604:	add	x2, x2, #0x15b
  404608:	add	x3, x3, #0x163
  40460c:	mov	w0, #0x4                   	// #4
  404610:	mov	w1, #0x6                   	// #6
  404614:	mov	w4, #0x1                   	// #1
  404618:	bl	40bbf4 <ferror@plt+0x9784>
  40461c:	ldr	w4, [x20, #20]
  404620:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  404624:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  404628:	add	x2, x2, #0x6d2
  40462c:	add	x3, x3, #0x6da
  404630:	mov	w0, #0x4                   	// #4
  404634:	mov	w1, #0x6                   	// #6
  404638:	bl	40b794 <ferror@plt+0x9324>
  40463c:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  404640:	add	x0, x0, #0xebe
  404644:	add	x2, sp, #0x8
  404648:	mov	x1, x21
  40464c:	bl	4099b4 <ferror@plt+0x7544>
  404650:	ldr	w23, [x20, #24]
  404654:	mov	w21, w0
  404658:	bl	40b66c <ferror@plt+0x91fc>
  40465c:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404660:	adrp	x9, 40f000 <ferror@plt+0xcb90>
  404664:	add	x8, x8, #0x728
  404668:	add	x9, x9, #0x27b
  40466c:	tst	w0, #0x1
  404670:	csel	x1, x9, x8, ne  // ne = any
  404674:	mov	w0, #0x4                   	// #4
  404678:	bl	40b6e8 <ferror@plt+0x9278>
  40467c:	mov	w8, #0x41                  	// #65
  404680:	and	w8, w23, w8
  404684:	cmp	w8, #0x1
  404688:	b.ne	4046bc <ferror@plt+0x224c>  // b.any
  40468c:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404690:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404694:	add	x8, x8, #0x72a
  404698:	add	x9, x9, #0x439
  40469c:	cmp	w23, #0x0
  4046a0:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  4046a4:	csel	x3, x9, x8, eq  // eq = none
  4046a8:	add	x4, x4, #0x72e
  4046ac:	mov	w0, #0x4                   	// #4
  4046b0:	mov	w1, #0x6                   	// #6
  4046b4:	mov	x2, xzr
  4046b8:	bl	40bb7c <ferror@plt+0x970c>
  4046bc:	tbnz	w23, #3, 4046cc <ferror@plt+0x225c>
  4046c0:	and	w22, w23, #0xffffffbf
  4046c4:	tbnz	w22, #1, 404708 <ferror@plt+0x2298>
  4046c8:	b	404744 <ferror@plt+0x22d4>
  4046cc:	mov	w8, #0xffffffb7            	// #-73
  4046d0:	adrp	x9, 40f000 <ferror@plt+0xcb90>
  4046d4:	adrp	x10, 410000 <ferror@plt+0xdb90>
  4046d8:	add	x9, x9, #0x72a
  4046dc:	add	x10, x10, #0x439
  4046e0:	tst	w23, w8
  4046e4:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  4046e8:	csel	x3, x10, x9, eq  // eq = none
  4046ec:	add	x4, x4, #0x739
  4046f0:	mov	w0, #0x4                   	// #4
  4046f4:	mov	w1, #0x6                   	// #6
  4046f8:	mov	x2, xzr
  4046fc:	and	w22, w23, w8
  404700:	bl	40bb7c <ferror@plt+0x970c>
  404704:	tbz	w22, #1, 404744 <ferror@plt+0x22d4>
  404708:	mov	w8, #0xffffffbd            	// #-67
  40470c:	adrp	x9, 40f000 <ferror@plt+0xcb90>
  404710:	adrp	x10, 410000 <ferror@plt+0xdb90>
  404714:	add	x9, x9, #0x72a
  404718:	add	x10, x10, #0x439
  40471c:	tst	w22, w8
  404720:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404724:	csel	x3, x10, x9, eq  // eq = none
  404728:	add	x4, x4, #0x742
  40472c:	mov	w0, #0x4                   	// #4
  404730:	mov	w1, #0x6                   	// #6
  404734:	mov	x2, xzr
  404738:	and	w23, w22, w8
  40473c:	bl	40bb7c <ferror@plt+0x970c>
  404740:	mov	w22, w23
  404744:	tbnz	w22, #4, 40489c <ferror@plt+0x242c>
  404748:	tbnz	w22, #12, 4048d8 <ferror@plt+0x2468>
  40474c:	tbnz	w22, #7, 404914 <ferror@plt+0x24a4>
  404750:	tbnz	w22, #9, 404950 <ferror@plt+0x24e0>
  404754:	tbnz	w22, #8, 40498c <ferror@plt+0x251c>
  404758:	tbnz	w22, #10, 4049c8 <ferror@plt+0x2558>
  40475c:	tbnz	w22, #11, 404a04 <ferror@plt+0x2594>
  404760:	tbnz	w22, #2, 404a40 <ferror@plt+0x25d0>
  404764:	tbnz	w22, #15, 404a7c <ferror@plt+0x260c>
  404768:	tbnz	w22, #14, 404ab8 <ferror@plt+0x2648>
  40476c:	tbnz	w22, #13, 404af4 <ferror@plt+0x2684>
  404770:	tbnz	w22, #5, 404b30 <ferror@plt+0x26c0>
  404774:	tbnz	w22, #0, 404b6c <ferror@plt+0x26fc>
  404778:	tbnz	w22, #16, 404ba8 <ferror@plt+0x2738>
  40477c:	tbnz	w22, #17, 404be4 <ferror@plt+0x2774>
  404780:	tbnz	w22, #18, 404c20 <ferror@plt+0x27b0>
  404784:	cbz	w22, 4047a4 <ferror@plt+0x2334>
  404788:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  40478c:	add	x3, x3, #0x7c7
  404790:	mov	w0, #0x4                   	// #4
  404794:	mov	w1, #0x6                   	// #6
  404798:	mov	x2, xzr
  40479c:	mov	w4, w22
  4047a0:	bl	40bd10 <ferror@plt+0x98a0>
  4047a4:	cbz	w21, 4047c8 <ferror@plt+0x2358>
  4047a8:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  4047ac:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  4047b0:	add	x3, x3, #0x7ca
  4047b4:	add	x4, x4, #0x7ce
  4047b8:	mov	w0, #0x4                   	// #4
  4047bc:	mov	w1, #0x6                   	// #6
  4047c0:	mov	x2, xzr
  4047c4:	bl	40bb7c <ferror@plt+0x970c>
  4047c8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4047cc:	add	x1, x1, #0x7d5
  4047d0:	mov	w0, #0x4                   	// #4
  4047d4:	bl	40b758 <ferror@plt+0x92e8>
  4047d8:	ldr	x8, [sp, #40]
  4047dc:	cbz	x8, 404800 <ferror@plt+0x2390>
  4047e0:	ldr	w4, [x8, #4]
  4047e4:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  4047e8:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  4047ec:	add	x2, x2, #0x6df
  4047f0:	add	x3, x3, #0x6e3
  4047f4:	mov	w0, #0x4                   	// #4
  4047f8:	mov	w1, #0x6                   	// #6
  4047fc:	bl	40b794 <ferror@plt+0x9324>
  404800:	ldr	x8, [sp, #88]
  404804:	cbz	x8, 404830 <ferror@plt+0x23c0>
  404808:	ldr	w0, [x8, #4]
  40480c:	bl	40a914 <ferror@plt+0x84a4>
  404810:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  404814:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  404818:	mov	x4, x0
  40481c:	add	x2, x2, #0x1f8
  404820:	add	x3, x3, #0x1ff
  404824:	mov	w0, #0x4                   	// #4
  404828:	mov	w1, #0x6                   	// #6
  40482c:	bl	40bb7c <ferror@plt+0x970c>
  404830:	ldr	x2, [sp, #104]
  404834:	cbz	x2, 404848 <ferror@plt+0x23d8>
  404838:	ldrsh	w8, [x2, #2]
  40483c:	tbnz	w8, #31, 404c60 <ferror@plt+0x27f0>
  404840:	ldrb	w0, [x2, #4]
  404844:	bl	405a04 <ferror@plt+0x3594>
  404848:	ldr	x2, [sp, #216]
  40484c:	cbz	x2, 404eec <ferror@plt+0x2a7c>
  404850:	ldr	w20, [x20, #20]
  404854:	ldrh	w8, [x2], #4
  404858:	add	x0, sp, #0x1b8
  40485c:	mov	w1, #0x3                   	// #3
  404860:	sub	w3, w8, #0x4
  404864:	bl	40e9f8 <ferror@plt+0xc588>
  404868:	ldr	x8, [sp, #448]
  40486c:	cbz	x8, 404ed0 <ferror@plt+0x2a60>
  404870:	ldrh	w4, [x8, #4]
  404874:	cmp	x4, #0x2
  404878:	b.cc	404ea8 <ferror@plt+0x2a38>  // b.lo, b.ul, b.last
  40487c:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  404880:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  404884:	add	x2, x2, #0x8d6
  404888:	add	x3, x3, #0x8dd
  40488c:	mov	w0, #0x4                   	// #4
  404890:	mov	w1, #0x6                   	// #6
  404894:	bl	40bc70 <ferror@plt+0x9800>
  404898:	b	404ed0 <ferror@plt+0x2a60>
  40489c:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  4048a0:	adrp	x9, 410000 <ferror@plt+0xdb90>
  4048a4:	add	x8, x8, #0x72a
  4048a8:	add	x9, x9, #0x439
  4048ac:	tst	w22, #0xffffffef
  4048b0:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  4048b4:	csel	x3, x9, x8, eq  // eq = none
  4048b8:	add	x4, x4, #0x74c
  4048bc:	mov	w0, #0x4                   	// #4
  4048c0:	mov	w1, #0x6                   	// #6
  4048c4:	mov	x2, xzr
  4048c8:	and	w23, w22, #0xffffffef
  4048cc:	bl	40bb7c <ferror@plt+0x970c>
  4048d0:	mov	w22, w23
  4048d4:	tbz	w22, #12, 40474c <ferror@plt+0x22dc>
  4048d8:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  4048dc:	adrp	x9, 410000 <ferror@plt+0xdb90>
  4048e0:	add	x8, x8, #0x72a
  4048e4:	add	x9, x9, #0x439
  4048e8:	tst	w22, #0xffffefff
  4048ec:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  4048f0:	csel	x3, x9, x8, eq  // eq = none
  4048f4:	add	x4, x4, #0x758
  4048f8:	mov	w0, #0x4                   	// #4
  4048fc:	mov	w1, #0x6                   	// #6
  404900:	mov	x2, xzr
  404904:	and	w23, w22, #0xffffefff
  404908:	bl	40bb7c <ferror@plt+0x970c>
  40490c:	mov	w22, w23
  404910:	tbz	w22, #7, 404750 <ferror@plt+0x22e0>
  404914:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404918:	adrp	x9, 410000 <ferror@plt+0xdb90>
  40491c:	add	x8, x8, #0x72a
  404920:	add	x9, x9, #0x439
  404924:	tst	w22, #0xffffff7f
  404928:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  40492c:	csel	x3, x9, x8, eq  // eq = none
  404930:	add	x4, x4, #0x762
  404934:	mov	w0, #0x4                   	// #4
  404938:	mov	w1, #0x6                   	// #6
  40493c:	mov	x2, xzr
  404940:	and	w23, w22, #0xffffff7f
  404944:	bl	40bb7c <ferror@plt+0x970c>
  404948:	mov	w22, w23
  40494c:	tbz	w22, #9, 404754 <ferror@plt+0x22e4>
  404950:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404954:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404958:	add	x8, x8, #0x72a
  40495c:	add	x9, x9, #0x439
  404960:	tst	w22, #0xfffffdff
  404964:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404968:	csel	x3, x9, x8, eq  // eq = none
  40496c:	add	x4, x4, #0x768
  404970:	mov	w0, #0x4                   	// #4
  404974:	mov	w1, #0x6                   	// #6
  404978:	mov	x2, xzr
  40497c:	and	w23, w22, #0xfffffdff
  404980:	bl	40bb7c <ferror@plt+0x970c>
  404984:	mov	w22, w23
  404988:	tbz	w22, #8, 404758 <ferror@plt+0x22e8>
  40498c:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404990:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404994:	add	x8, x8, #0x72a
  404998:	add	x9, x9, #0x439
  40499c:	tst	w22, #0xfffffeff
  4049a0:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  4049a4:	csel	x3, x9, x8, eq  // eq = none
  4049a8:	add	x4, x4, #0x771
  4049ac:	mov	w0, #0x4                   	// #4
  4049b0:	mov	w1, #0x6                   	// #6
  4049b4:	mov	x2, xzr
  4049b8:	and	w23, w22, #0xfffffeff
  4049bc:	bl	40bb7c <ferror@plt+0x970c>
  4049c0:	mov	w22, w23
  4049c4:	tbz	w22, #10, 40475c <ferror@plt+0x22ec>
  4049c8:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  4049cc:	adrp	x9, 410000 <ferror@plt+0xdb90>
  4049d0:	add	x8, x8, #0x72a
  4049d4:	add	x9, x9, #0x439
  4049d8:	tst	w22, #0xfffffbff
  4049dc:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  4049e0:	csel	x3, x9, x8, eq  // eq = none
  4049e4:	add	x4, x4, #0x779
  4049e8:	mov	w0, #0x4                   	// #4
  4049ec:	mov	w1, #0x6                   	// #6
  4049f0:	mov	x2, xzr
  4049f4:	and	w23, w22, #0xfffffbff
  4049f8:	bl	40bb7c <ferror@plt+0x970c>
  4049fc:	mov	w22, w23
  404a00:	tbz	w22, #11, 404760 <ferror@plt+0x22f0>
  404a04:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404a08:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404a0c:	add	x8, x8, #0x72a
  404a10:	add	x9, x9, #0x439
  404a14:	tst	w22, #0xfffff7ff
  404a18:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404a1c:	csel	x3, x9, x8, eq  // eq = none
  404a20:	add	x4, x4, #0x780
  404a24:	mov	w0, #0x4                   	// #4
  404a28:	mov	w1, #0x6                   	// #6
  404a2c:	mov	x2, xzr
  404a30:	and	w23, w22, #0xfffff7ff
  404a34:	bl	40bb7c <ferror@plt+0x970c>
  404a38:	mov	w22, w23
  404a3c:	tbz	w22, #2, 404764 <ferror@plt+0x22f4>
  404a40:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404a44:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404a48:	add	x8, x8, #0x72a
  404a4c:	add	x9, x9, #0x439
  404a50:	tst	w22, #0xfffffffb
  404a54:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404a58:	csel	x3, x9, x8, eq  // eq = none
  404a5c:	add	x4, x4, #0x786
  404a60:	mov	w0, #0x4                   	// #4
  404a64:	mov	w1, #0x6                   	// #6
  404a68:	mov	x2, xzr
  404a6c:	and	w23, w22, #0xfffffffb
  404a70:	bl	40bb7c <ferror@plt+0x970c>
  404a74:	mov	w22, w23
  404a78:	tbz	w22, #15, 404768 <ferror@plt+0x22f8>
  404a7c:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404a80:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404a84:	add	x8, x8, #0x72a
  404a88:	add	x9, x9, #0x439
  404a8c:	tst	w22, #0xffff7fff
  404a90:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404a94:	csel	x3, x9, x8, eq  // eq = none
  404a98:	add	x4, x4, #0x78c
  404a9c:	mov	w0, #0x4                   	// #4
  404aa0:	mov	w1, #0x6                   	// #6
  404aa4:	mov	x2, xzr
  404aa8:	and	w23, w22, #0xffff7fff
  404aac:	bl	40bb7c <ferror@plt+0x970c>
  404ab0:	mov	w22, w23
  404ab4:	tbz	w22, #14, 40476c <ferror@plt+0x22fc>
  404ab8:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404abc:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404ac0:	add	x8, x8, #0x72a
  404ac4:	add	x9, x9, #0x439
  404ac8:	tst	w22, #0xffffbfff
  404acc:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404ad0:	csel	x3, x9, x8, eq  // eq = none
  404ad4:	add	x4, x4, #0x794
  404ad8:	mov	w0, #0x4                   	// #4
  404adc:	mov	w1, #0x6                   	// #6
  404ae0:	mov	x2, xzr
  404ae4:	and	w23, w22, #0xffffbfff
  404ae8:	bl	40bb7c <ferror@plt+0x970c>
  404aec:	mov	w22, w23
  404af0:	tbz	w22, #13, 404770 <ferror@plt+0x2300>
  404af4:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404af8:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404afc:	add	x8, x8, #0x72a
  404b00:	add	x9, x9, #0x439
  404b04:	tst	w22, #0xffffdfff
  404b08:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404b0c:	csel	x3, x9, x8, eq  // eq = none
  404b10:	add	x4, x4, #0x79e
  404b14:	mov	w0, #0x4                   	// #4
  404b18:	mov	w1, #0x6                   	// #6
  404b1c:	mov	x2, xzr
  404b20:	and	w23, w22, #0xffffdfff
  404b24:	bl	40bb7c <ferror@plt+0x970c>
  404b28:	mov	w22, w23
  404b2c:	tbz	w22, #5, 404774 <ferror@plt+0x2304>
  404b30:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404b34:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404b38:	add	x8, x8, #0x72a
  404b3c:	add	x9, x9, #0x439
  404b40:	tst	w22, #0xffffffdf
  404b44:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404b48:	csel	x3, x9, x8, eq  // eq = none
  404b4c:	add	x4, x4, #0x7a6
  404b50:	mov	w0, #0x4                   	// #4
  404b54:	mov	w1, #0x6                   	// #6
  404b58:	mov	x2, xzr
  404b5c:	and	w23, w22, #0xffffffdf
  404b60:	bl	40bb7c <ferror@plt+0x970c>
  404b64:	mov	w22, w23
  404b68:	tbz	w22, #0, 404778 <ferror@plt+0x2308>
  404b6c:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404b70:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404b74:	add	x8, x8, #0x72a
  404b78:	add	x9, x9, #0x439
  404b7c:	tst	w22, #0xfffffffe
  404b80:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404b84:	csel	x3, x9, x8, eq  // eq = none
  404b88:	add	x4, x4, #0x7b7
  404b8c:	mov	w0, #0x4                   	// #4
  404b90:	mov	w1, #0x6                   	// #6
  404b94:	mov	x2, xzr
  404b98:	and	w23, w22, #0xfffffffe
  404b9c:	bl	40bb7c <ferror@plt+0x970c>
  404ba0:	mov	w22, w23
  404ba4:	tbz	w22, #16, 40477c <ferror@plt+0x230c>
  404ba8:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404bac:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404bb0:	add	x8, x8, #0x72a
  404bb4:	add	x9, x9, #0x439
  404bb8:	tst	w22, #0xfffeffff
  404bbc:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404bc0:	csel	x3, x9, x8, eq  // eq = none
  404bc4:	add	x4, x4, #0x7b1
  404bc8:	mov	w0, #0x4                   	// #4
  404bcc:	mov	w1, #0x6                   	// #6
  404bd0:	mov	x2, xzr
  404bd4:	and	w23, w22, #0xfffeffff
  404bd8:	bl	40bb7c <ferror@plt+0x970c>
  404bdc:	mov	w22, w23
  404be0:	tbz	w22, #17, 404780 <ferror@plt+0x2310>
  404be4:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404be8:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404bec:	add	x8, x8, #0x72a
  404bf0:	add	x9, x9, #0x439
  404bf4:	tst	w22, #0xfffdffff
  404bf8:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404bfc:	csel	x3, x9, x8, eq  // eq = none
  404c00:	add	x4, x4, #0x7ba
  404c04:	mov	w0, #0x4                   	// #4
  404c08:	mov	w1, #0x6                   	// #6
  404c0c:	mov	x2, xzr
  404c10:	and	w23, w22, #0xfffdffff
  404c14:	bl	40bb7c <ferror@plt+0x970c>
  404c18:	mov	w22, w23
  404c1c:	tbz	w22, #18, 404784 <ferror@plt+0x2314>
  404c20:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404c24:	adrp	x9, 410000 <ferror@plt+0xdb90>
  404c28:	add	x8, x8, #0x72a
  404c2c:	add	x9, x9, #0x439
  404c30:	tst	w22, #0xfffbffff
  404c34:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  404c38:	csel	x3, x9, x8, eq  // eq = none
  404c3c:	add	x4, x4, #0x7c2
  404c40:	mov	w0, #0x4                   	// #4
  404c44:	mov	w1, #0x6                   	// #6
  404c48:	mov	x2, xzr
  404c4c:	and	w23, w22, #0xfffbffff
  404c50:	bl	40bb7c <ferror@plt+0x970c>
  404c54:	mov	w22, w23
  404c58:	cbnz	w22, 404788 <ferror@plt+0x2318>
  404c5c:	b	4047a4 <ferror@plt+0x2334>
  404c60:	ldrh	w8, [x2], #4
  404c64:	add	x0, sp, #0x1b8
  404c68:	mov	w1, #0x22                  	// #34
  404c6c:	sub	w3, w8, #0x4
  404c70:	bl	40e9f8 <ferror@plt+0xc588>
  404c74:	ldr	x8, [sp, #448]
  404c78:	cbz	x8, 404c84 <ferror@plt+0x2814>
  404c7c:	ldrb	w0, [x8, #4]
  404c80:	bl	405a04 <ferror@plt+0x3594>
  404c84:	ldr	x8, [sp, #456]
  404c88:	cbz	x8, 404cac <ferror@plt+0x283c>
  404c8c:	ldrh	w4, [x8, #4]
  404c90:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  404c94:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  404c98:	add	x2, x2, #0x7d8
  404c9c:	add	x3, x3, #0x7e1
  404ca0:	mov	w0, #0x4                   	// #4
  404ca4:	mov	w1, #0x6                   	// #6
  404ca8:	bl	40b90c <ferror@plt+0x949c>
  404cac:	ldr	x8, [sp, #464]
  404cb0:	cbz	x8, 404cd4 <ferror@plt+0x2864>
  404cb4:	ldr	w4, [x8, #4]
  404cb8:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  404cbc:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  404cc0:	add	x2, x2, #0x7ee
  404cc4:	add	x3, x3, #0x7f3
  404cc8:	mov	w0, #0x4                   	// #4
  404ccc:	mov	w1, #0x6                   	// #6
  404cd0:	bl	40b90c <ferror@plt+0x949c>
  404cd4:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  404cd8:	ldr	w8, [x8, #3680]
  404cdc:	cbz	w8, 404848 <ferror@plt+0x23d8>
  404ce0:	bl	40b66c <ferror@plt+0x91fc>
  404ce4:	tbnz	w0, #0, 404d00 <ferror@plt+0x2890>
  404ce8:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404cec:	ldr	x2, [x8, #864]
  404cf0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404cf4:	add	x1, x1, #0x7fc
  404cf8:	mov	x0, x19
  404cfc:	bl	402440 <fprintf@plt>
  404d00:	ldr	x8, [sp, #472]
  404d04:	cbz	x8, 404d1c <ferror@plt+0x28ac>
  404d08:	ldrb	w2, [x8, #4]
  404d0c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404d10:	add	x1, x1, #0x803
  404d14:	mov	x0, x19
  404d18:	bl	405a58 <ferror@plt+0x35e8>
  404d1c:	ldr	x8, [sp, #480]
  404d20:	cbz	x8, 404d38 <ferror@plt+0x28c8>
  404d24:	ldrb	w2, [x8, #4]
  404d28:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404d2c:	add	x1, x1, #0x80b
  404d30:	mov	x0, x19
  404d34:	bl	405a58 <ferror@plt+0x35e8>
  404d38:	ldr	x8, [sp, #488]
  404d3c:	cbz	x8, 404d54 <ferror@plt+0x28e4>
  404d40:	ldrb	w2, [x8, #4]
  404d44:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404d48:	add	x1, x1, #0x811
  404d4c:	mov	x0, x19
  404d50:	bl	405a58 <ferror@plt+0x35e8>
  404d54:	ldr	x8, [sp, #496]
  404d58:	cbz	x8, 404d70 <ferror@plt+0x2900>
  404d5c:	ldrb	w2, [x8, #4]
  404d60:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404d64:	add	x1, x1, #0x81c
  404d68:	mov	x0, x19
  404d6c:	bl	405a58 <ferror@plt+0x35e8>
  404d70:	ldr	x8, [sp, #504]
  404d74:	cbz	x8, 404d8c <ferror@plt+0x291c>
  404d78:	ldrb	w2, [x8, #4]
  404d7c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404d80:	add	x1, x1, #0x826
  404d84:	mov	x0, x19
  404d88:	bl	405a58 <ferror@plt+0x35e8>
  404d8c:	ldr	x8, [sp, #528]
  404d90:	cbz	x8, 404da8 <ferror@plt+0x2938>
  404d94:	ldrb	w2, [x8, #4]
  404d98:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404d9c:	add	x1, x1, #0x82f
  404da0:	mov	x0, x19
  404da4:	bl	405a58 <ferror@plt+0x35e8>
  404da8:	ldr	x8, [sp, #512]
  404dac:	cbz	x8, 404dc4 <ferror@plt+0x2954>
  404db0:	ldrb	w2, [x8, #4]
  404db4:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404db8:	add	x1, x1, #0x843
  404dbc:	mov	x0, x19
  404dc0:	bl	405a58 <ferror@plt+0x35e8>
  404dc4:	ldr	x8, [sp, #656]
  404dc8:	cbz	x8, 404de0 <ferror@plt+0x2970>
  404dcc:	ldrb	w2, [x8, #4]
  404dd0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404dd4:	add	x1, x1, #0x83d
  404dd8:	mov	x0, x19
  404ddc:	bl	405a58 <ferror@plt+0x35e8>
  404de0:	ldr	x8, [sp, #664]
  404de4:	cbz	x8, 404dfc <ferror@plt+0x298c>
  404de8:	ldrb	w2, [x8, #4]
  404dec:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404df0:	add	x1, x1, #0x849
  404df4:	mov	x0, x19
  404df8:	bl	405a58 <ferror@plt+0x35e8>
  404dfc:	ldr	x8, [sp, #696]
  404e00:	cbz	x8, 404e18 <ferror@plt+0x29a8>
  404e04:	ldrb	w2, [x8, #4]
  404e08:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404e0c:	add	x1, x1, #0x85a
  404e10:	mov	x0, x19
  404e14:	bl	405a58 <ferror@plt+0x35e8>
  404e18:	ldr	x8, [sp, #672]
  404e1c:	cbz	x8, 404e34 <ferror@plt+0x29c4>
  404e20:	ldrb	w2, [x8, #4]
  404e24:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404e28:	add	x1, x1, #0x869
  404e2c:	mov	x0, x19
  404e30:	bl	405a58 <ferror@plt+0x35e8>
  404e34:	ldr	x8, [sp, #712]
  404e38:	cbz	x8, 404e64 <ferror@plt+0x29f4>
  404e3c:	ldr	w0, [x8, #4]
  404e40:	bl	40a914 <ferror@plt+0x84a4>
  404e44:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  404e48:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  404e4c:	mov	x4, x0
  404e50:	add	x2, x2, #0x972
  404e54:	add	x3, x3, #0x875
  404e58:	mov	w0, #0x4                   	// #4
  404e5c:	mov	w1, #0x6                   	// #6
  404e60:	bl	40bb7c <ferror@plt+0x970c>
  404e64:	ldr	x8, [sp, #704]
  404e68:	cbz	x8, 404848 <ferror@plt+0x23d8>
  404e6c:	ldrb	w2, [x8, #4]
  404e70:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404e74:	add	x1, x1, #0x885
  404e78:	mov	x0, x19
  404e7c:	bl	405a58 <ferror@plt+0x35e8>
  404e80:	b	404848 <ferror@plt+0x23d8>
  404e84:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  404e88:	ldr	x3, [x8, #880]
  404e8c:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  404e90:	add	x0, x0, #0x6be
  404e94:	mov	w1, #0x13                  	// #19
  404e98:	mov	w2, #0x1                   	// #1
  404e9c:	bl	4022a0 <fwrite@plt>
  404ea0:	mov	w0, #0xffffffff            	// #-1
  404ea4:	b	404f1c <ferror@plt+0x2aac>
  404ea8:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  404eac:	add	x8, x8, #0xde0
  404eb0:	ldr	x4, [x8, x4, lsl #3]
  404eb4:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  404eb8:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  404ebc:	add	x2, x2, #0x8d6
  404ec0:	add	x3, x3, #0x8eb
  404ec4:	mov	w0, #0x4                   	// #4
  404ec8:	mov	w1, #0x6                   	// #6
  404ecc:	bl	40bb7c <ferror@plt+0x970c>
  404ed0:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  404ed4:	ldr	w8, [x8, #3680]
  404ed8:	cbz	w8, 404eec <ferror@plt+0x2a7c>
  404edc:	ldr	x0, [sp, #456]
  404ee0:	cbz	x0, 404eec <ferror@plt+0x2a7c>
  404ee4:	mov	w1, w20
  404ee8:	bl	406950 <ferror@plt+0x44e0>
  404eec:	adrp	x3, 410000 <ferror@plt+0xdb90>
  404ef0:	adrp	x4, 410000 <ferror@plt+0xdb90>
  404ef4:	add	x3, x3, #0x439
  404ef8:	add	x4, x4, #0xe3b
  404efc:	mov	w0, #0x1                   	// #1
  404f00:	mov	w1, #0x6                   	// #6
  404f04:	mov	x2, xzr
  404f08:	bl	40bb7c <ferror@plt+0x970c>
  404f0c:	bl	40b6d4 <ferror@plt+0x9264>
  404f10:	mov	x0, x19
  404f14:	bl	4022c0 <fflush@plt>
  404f18:	mov	w0, wzr
  404f1c:	add	sp, sp, #0x2d0
  404f20:	ldp	x20, x19, [sp, #48]
  404f24:	ldp	x22, x21, [sp, #32]
  404f28:	ldp	x28, x23, [sp, #16]
  404f2c:	ldp	x29, x30, [sp], #64
  404f30:	ret
  404f34:	stp	x29, x30, [sp, #-96]!
  404f38:	stp	x28, x27, [sp, #16]
  404f3c:	stp	x26, x25, [sp, #32]
  404f40:	stp	x24, x23, [sp, #48]
  404f44:	stp	x22, x21, [sp, #64]
  404f48:	stp	x20, x19, [sp, #80]
  404f4c:	mov	x29, sp
  404f50:	sub	sp, sp, #0x280
  404f54:	mov	w24, w0
  404f58:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  404f5c:	add	x0, x0, #0x328
  404f60:	mov	x21, x1
  404f64:	bl	40ac8c <ferror@plt+0x881c>
  404f68:	subs	w19, w24, #0x1
  404f6c:	b.lt	405528 <ferror@plt+0x30b8>  // b.tstop
  404f70:	ldr	x0, [x21]
  404f74:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404f78:	add	x1, x1, #0x6eb
  404f7c:	bl	408e94 <ferror@plt+0x6a24>
  404f80:	tbz	w0, #0, 404fe0 <ferror@plt+0x2b70>
  404f84:	ldr	x0, [x21]
  404f88:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404f8c:	add	x1, x1, #0x6ef
  404f90:	bl	408e94 <ferror@plt+0x6a24>
  404f94:	tbz	w0, #0, 404fe0 <ferror@plt+0x2b70>
  404f98:	ldr	x0, [x21]
  404f9c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404fa0:	add	x1, x1, #0xfc3
  404fa4:	bl	408e94 <ferror@plt+0x6a24>
  404fa8:	tbz	w0, #0, 404fd4 <ferror@plt+0x2b64>
  404fac:	ldr	x0, [x21]
  404fb0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404fb4:	add	x1, x1, #0x228
  404fb8:	bl	408e94 <ferror@plt+0x6a24>
  404fbc:	tbz	w0, #0, 404fd4 <ferror@plt+0x2b64>
  404fc0:	ldr	x0, [x21]
  404fc4:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  404fc8:	add	x1, x1, #0x22c
  404fcc:	bl	408e94 <ferror@plt+0x6a24>
  404fd0:	tbnz	w0, #0, 405838 <ferror@plt+0x33c8>
  404fd4:	add	x1, x21, #0x8
  404fd8:	mov	w0, w19
  404fdc:	b	405530 <ferror@plt+0x30c0>
  404fe0:	add	x8, sp, #0x58
  404fe4:	add	x0, x8, #0x8
  404fe8:	mov	w2, #0x218                 	// #536
  404fec:	mov	w1, wzr
  404ff0:	bl	402090 <memset@plt>
  404ff4:	mov	x8, #0x20                  	// #32
  404ff8:	movk	x8, #0x13, lsl #32
  404ffc:	movk	x8, #0x1, lsl #48
  405000:	str	x8, [sp, #88]
  405004:	mov	w8, #0x7                   	// #7
  405008:	strb	w8, [sp, #104]
  40500c:	mov	w8, #0xff                  	// #255
  405010:	cmp	w24, #0x2
  405014:	strb	w8, [sp, #84]
  405018:	strb	w8, [sp, #80]
  40501c:	strb	w8, [sp, #76]
  405020:	strb	w8, [sp, #72]
  405024:	strb	w8, [sp, #68]
  405028:	strb	w8, [sp, #64]
  40502c:	strb	w8, [sp, #60]
  405030:	strb	w8, [sp, #56]
  405034:	strb	w8, [sp, #52]
  405038:	strb	w8, [sp, #48]
  40503c:	strb	w8, [sp, #44]
  405040:	strb	w8, [sp, #40]
  405044:	b.lt	4057a8 <ferror@plt+0x3338>  // b.tstop
  405048:	mov	w8, #0xffffffff            	// #-1
  40504c:	str	w8, [sp, #4]
  405050:	mov	w8, #0xff                  	// #255
  405054:	str	x8, [sp, #8]
  405058:	mov	w8, #0xffff                	// #65535
  40505c:	adrp	x26, 40f000 <ferror@plt+0xcb90>
  405060:	adrp	x27, 40f000 <ferror@plt+0xcb90>
  405064:	adrp	x28, 40f000 <ferror@plt+0xcb90>
  405068:	adrp	x19, 40f000 <ferror@plt+0xcb90>
  40506c:	mov	x25, xzr
  405070:	str	w8, [sp, #16]
  405074:	add	x26, x26, #0x2ca
  405078:	add	x27, x27, #0x80b
  40507c:	add	x28, x28, #0x803
  405080:	add	x19, x19, #0x81c
  405084:	mov	w8, #0xffff                	// #65535
  405088:	mov	x23, x21
  40508c:	str	xzr, [sp, #24]
  405090:	str	w8, [sp, #20]
  405094:	ldr	x20, [x23, #8]!
  405098:	mov	x1, x26
  40509c:	mov	x0, x20
  4050a0:	bl	4021b0 <strcmp@plt>
  4050a4:	cbz	w0, 405238 <ferror@plt+0x2dc8>
  4050a8:	mov	x0, x20
  4050ac:	mov	x1, x27
  4050b0:	bl	4021b0 <strcmp@plt>
  4050b4:	cbz	w0, 40524c <ferror@plt+0x2ddc>
  4050b8:	mov	x0, x20
  4050bc:	mov	x1, x28
  4050c0:	bl	4021b0 <strcmp@plt>
  4050c4:	cbz	w0, 405268 <ferror@plt+0x2df8>
  4050c8:	mov	x0, x20
  4050cc:	mov	x1, x19
  4050d0:	bl	4021b0 <strcmp@plt>
  4050d4:	cbz	w0, 405284 <ferror@plt+0x2e14>
  4050d8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4050dc:	mov	x0, x20
  4050e0:	add	x1, x1, #0x811
  4050e4:	bl	4021b0 <strcmp@plt>
  4050e8:	cbz	w0, 4052a0 <ferror@plt+0x2e30>
  4050ec:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4050f0:	mov	x0, x20
  4050f4:	add	x1, x1, #0x826
  4050f8:	bl	4021b0 <strcmp@plt>
  4050fc:	cbz	w0, 4052c0 <ferror@plt+0x2e50>
  405100:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405104:	mov	x0, x20
  405108:	add	x1, x1, #0x82f
  40510c:	bl	4021b0 <strcmp@plt>
  405110:	cbz	w0, 4052e0 <ferror@plt+0x2e70>
  405114:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405118:	mov	x0, x20
  40511c:	add	x1, x1, #0x843
  405120:	bl	4021b0 <strcmp@plt>
  405124:	cbz	w0, 405300 <ferror@plt+0x2e90>
  405128:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40512c:	mov	x0, x20
  405130:	add	x1, x1, #0x83d
  405134:	bl	4021b0 <strcmp@plt>
  405138:	cbz	w0, 405320 <ferror@plt+0x2eb0>
  40513c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405140:	mov	x0, x20
  405144:	add	x1, x1, #0x849
  405148:	bl	4021b0 <strcmp@plt>
  40514c:	cbz	w0, 405340 <ferror@plt+0x2ed0>
  405150:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405154:	mov	x0, x20
  405158:	add	x1, x1, #0x7ee
  40515c:	bl	4021b0 <strcmp@plt>
  405160:	cbz	w0, 405378 <ferror@plt+0x2f08>
  405164:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405168:	mov	x0, x20
  40516c:	add	x1, x1, #0x7d8
  405170:	bl	4021b0 <strcmp@plt>
  405174:	cbz	w0, 405394 <ferror@plt+0x2f24>
  405178:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40517c:	mov	x0, x20
  405180:	add	x1, x1, #0x40a
  405184:	bl	4021b0 <strcmp@plt>
  405188:	cbz	w0, 4053b0 <ferror@plt+0x2f40>
  40518c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405190:	mov	x0, x20
  405194:	add	x1, x1, #0x8d6
  405198:	bl	4021b0 <strcmp@plt>
  40519c:	cbz	w0, 405410 <ferror@plt+0x2fa0>
  4051a0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4051a4:	mov	x0, x20
  4051a8:	add	x1, x1, #0x281
  4051ac:	sub	w22, w24, #0x1
  4051b0:	bl	4021b0 <strcmp@plt>
  4051b4:	cbz	w0, 405454 <ferror@plt+0x2fe4>
  4051b8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4051bc:	mov	x0, x20
  4051c0:	add	x1, x1, #0x1f8
  4051c4:	bl	4021b0 <strcmp@plt>
  4051c8:	cbz	w0, 405468 <ferror@plt+0x2ff8>
  4051cc:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4051d0:	mov	x0, x20
  4051d4:	add	x1, x1, #0x85a
  4051d8:	bl	4021b0 <strcmp@plt>
  4051dc:	cbz	w0, 405494 <ferror@plt+0x3024>
  4051e0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4051e4:	mov	x0, x20
  4051e8:	add	x1, x1, #0x869
  4051ec:	bl	4021b0 <strcmp@plt>
  4051f0:	cbz	w0, 4054b4 <ferror@plt+0x3044>
  4051f4:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4051f8:	mov	x0, x20
  4051fc:	add	x1, x1, #0x885
  405200:	bl	4021b0 <strcmp@plt>
  405204:	cbz	w0, 4054d4 <ferror@plt+0x3064>
  405208:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40520c:	mov	x0, x20
  405210:	add	x1, x1, #0x972
  405214:	bl	4021b0 <strcmp@plt>
  405218:	cbz	w0, 4054f4 <ferror@plt+0x3084>
  40521c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405220:	mov	x0, x20
  405224:	add	x1, x1, #0x970
  405228:	bl	4021b0 <strcmp@plt>
  40522c:	cbnz	w0, 40586c <ferror@plt+0x33fc>
  405230:	str	wzr, [sp, #4]
  405234:	b	405364 <ferror@plt+0x2ef4>
  405238:	subs	w22, w24, #0x2
  40523c:	b.le	405834 <ferror@plt+0x33c4>
  405240:	add	x23, x21, #0x10
  405244:	ldr	x25, [x23]
  405248:	b	405364 <ferror@plt+0x2ef4>
  40524c:	subs	w22, w24, #0x2
  405250:	b.le	405834 <ferror@plt+0x33c4>
  405254:	add	x23, x21, #0x10
  405258:	ldr	x2, [x23]
  40525c:	add	x1, sp, #0x30
  405260:	mov	x0, x27
  405264:	b	40535c <ferror@plt+0x2eec>
  405268:	subs	w22, w24, #0x2
  40526c:	b.le	405834 <ferror@plt+0x33c4>
  405270:	add	x23, x21, #0x10
  405274:	ldr	x2, [x23]
  405278:	add	x1, sp, #0x34
  40527c:	mov	x0, x28
  405280:	b	40535c <ferror@plt+0x2eec>
  405284:	subs	w22, w24, #0x2
  405288:	b.le	405834 <ferror@plt+0x33c4>
  40528c:	add	x23, x21, #0x10
  405290:	ldr	x2, [x23]
  405294:	add	x1, sp, #0x2c
  405298:	mov	x0, x19
  40529c:	b	40535c <ferror@plt+0x2eec>
  4052a0:	subs	w22, w24, #0x2
  4052a4:	b.le	405834 <ferror@plt+0x33c4>
  4052a8:	add	x23, x21, #0x10
  4052ac:	ldr	x2, [x23]
  4052b0:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4052b4:	add	x1, sp, #0x28
  4052b8:	add	x0, x0, #0x811
  4052bc:	b	40535c <ferror@plt+0x2eec>
  4052c0:	subs	w22, w24, #0x2
  4052c4:	b.le	405834 <ferror@plt+0x33c4>
  4052c8:	add	x23, x21, #0x10
  4052cc:	ldr	x2, [x23]
  4052d0:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4052d4:	add	x1, sp, #0x50
  4052d8:	add	x0, x0, #0x826
  4052dc:	b	40535c <ferror@plt+0x2eec>
  4052e0:	subs	w22, w24, #0x2
  4052e4:	b.le	405834 <ferror@plt+0x33c4>
  4052e8:	add	x23, x21, #0x10
  4052ec:	ldr	x2, [x23]
  4052f0:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4052f4:	add	x1, sp, #0x4c
  4052f8:	add	x0, x0, #0x82f
  4052fc:	b	40535c <ferror@plt+0x2eec>
  405300:	subs	w22, w24, #0x2
  405304:	b.le	405834 <ferror@plt+0x33c4>
  405308:	add	x23, x21, #0x10
  40530c:	ldr	x2, [x23]
  405310:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  405314:	add	x1, sp, #0x48
  405318:	add	x0, x0, #0x843
  40531c:	b	40535c <ferror@plt+0x2eec>
  405320:	subs	w22, w24, #0x2
  405324:	b.le	405834 <ferror@plt+0x33c4>
  405328:	add	x23, x21, #0x10
  40532c:	ldr	x2, [x23]
  405330:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  405334:	add	x1, sp, #0x40
  405338:	add	x0, x0, #0x83d
  40533c:	b	40535c <ferror@plt+0x2eec>
  405340:	subs	w22, w24, #0x2
  405344:	b.le	405834 <ferror@plt+0x33c4>
  405348:	add	x23, x21, #0x10
  40534c:	ldr	x2, [x23]
  405350:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  405354:	add	x1, sp, #0x3c
  405358:	add	x0, x0, #0x849
  40535c:	bl	405adc <ferror@plt+0x366c>
  405360:	tbz	w0, #0, 4057e0 <ferror@plt+0x3370>
  405364:	cmp	w22, #0x1
  405368:	mov	x21, x23
  40536c:	mov	w24, w22
  405370:	b.gt	405094 <ferror@plt+0x2c24>
  405374:	b	405550 <ferror@plt+0x30e0>
  405378:	subs	w22, w24, #0x2
  40537c:	b.le	405834 <ferror@plt+0x33c4>
  405380:	add	x23, x21, #0x10
  405384:	ldr	x0, [x23]
  405388:	bl	402010 <atoi@plt>
  40538c:	str	w0, [sp, #28]
  405390:	b	405364 <ferror@plt+0x2ef4>
  405394:	subs	w22, w24, #0x2
  405398:	b.le	405834 <ferror@plt+0x33c4>
  40539c:	add	x23, x21, #0x10
  4053a0:	ldr	x0, [x23]
  4053a4:	bl	402010 <atoi@plt>
  4053a8:	str	w0, [sp, #20]
  4053ac:	b	405364 <ferror@plt+0x2ef4>
  4053b0:	subs	w22, w24, #0x2
  4053b4:	b.le	405834 <ferror@plt+0x33c4>
  4053b8:	add	x23, x21, #0x10
  4053bc:	ldr	x0, [x23]
  4053c0:	add	x1, sp, #0x20
  4053c4:	mov	w2, #0xa                   	// #10
  4053c8:	bl	4021d0 <strtol@plt>
  4053cc:	ldr	x20, [x23]
  4053d0:	adrp	x24, 40f000 <ferror@plt+0xcb90>
  4053d4:	add	x24, x24, #0xdb8
  4053d8:	ldrb	w8, [x20]
  4053dc:	cbz	w8, 4053ec <ferror@plt+0x2f7c>
  4053e0:	ldr	x8, [sp, #32]
  4053e4:	ldrb	w8, [x8]
  4053e8:	cbz	w8, 405478 <ferror@plt+0x3008>
  4053ec:	mov	x21, xzr
  4053f0:	ldr	x0, [x24, x21, lsl #3]
  4053f4:	mov	x1, x20
  4053f8:	bl	4021b0 <strcmp@plt>
  4053fc:	cbz	w0, 405460 <ferror@plt+0x2ff0>
  405400:	add	x21, x21, #0x1
  405404:	cmp	x21, #0x5
  405408:	b.ne	4053f0 <ferror@plt+0x2f80>  // b.any
  40540c:	b	405804 <ferror@plt+0x3394>
  405410:	subs	w22, w24, #0x2
  405414:	b.le	405834 <ferror@plt+0x33c4>
  405418:	add	x23, x21, #0x10
  40541c:	ldr	x20, [x23]
  405420:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405424:	add	x1, x1, #0x91e
  405428:	mov	x0, x20
  40542c:	bl	4021b0 <strcmp@plt>
  405430:	cbz	w0, 405480 <ferror@plt+0x3010>
  405434:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405438:	mov	x0, x20
  40543c:	add	x1, x1, #0x923
  405440:	bl	4021b0 <strcmp@plt>
  405444:	cbnz	w0, 40581c <ferror@plt+0x33ac>
  405448:	mov	w8, #0x2                   	// #2
  40544c:	str	wzr, [sp, #16]
  405450:	b	405470 <ferror@plt+0x3000>
  405454:	ldr	w8, [sp, #24]
  405458:	orr	w8, w8, #0x2
  40545c:	b	405470 <ferror@plt+0x3000>
  405460:	str	x21, [sp, #8]
  405464:	b	405364 <ferror@plt+0x2ef4>
  405468:	ldr	w8, [sp, #24]
  40546c:	orr	w8, w8, #0x1
  405470:	str	w8, [sp, #24]
  405474:	b	405364 <ferror@plt+0x2ef4>
  405478:	str	x0, [sp, #8]
  40547c:	b	405364 <ferror@plt+0x2ef4>
  405480:	mov	w8, #0x2                   	// #2
  405484:	str	w8, [sp, #24]
  405488:	mov	w8, #0x1                   	// #1
  40548c:	str	w8, [sp, #16]
  405490:	b	405364 <ferror@plt+0x2ef4>
  405494:	subs	w22, w24, #0x2
  405498:	b.le	405834 <ferror@plt+0x33c4>
  40549c:	add	x23, x21, #0x10
  4054a0:	ldr	x2, [x23]
  4054a4:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4054a8:	add	x1, sp, #0x54
  4054ac:	add	x0, x0, #0x85a
  4054b0:	b	40535c <ferror@plt+0x2eec>
  4054b4:	subs	w22, w24, #0x2
  4054b8:	b.le	405834 <ferror@plt+0x33c4>
  4054bc:	add	x23, x21, #0x10
  4054c0:	ldr	x2, [x23]
  4054c4:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4054c8:	add	x1, sp, #0x44
  4054cc:	add	x0, x0, #0x869
  4054d0:	b	40535c <ferror@plt+0x2eec>
  4054d4:	subs	w22, w24, #0x2
  4054d8:	b.le	405834 <ferror@plt+0x33c4>
  4054dc:	add	x23, x21, #0x10
  4054e0:	ldr	x2, [x23]
  4054e4:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4054e8:	add	x1, sp, #0x38
  4054ec:	add	x0, x0, #0x885
  4054f0:	b	40535c <ferror@plt+0x2eec>
  4054f4:	subs	w22, w24, #0x2
  4054f8:	b.le	405834 <ferror@plt+0x33c4>
  4054fc:	add	x23, x21, #0x10
  405500:	ldr	x0, [x23]
  405504:	bl	40ab74 <ferror@plt+0x8704>
  405508:	str	w0, [sp, #4]
  40550c:	cbnz	w0, 405364 <ferror@plt+0x2ef4>
  405510:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  405514:	ldr	x0, [x8, #880]
  405518:	ldr	x2, [x23]
  40551c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405520:	add	x1, x1, #0x94f
  405524:	b	4057dc <ferror@plt+0x336c>
  405528:	mov	w0, wzr
  40552c:	mov	x1, xzr
  405530:	add	sp, sp, #0x280
  405534:	ldp	x20, x19, [sp, #80]
  405538:	ldp	x22, x21, [sp, #64]
  40553c:	ldp	x24, x23, [sp, #48]
  405540:	ldp	x26, x25, [sp, #32]
  405544:	ldp	x28, x27, [sp, #16]
  405548:	ldp	x29, x30, [sp], #96
  40554c:	b	405870 <ferror@plt+0x3400>
  405550:	cbz	x25, 4057a8 <ferror@plt+0x3338>
  405554:	mov	x0, x25
  405558:	bl	40ab74 <ferror@plt+0x8704>
  40555c:	str	w0, [sp, #108]
  405560:	cbz	w0, 4057c8 <ferror@plt+0x3358>
  405564:	add	x0, sp, #0x58
  405568:	mov	w1, #0x220                 	// #544
  40556c:	mov	w2, #0x800c                	// #32780
  405570:	bl	40e6e8 <ferror@plt+0xc278>
  405574:	ldrsb	w3, [sp, #48]
  405578:	mov	x19, x0
  40557c:	tbnz	w3, #31, 405590 <ferror@plt+0x3120>
  405580:	add	x0, sp, #0x58
  405584:	mov	w1, #0x220                 	// #544
  405588:	mov	w2, #0x5                   	// #5
  40558c:	bl	40e420 <ferror@plt+0xbfb0>
  405590:	ldrsb	w3, [sp, #52]
  405594:	ldp	w22, w21, [sp, #16]
  405598:	ldr	w23, [sp, #24]
  40559c:	ldr	x20, [sp, #8]
  4055a0:	tbnz	w3, #31, 4055b4 <ferror@plt+0x3144>
  4055a4:	add	x0, sp, #0x58
  4055a8:	mov	w1, #0x220                 	// #544
  4055ac:	mov	w2, #0x4                   	// #4
  4055b0:	bl	40e420 <ferror@plt+0xbfb0>
  4055b4:	ldrsb	w3, [sp, #44]
  4055b8:	tbnz	w3, #31, 4055cc <ferror@plt+0x315c>
  4055bc:	add	x0, sp, #0x58
  4055c0:	mov	w1, #0x220                 	// #544
  4055c4:	mov	w2, #0x7                   	// #7
  4055c8:	bl	40e420 <ferror@plt+0xbfb0>
  4055cc:	ldrsb	w3, [sp, #40]
  4055d0:	tbnz	w3, #31, 4055e4 <ferror@plt+0x3174>
  4055d4:	add	x0, sp, #0x58
  4055d8:	mov	w1, #0x220                 	// #544
  4055dc:	mov	w2, #0x6                   	// #6
  4055e0:	bl	40e420 <ferror@plt+0xbfb0>
  4055e4:	ldrsb	w3, [sp, #72]
  4055e8:	tbnz	w3, #31, 4055fc <ferror@plt+0x318c>
  4055ec:	add	x0, sp, #0x58
  4055f0:	mov	w1, #0x220                 	// #544
  4055f4:	mov	w2, #0x9                   	// #9
  4055f8:	bl	40e420 <ferror@plt+0xbfb0>
  4055fc:	ldrsb	w3, [sp, #64]
  405600:	tbnz	w3, #31, 405614 <ferror@plt+0x31a4>
  405604:	add	x0, sp, #0x58
  405608:	mov	w1, #0x220                 	// #544
  40560c:	mov	w2, #0x1b                  	// #27
  405610:	bl	40e420 <ferror@plt+0xbfb0>
  405614:	ldrsb	w3, [sp, #60]
  405618:	tbnz	w3, #31, 40562c <ferror@plt+0x31bc>
  40561c:	add	x0, sp, #0x58
  405620:	mov	w1, #0x220                 	// #544
  405624:	mov	w2, #0x1c                  	// #28
  405628:	bl	40e420 <ferror@plt+0xbfb0>
  40562c:	ldrsb	w3, [sp, #80]
  405630:	tbnz	w3, #31, 405644 <ferror@plt+0x31d4>
  405634:	add	x0, sp, #0x58
  405638:	mov	w1, #0x220                 	// #544
  40563c:	mov	w2, #0x8                   	// #8
  405640:	bl	40e420 <ferror@plt+0xbfb0>
  405644:	ldrsb	w3, [sp, #76]
  405648:	tbnz	w3, #31, 40565c <ferror@plt+0x31ec>
  40564c:	add	x0, sp, #0x58
  405650:	mov	w1, #0x220                 	// #544
  405654:	mov	w2, #0xb                   	// #11
  405658:	bl	40e420 <ferror@plt+0xbfb0>
  40565c:	ldr	w3, [sp, #28]
  405660:	cbz	w3, 405674 <ferror@plt+0x3204>
  405664:	add	x0, sp, #0x58
  405668:	mov	w1, #0x220                 	// #544
  40566c:	mov	w2, #0x3                   	// #3
  405670:	bl	40e500 <ferror@plt+0xc090>
  405674:	sxth	w8, w21
  405678:	tbnz	w8, #31, 405690 <ferror@plt+0x3220>
  40567c:	add	x0, sp, #0x58
  405680:	mov	w1, #0x220                 	// #544
  405684:	mov	w2, #0x2                   	// #2
  405688:	mov	w3, w21
  40568c:	bl	40e490 <ferror@plt+0xc020>
  405690:	sxtb	w8, w20
  405694:	tbnz	w8, #31, 4056ac <ferror@plt+0x323c>
  405698:	add	x0, sp, #0x58
  40569c:	mov	w1, #0x220                 	// #544
  4056a0:	mov	w2, #0x1                   	// #1
  4056a4:	mov	w3, w20
  4056a8:	bl	40e420 <ferror@plt+0xbfb0>
  4056ac:	ldrb	w3, [sp, #84]
  4056b0:	cmp	w3, #0xff
  4056b4:	b.eq	4056c8 <ferror@plt+0x3258>  // b.none
  4056b8:	add	x0, sp, #0x58
  4056bc:	mov	w1, #0x220                 	// #544
  4056c0:	mov	w2, #0x20                  	// #32
  4056c4:	bl	40e420 <ferror@plt+0xbfb0>
  4056c8:	ldrb	w3, [sp, #68]
  4056cc:	cmp	w3, #0xff
  4056d0:	b.eq	4056e4 <ferror@plt+0x3274>  // b.none
  4056d4:	add	x0, sp, #0x58
  4056d8:	mov	w1, #0x220                 	// #544
  4056dc:	mov	w2, #0x1d                  	// #29
  4056e0:	bl	40e420 <ferror@plt+0xbfb0>
  4056e4:	ldrb	w3, [sp, #56]
  4056e8:	cmp	w3, #0xff
  4056ec:	b.eq	405700 <ferror@plt+0x3290>  // b.none
  4056f0:	add	x0, sp, #0x58
  4056f4:	mov	w1, #0x220                 	// #544
  4056f8:	mov	w2, #0x21                  	// #33
  4056fc:	bl	40e420 <ferror@plt+0xbfb0>
  405700:	ldr	w3, [sp, #4]
  405704:	cmn	w3, #0x1
  405708:	b.eq	40571c <ferror@plt+0x32ac>  // b.none
  40570c:	add	x0, sp, #0x58
  405710:	mov	w1, #0x220                 	// #544
  405714:	mov	w2, #0x22                  	// #34
  405718:	bl	40e500 <ferror@plt+0xc090>
  40571c:	add	x0, sp, #0x58
  405720:	mov	x1, x19
  405724:	bl	40e754 <ferror@plt+0xc2e4>
  405728:	tst	w23, #0xffff
  40572c:	sxth	w20, w22
  405730:	b.ne	405738 <ferror@plt+0x32c8>  // b.any
  405734:	tbnz	w20, #31, 40578c <ferror@plt+0x331c>
  405738:	add	x0, sp, #0x58
  40573c:	mov	w1, #0x220                 	// #544
  405740:	mov	w2, #0x1a                  	// #26
  405744:	and	w21, w23, #0xffff
  405748:	bl	40e6e8 <ferror@plt+0xc278>
  40574c:	mov	x19, x0
  405750:	cbz	w21, 405768 <ferror@plt+0x32f8>
  405754:	add	x0, sp, #0x58
  405758:	mov	w1, #0x220                 	// #544
  40575c:	mov	w2, wzr
  405760:	mov	w3, w23
  405764:	bl	40e490 <ferror@plt+0xc020>
  405768:	tbnz	w20, #31, 405780 <ferror@plt+0x3310>
  40576c:	add	x0, sp, #0x58
  405770:	mov	w1, #0x220                 	// #544
  405774:	mov	w2, #0x1                   	// #1
  405778:	mov	w3, w22
  40577c:	bl	40e490 <ferror@plt+0xc020>
  405780:	add	x0, sp, #0x58
  405784:	mov	x1, x19
  405788:	bl	40e754 <ferror@plt+0xc2e4>
  40578c:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  405790:	add	x0, x0, #0x328
  405794:	add	x1, sp, #0x58
  405798:	mov	x2, xzr
  40579c:	bl	40dacc <ferror@plt+0xb65c>
  4057a0:	asr	w0, w0, #31
  4057a4:	b	4057e4 <ferror@plt+0x3374>
  4057a8:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4057ac:	ldr	x3, [x8, #880]
  4057b0:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4057b4:	add	x0, x0, #0x97e
  4057b8:	mov	w1, #0x1f                  	// #31
  4057bc:	mov	w2, #0x1                   	// #1
  4057c0:	bl	4022a0 <fwrite@plt>
  4057c4:	b	4057e0 <ferror@plt+0x3370>
  4057c8:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4057cc:	ldr	x0, [x8, #880]
  4057d0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4057d4:	add	x1, x1, #0x3d4
  4057d8:	mov	x2, x25
  4057dc:	bl	402440 <fprintf@plt>
  4057e0:	mov	w0, #0xffffffff            	// #-1
  4057e4:	add	sp, sp, #0x280
  4057e8:	ldp	x20, x19, [sp, #80]
  4057ec:	ldp	x22, x21, [sp, #64]
  4057f0:	ldp	x24, x23, [sp, #48]
  4057f4:	ldp	x26, x25, [sp, #32]
  4057f8:	ldp	x28, x27, [sp, #16]
  4057fc:	ldp	x29, x30, [sp], #96
  405800:	ret
  405804:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  405808:	ldr	x3, [x8, #880]
  40580c:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  405810:	add	x0, x0, #0x8ff
  405814:	mov	w1, #0x1e                  	// #30
  405818:	b	4057bc <ferror@plt+0x334c>
  40581c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  405820:	ldr	x3, [x8, #880]
  405824:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  405828:	add	x0, x0, #0x927
  40582c:	mov	w1, #0x27                  	// #39
  405830:	b	4057bc <ferror@plt+0x334c>
  405834:	bl	408bf8 <ferror@plt+0x6788>
  405838:	ldr	x0, [x21]
  40583c:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  405840:	add	x1, x1, #0xe04
  405844:	bl	408e94 <ferror@plt+0x6a24>
  405848:	tbz	w0, #0, 40586c <ferror@plt+0x33fc>
  40584c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  405850:	ldr	x0, [x8, #880]
  405854:	ldr	x2, [x21]
  405858:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40585c:	add	x1, x1, #0x6f6
  405860:	bl	402440 <fprintf@plt>
  405864:	mov	w0, #0xffffffff            	// #-1
  405868:	bl	401eb0 <exit@plt>
  40586c:	bl	4059d8 <ferror@plt+0x3568>
  405870:	stp	x29, x30, [sp, #-48]!
  405874:	cmp	w0, #0x1
  405878:	stp	x22, x21, [sp, #16]
  40587c:	stp	x20, x19, [sp, #32]
  405880:	mov	x29, sp
  405884:	b.lt	4058e4 <ferror@plt+0x3474>  // b.tstop
  405888:	adrp	x22, 40f000 <ferror@plt+0xcb90>
  40588c:	mov	w20, w0
  405890:	mov	x21, x1
  405894:	mov	x19, xzr
  405898:	add	x22, x22, #0x2ca
  40589c:	ldr	x0, [x21]
  4058a0:	mov	x1, x22
  4058a4:	bl	4021b0 <strcmp@plt>
  4058a8:	cbnz	w0, 4058c0 <ferror@plt+0x3450>
  4058ac:	subs	w20, w20, #0x1
  4058b0:	b.le	4059a4 <ferror@plt+0x3534>
  4058b4:	ldr	x1, [x21, #8]!
  4058b8:	cbnz	x19, 4059a8 <ferror@plt+0x3538>
  4058bc:	mov	x19, x1
  4058c0:	subs	w20, w20, #0x1
  4058c4:	add	x21, x21, #0x8
  4058c8:	b.gt	40589c <ferror@plt+0x342c>
  4058cc:	cbz	x19, 4058e4 <ferror@plt+0x3474>
  4058d0:	mov	x0, x19
  4058d4:	bl	40ab74 <ferror@plt+0x8704>
  4058d8:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4058dc:	str	w0, [x8, #984]
  4058e0:	cbz	w0, 405990 <ferror@plt+0x3520>
  4058e4:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4058e8:	ldr	w8, [x8, #3680]
  4058ec:	cbz	w8, 40596c <ferror@plt+0x34fc>
  4058f0:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4058f4:	ldr	w8, [x8, #3684]
  4058f8:	mov	w9, #0x4                   	// #4
  4058fc:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  405900:	add	x0, x0, #0x328
  405904:	cmp	w8, #0x0
  405908:	mov	w8, #0x2                   	// #2
  40590c:	csel	w2, w8, w9, eq  // eq = none
  405910:	mov	w1, #0x7                   	// #7
  405914:	bl	40d2dc <ferror@plt+0xae6c>
  405918:	tbnz	w0, #31, 405980 <ferror@plt+0x3510>
  40591c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  405920:	ldr	w0, [x8, #3676]
  405924:	bl	40b584 <ferror@plt+0x9114>
  405928:	adrp	x19, 422000 <ferror@plt+0x1fb90>
  40592c:	ldr	x2, [x19, #888]
  405930:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  405934:	adrp	x1, 404000 <ferror@plt+0x1b90>
  405938:	add	x0, x0, #0x328
  40593c:	add	x1, x1, #0x56c
  405940:	mov	w3, wzr
  405944:	bl	40d78c <ferror@plt+0xb31c>
  405948:	tbnz	w0, #31, 4059b4 <ferror@plt+0x3544>
  40594c:	bl	40b608 <ferror@plt+0x9198>
  405950:	ldr	x0, [x19, #888]
  405954:	bl	4022c0 <fflush@plt>
  405958:	ldp	x20, x19, [sp, #32]
  40595c:	ldp	x22, x21, [sp, #16]
  405960:	mov	w0, wzr
  405964:	ldp	x29, x30, [sp], #48
  405968:	ret
  40596c:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  405970:	add	x0, x0, #0x328
  405974:	mov	w1, #0x7                   	// #7
  405978:	bl	40d2cc <ferror@plt+0xae5c>
  40597c:	tbz	w0, #31, 40591c <ferror@plt+0x34ac>
  405980:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  405984:	add	x0, x0, #0x9cd
  405988:	bl	401ed0 <perror@plt>
  40598c:	b	4059d0 <ferror@plt+0x3560>
  405990:	mov	x0, x19
  405994:	ldp	x20, x19, [sp, #32]
  405998:	ldp	x22, x21, [sp, #16]
  40599c:	ldp	x29, x30, [sp], #48
  4059a0:	b	408cf4 <ferror@plt+0x6884>
  4059a4:	bl	408bf8 <ferror@plt+0x6788>
  4059a8:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4059ac:	add	x0, x0, #0x2ca
  4059b0:	bl	408c8c <ferror@plt+0x681c>
  4059b4:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4059b8:	ldr	x3, [x8, #880]
  4059bc:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4059c0:	add	x0, x0, #0x429
  4059c4:	mov	w1, #0x10                  	// #16
  4059c8:	mov	w2, #0x1                   	// #1
  4059cc:	bl	4022a0 <fwrite@plt>
  4059d0:	mov	w0, #0x1                   	// #1
  4059d4:	bl	401eb0 <exit@plt>
  4059d8:	stp	x29, x30, [sp, #-16]!
  4059dc:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4059e0:	ldr	x3, [x8, #880]
  4059e4:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4059e8:	add	x0, x0, #0x9e6
  4059ec:	mov	w1, #0x3cc                 	// #972
  4059f0:	mov	w2, #0x1                   	// #1
  4059f4:	mov	x29, sp
  4059f8:	bl	4022a0 <fwrite@plt>
  4059fc:	mov	w0, #0xffffffff            	// #-1
  405a00:	bl	401eb0 <exit@plt>
  405a04:	and	w4, w0, #0xff
  405a08:	cmp	w4, #0x4
  405a0c:	b.hi	405a3c <ferror@plt+0x35cc>  // b.pmore
  405a10:	adrp	x9, 40f000 <ferror@plt+0xcb90>
  405a14:	and	x8, x0, #0xff
  405a18:	add	x9, x9, #0xdb8
  405a1c:	ldr	x4, [x9, x8, lsl #3]
  405a20:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  405a24:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  405a28:	add	x2, x2, #0x40a
  405a2c:	add	x3, x3, #0x88e
  405a30:	mov	w0, #0x4                   	// #4
  405a34:	mov	w1, #0x6                   	// #6
  405a38:	b	40bb7c <ferror@plt+0x970c>
  405a3c:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  405a40:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  405a44:	add	x2, x2, #0x40a
  405a48:	add	x3, x3, #0x898
  405a4c:	mov	w0, #0x4                   	// #4
  405a50:	mov	w1, #0x6                   	// #6
  405a54:	b	40b90c <ferror@plt+0x949c>
  405a58:	stp	x29, x30, [sp, #-48]!
  405a5c:	str	x21, [sp, #16]
  405a60:	stp	x20, x19, [sp, #32]
  405a64:	mov	x29, sp
  405a68:	mov	w20, w2
  405a6c:	mov	x19, x1
  405a70:	mov	x21, x0
  405a74:	bl	40b66c <ferror@plt+0x91fc>
  405a78:	tbz	w0, #0, 405aa4 <ferror@plt+0x3634>
  405a7c:	tst	w20, #0xff
  405a80:	mov	x2, x19
  405a84:	ldp	x20, x19, [sp, #32]
  405a88:	ldr	x21, [sp, #16]
  405a8c:	cset	w4, ne  // ne = any
  405a90:	mov	w0, #0x2                   	// #2
  405a94:	mov	w1, #0x6                   	// #6
  405a98:	mov	x3, xzr
  405a9c:	ldp	x29, x30, [sp], #48
  405aa0:	b	40bbf4 <ferror@plt+0x9784>
  405aa4:	tst	w20, #0xff
  405aa8:	mov	x0, x21
  405aac:	mov	x2, x19
  405ab0:	ldp	x20, x19, [sp, #32]
  405ab4:	ldr	x21, [sp, #16]
  405ab8:	adrp	x8, 40e000 <ferror@plt+0xbb90>
  405abc:	adrp	x9, 40f000 <ferror@plt+0xcb90>
  405ac0:	add	x8, x8, #0xe0f
  405ac4:	add	x9, x9, #0x8d2
  405ac8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405acc:	csel	x3, x9, x8, eq  // eq = none
  405ad0:	add	x1, x1, #0x8cb
  405ad4:	ldp	x29, x30, [sp], #48
  405ad8:	b	402440 <fprintf@plt>
  405adc:	stp	x29, x30, [sp, #-48]!
  405ae0:	stp	x20, x19, [sp, #32]
  405ae4:	mov	x19, x1
  405ae8:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  405aec:	mov	x20, x0
  405af0:	add	x1, x1, #0xe0f
  405af4:	mov	x0, x2
  405af8:	str	x21, [sp, #16]
  405afc:	mov	x29, sp
  405b00:	mov	x21, x2
  405b04:	bl	4021b0 <strcmp@plt>
  405b08:	cbz	w0, 405b28 <ferror@plt+0x36b8>
  405b0c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405b10:	add	x1, x1, #0x8d2
  405b14:	mov	x0, x21
  405b18:	bl	4021b0 <strcmp@plt>
  405b1c:	cbnz	w0, 405b44 <ferror@plt+0x36d4>
  405b20:	mov	w8, wzr
  405b24:	b	405b2c <ferror@plt+0x36bc>
  405b28:	mov	w8, #0x1                   	// #1
  405b2c:	mov	w0, #0x1                   	// #1
  405b30:	strb	w8, [x19]
  405b34:	ldp	x20, x19, [sp, #32]
  405b38:	ldr	x21, [sp, #16]
  405b3c:	ldp	x29, x30, [sp], #48
  405b40:	ret
  405b44:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  405b48:	ldr	x0, [x8, #880]
  405b4c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405b50:	add	x1, x1, #0x99e
  405b54:	mov	x2, x20
  405b58:	bl	402440 <fprintf@plt>
  405b5c:	mov	w0, wzr
  405b60:	b	405b34 <ferror@plt+0x36c4>
  405b64:	sub	sp, sp, #0x40
  405b68:	stp	x20, x19, [sp, #48]
  405b6c:	mov	x20, x1
  405b70:	add	x1, sp, #0x8
  405b74:	stp	x29, x30, [sp, #32]
  405b78:	add	x29, sp, #0x20
  405b7c:	mov	x19, x0
  405b80:	bl	405bf4 <ferror@plt+0x3784>
  405b84:	cmp	w0, #0x1
  405b88:	b.ne	405be4 <ferror@plt+0x3774>  // b.any
  405b8c:	ldrh	w8, [x19, #4]
  405b90:	cmp	w8, #0x55
  405b94:	b.ne	405bb8 <ferror@plt+0x3748>  // b.any
  405b98:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  405b9c:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  405ba0:	add	x2, x2, #0x15b
  405ba4:	add	x3, x3, #0x163
  405ba8:	mov	w0, #0x4                   	// #4
  405bac:	mov	w1, #0x6                   	// #6
  405bb0:	mov	w4, #0x1                   	// #1
  405bb4:	bl	40bbf4 <ferror@plt+0x9784>
  405bb8:	ldr	x1, [sp, #16]
  405bbc:	cbz	x1, 405bc8 <ferror@plt+0x3758>
  405bc0:	ldr	w0, [x19, #20]
  405bc4:	bl	405c94 <ferror@plt+0x3824>
  405bc8:	ldr	x3, [sp, #24]
  405bcc:	cbz	x3, 405be0 <ferror@plt+0x3770>
  405bd0:	ldr	w2, [x19, #20]
  405bd4:	mov	x0, x20
  405bd8:	mov	x1, x19
  405bdc:	bl	405f88 <ferror@plt+0x3b18>
  405be0:	mov	w0, wzr
  405be4:	ldp	x20, x19, [sp, #48]
  405be8:	ldp	x29, x30, [sp, #32]
  405bec:	add	sp, sp, #0x40
  405bf0:	ret
  405bf4:	stp	x29, x30, [sp, #-16]!
  405bf8:	ldrh	w3, [x0, #4]
  405bfc:	ldr	w2, [x0]
  405c00:	mov	x29, sp
  405c04:	sub	w8, w3, #0x54
  405c08:	cmp	w8, #0x3
  405c0c:	b.cs	405c4c <ferror@plt+0x37dc>  // b.hs, b.nlast
  405c10:	subs	w3, w2, #0x18
  405c14:	b.mi	405c74 <ferror@plt+0x3804>  // b.first
  405c18:	adrp	x9, 422000 <ferror@plt+0x1fb90>
  405c1c:	ldr	w9, [x9, #988]
  405c20:	mov	x8, x1
  405c24:	cbz	w9, 405c34 <ferror@plt+0x37c4>
  405c28:	ldr	w10, [x0, #20]
  405c2c:	cmp	w9, w10
  405c30:	b.ne	405c68 <ferror@plt+0x37f8>  // b.any
  405c34:	add	x2, x0, #0x18
  405c38:	mov	w1, #0x2                   	// #2
  405c3c:	mov	x0, x8
  405c40:	bl	40e9f8 <ferror@plt+0xc588>
  405c44:	mov	w0, #0x1                   	// #1
  405c48:	b	405c6c <ferror@plt+0x37fc>
  405c4c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  405c50:	ldr	x8, [x8, #880]
  405c54:	ldrh	w4, [x0, #6]
  405c58:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405c5c:	add	x1, x1, #0xe21
  405c60:	mov	x0, x8
  405c64:	bl	402440 <fprintf@plt>
  405c68:	mov	w0, wzr
  405c6c:	ldp	x29, x30, [sp], #16
  405c70:	ret
  405c74:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  405c78:	ldr	x0, [x8, #880]
  405c7c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405c80:	add	x1, x1, #0x142
  405c84:	mov	w2, w3
  405c88:	bl	402440 <fprintf@plt>
  405c8c:	mov	w0, #0xffffffff            	// #-1
  405c90:	b	405c6c <ferror@plt+0x37fc>
  405c94:	sub	sp, sp, #0xb0
  405c98:	stp	x29, x30, [sp, #80]
  405c9c:	stp	x28, x27, [sp, #96]
  405ca0:	stp	x26, x25, [sp, #112]
  405ca4:	stp	x24, x23, [sp, #128]
  405ca8:	stp	x22, x21, [sp, #144]
  405cac:	stp	x20, x19, [sp, #160]
  405cb0:	ldrh	w8, [x1]
  405cb4:	add	x29, sp, #0x50
  405cb8:	cmp	w8, #0x8
  405cbc:	b.cc	405f68 <ferror@plt+0x3af8>  // b.lo, b.ul, b.last
  405cc0:	adrp	x28, 410000 <ferror@plt+0xdb90>
  405cc4:	mov	w19, w0
  405cc8:	sub	w24, w8, #0x4
  405ccc:	add	x25, x1, #0x4
  405cd0:	adrp	x26, 422000 <ferror@plt+0x1fb90>
  405cd4:	add	x28, x28, #0x438
  405cd8:	ldrh	w8, [x25]
  405cdc:	subs	w27, w8, #0x4
  405ce0:	b.cc	405f68 <ferror@plt+0x3af8>  // b.lo, b.ul, b.last
  405ce4:	cmp	w24, w8
  405ce8:	b.lt	405f68 <ferror@plt+0x3af8>  // b.tstop
  405cec:	cmp	w8, #0x8
  405cf0:	b.cc	405f4c <ferror@plt+0x3adc>  // b.lo, b.ul, b.last
  405cf4:	add	x20, x25, #0x4
  405cf8:	ldrh	w8, [x20]
  405cfc:	cmp	w8, #0x4
  405d00:	b.cc	405f4c <ferror@plt+0x3adc>  // b.lo, b.ul, b.last
  405d04:	cmp	w27, w8
  405d08:	b.lt	405f4c <ferror@plt+0x3adc>  // b.tstop
  405d0c:	add	x2, x20, #0x20
  405d10:	sub	w3, w8, #0x20
  405d14:	mov	x0, sp
  405d18:	mov	w1, #0x1                   	// #1
  405d1c:	bl	40e9f8 <ferror@plt+0xc588>
  405d20:	ldr	w8, [x26, #992]
  405d24:	cbz	w8, 405d34 <ferror@plt+0x38c4>
  405d28:	ldrh	w9, [x20, #10]
  405d2c:	cmp	w8, w9
  405d30:	b.ne	405f30 <ferror@plt+0x3ac0>  // b.any
  405d34:	ldrh	w8, [x20, #28]
  405d38:	mov	w9, #0x2                   	// #2
  405d3c:	mov	w0, w19
  405d40:	add	x22, x20, #0xc
  405d44:	cmp	w8, #0x8
  405d48:	mov	w8, #0xa                   	// #10
  405d4c:	csel	w21, w9, w8, eq  // eq = none
  405d50:	bl	40a914 <ferror@plt+0x84a4>
  405d54:	mov	x23, x0
  405d58:	mov	x0, xzr
  405d5c:	bl	40b68c <ferror@plt+0x921c>
  405d60:	adrp	x2, 410000 <ferror@plt+0xdb90>
  405d64:	mov	w0, #0x2                   	// #2
  405d68:	mov	w1, #0x6                   	// #6
  405d6c:	add	x2, x2, #0x6ee
  405d70:	mov	x3, xzr
  405d74:	mov	w4, w19
  405d78:	bl	40b794 <ferror@plt+0x9324>
  405d7c:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  405d80:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  405d84:	mov	w0, #0x4                   	// #4
  405d88:	mov	w1, wzr
  405d8c:	add	x2, x2, #0x2ca
  405d90:	add	x3, x3, #0xe5b
  405d94:	mov	x4, x23
  405d98:	bl	40bb7c <ferror@plt+0x970c>
  405d9c:	ldr	w0, [x20, #4]
  405da0:	bl	40a914 <ferror@plt+0x84a4>
  405da4:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  405da8:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  405dac:	mov	x4, x0
  405db0:	mov	w0, #0x4                   	// #4
  405db4:	mov	w1, #0x6                   	// #6
  405db8:	add	x2, x2, #0x979
  405dbc:	add	x3, x3, #0xe62
  405dc0:	bl	40bb7c <ferror@plt+0x970c>
  405dc4:	mov	w0, w21
  405dc8:	bl	40c0f8 <ferror@plt+0x9c88>
  405dcc:	mov	w23, w0
  405dd0:	add	x2, sp, #0x10
  405dd4:	mov	w3, #0x40                  	// #64
  405dd8:	mov	w0, w21
  405ddc:	mov	x1, x22
  405de0:	bl	402460 <inet_ntop@plt>
  405de4:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  405de8:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  405dec:	mov	x4, x0
  405df0:	mov	w0, #0x4                   	// #4
  405df4:	mov	w1, w23
  405df8:	add	x2, x2, #0xe6b
  405dfc:	add	x3, x3, #0xe6f
  405e00:	bl	40bb7c <ferror@plt+0x970c>
  405e04:	ldrb	w8, [x20, #8]
  405e08:	adrp	x9, 40f000 <ferror@plt+0xcb90>
  405e0c:	add	x9, x9, #0x308
  405e10:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  405e14:	tst	w8, #0x1
  405e18:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  405e1c:	add	x8, x8, #0x2a9
  405e20:	csel	x4, x9, x8, eq  // eq = none
  405e24:	mov	w0, #0x4                   	// #4
  405e28:	mov	w1, #0x6                   	// #6
  405e2c:	add	x2, x2, #0x40a
  405e30:	mov	x3, x28
  405e34:	bl	40bb7c <ferror@plt+0x970c>
  405e38:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  405e3c:	mov	w0, #0x2                   	// #2
  405e40:	add	x1, x1, #0x27b
  405e44:	bl	40b6e8 <ferror@plt+0x9278>
  405e48:	ldrb	w8, [x20, #9]
  405e4c:	tbz	w8, #0, 405e6c <ferror@plt+0x39fc>
  405e50:	adrp	x4, 40f000 <ferror@plt+0xcb90>
  405e54:	mov	w0, #0x4                   	// #4
  405e58:	mov	w1, #0x6                   	// #6
  405e5c:	mov	x2, xzr
  405e60:	mov	x3, x28
  405e64:	add	x4, x4, #0x29a
  405e68:	bl	40bb7c <ferror@plt+0x970c>
  405e6c:	mov	w0, #0x2                   	// #2
  405e70:	mov	x1, xzr
  405e74:	bl	40b758 <ferror@plt+0x92e8>
  405e78:	ldrh	w4, [x20, #10]
  405e7c:	cbz	w4, 405e9c <ferror@plt+0x3a2c>
  405e80:	adrp	x2, 410000 <ferror@plt+0xdb90>
  405e84:	adrp	x3, 40f000 <ferror@plt+0xcb90>
  405e88:	mov	w0, #0x4                   	// #4
  405e8c:	mov	w1, #0x6                   	// #6
  405e90:	add	x2, x2, #0x27
  405e94:	add	x3, x3, #0xe77
  405e98:	bl	40b90c <ferror@plt+0x949c>
  405e9c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  405ea0:	ldr	w8, [x8, #3696]
  405ea4:	cbz	w8, 405f28 <ferror@plt+0x3ab8>
  405ea8:	ldr	x8, [sp, #8]
  405eac:	cbz	x8, 405f28 <ferror@plt+0x3ab8>
  405eb0:	ldr	w8, [x8, #4]
  405eb4:	mov	w10, #0x851f                	// #34079
  405eb8:	mov	w9, #0x2710                	// #10000
  405ebc:	movk	w10, #0x51eb, lsl #16
  405ec0:	mul	x9, x8, x9
  405ec4:	mul	x8, x8, x10
  405ec8:	lsr	x3, x8, #37
  405ecc:	mov	x8, #0xffffffffffffbdc0    	// #-16960
  405ed0:	movk	x8, #0xfff0, lsl #16
  405ed4:	madd	x8, x3, x8, x9
  405ed8:	mov	x9, #0x594b                	// #22859
  405edc:	movk	x9, #0x3886, lsl #16
  405ee0:	movk	x9, #0xc5d6, lsl #32
  405ee4:	movk	x9, #0x346d, lsl #48
  405ee8:	adrp	x21, 422000 <ferror@plt+0x1fb90>
  405eec:	umulh	x8, x8, x9
  405ef0:	add	x21, x21, #0x3e4
  405ef4:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  405ef8:	lsr	x4, x8, #11
  405efc:	mov	w1, #0x20                  	// #32
  405f00:	mov	x0, x21
  405f04:	add	x2, x2, #0xe85
  405f08:	bl	401fc0 <snprintf@plt>
  405f0c:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  405f10:	mov	w0, #0x4                   	// #4
  405f14:	mov	w1, #0x6                   	// #6
  405f18:	add	x2, x2, #0xe7f
  405f1c:	mov	x3, x28
  405f20:	mov	x4, x21
  405f24:	bl	40bb7c <ferror@plt+0x970c>
  405f28:	bl	40be08 <ferror@plt+0x9998>
  405f2c:	bl	40b6d4 <ferror@plt+0x9264>
  405f30:	ldrh	w8, [x20]
  405f34:	add	w8, w8, #0x3
  405f38:	and	x8, x8, #0x1fffc
  405f3c:	sub	w27, w27, w8
  405f40:	cmp	w27, #0x3
  405f44:	add	x20, x20, x8
  405f48:	b.gt	405cf8 <ferror@plt+0x3888>
  405f4c:	ldrh	w8, [x25]
  405f50:	add	w8, w8, #0x3
  405f54:	and	x8, x8, #0x1fffc
  405f58:	sub	w24, w24, w8
  405f5c:	cmp	w24, #0x3
  405f60:	add	x25, x25, x8
  405f64:	b.gt	405cd8 <ferror@plt+0x3868>
  405f68:	ldp	x20, x19, [sp, #160]
  405f6c:	ldp	x22, x21, [sp, #144]
  405f70:	ldp	x24, x23, [sp, #128]
  405f74:	ldp	x26, x25, [sp, #112]
  405f78:	ldp	x28, x27, [sp, #96]
  405f7c:	ldp	x29, x30, [sp, #80]
  405f80:	add	sp, sp, #0xb0
  405f84:	ret
  405f88:	stp	x29, x30, [sp, #-96]!
  405f8c:	stp	x20, x19, [sp, #80]
  405f90:	mov	x19, x0
  405f94:	mov	w0, w2
  405f98:	str	x27, [sp, #16]
  405f9c:	stp	x26, x25, [sp, #32]
  405fa0:	stp	x24, x23, [sp, #48]
  405fa4:	stp	x22, x21, [sp, #64]
  405fa8:	mov	x29, sp
  405fac:	mov	x21, x3
  405fb0:	mov	x20, x1
  405fb4:	bl	40a914 <ferror@plt+0x84a4>
  405fb8:	ldrh	w8, [x20, #4]
  405fbc:	mov	x20, x0
  405fc0:	cmp	w8, #0x56
  405fc4:	b.ne	405ff4 <ferror@plt+0x3b84>  // b.any
  405fc8:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  405fcc:	ldr	w8, [x8, #3680]
  405fd0:	cbz	w8, 406070 <ferror@plt+0x3c00>
  405fd4:	ldrh	w22, [x21]
  405fd8:	bl	40b66c <ferror@plt+0x91fc>
  405fdc:	adrp	x26, 426000 <stdin@@GLIBC_2.17+0x3c80>
  405fe0:	tbz	w0, #0, 40608c <ferror@plt+0x3c1c>
  405fe4:	mov	w0, #0x2                   	// #2
  405fe8:	mov	x1, x20
  405fec:	bl	40b6e8 <ferror@plt+0x9278>
  405ff0:	b	4060a8 <ferror@plt+0x3c38>
  405ff4:	ldr	w0, [x21, #8]
  405ff8:	bl	40a914 <ferror@plt+0x84a4>
  405ffc:	mov	x21, x0
  406000:	bl	40b66c <ferror@plt+0x91fc>
  406004:	tbz	w0, #0, 406040 <ferror@plt+0x3bd0>
  406008:	mov	w0, #0x2                   	// #2
  40600c:	mov	x1, x20
  406010:	bl	40b6e8 <ferror@plt+0x9278>
  406014:	mov	x0, xzr
  406018:	bl	40b68c <ferror@plt+0x921c>
  40601c:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  406020:	add	x2, x2, #0x979
  406024:	mov	w0, #0x2                   	// #2
  406028:	mov	w1, #0x6                   	// #6
  40602c:	mov	x3, xzr
  406030:	mov	x4, x21
  406034:	bl	40bb7c <ferror@plt+0x970c>
  406038:	bl	40b6d4 <ferror@plt+0x9264>
  40603c:	b	40619c <ferror@plt+0x3d2c>
  406040:	mov	x0, x19
  406044:	mov	x2, x21
  406048:	mov	x3, x20
  40604c:	ldp	x20, x19, [sp, #80]
  406050:	ldp	x22, x21, [sp, #64]
  406054:	ldp	x24, x23, [sp, #48]
  406058:	ldp	x26, x25, [sp, #32]
  40605c:	ldr	x27, [sp, #16]
  406060:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406064:	add	x1, x1, #0xe90
  406068:	ldp	x29, x30, [sp], #96
  40606c:	b	402440 <fprintf@plt>
  406070:	ldp	x20, x19, [sp, #80]
  406074:	ldp	x22, x21, [sp, #64]
  406078:	ldp	x24, x23, [sp, #48]
  40607c:	ldp	x26, x25, [sp, #32]
  406080:	ldr	x27, [sp, #16]
  406084:	ldp	x29, x30, [sp], #96
  406088:	ret
  40608c:	ldr	w8, [x26, #3696]
  406090:	cbnz	w8, 4060a8 <ferror@plt+0x3c38>
  406094:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406098:	add	x1, x1, #0xeae
  40609c:	mov	x0, x19
  4060a0:	mov	x2, x20
  4060a4:	bl	402440 <fprintf@plt>
  4060a8:	cmp	w22, #0x8
  4060ac:	b.cc	406190 <ferror@plt+0x3d20>  // b.lo, b.ul, b.last
  4060b0:	sub	w27, w22, #0x4
  4060b4:	adrp	x22, 40f000 <ferror@plt+0xcb90>
  4060b8:	adrp	x23, 40f000 <ferror@plt+0xcb90>
  4060bc:	adrp	x24, 40f000 <ferror@plt+0xcb90>
  4060c0:	add	x21, x21, #0x4
  4060c4:	add	x22, x22, #0x979
  4060c8:	add	x23, x23, #0x1d7
  4060cc:	add	x24, x24, #0xec3
  4060d0:	ldrh	w8, [x21]
  4060d4:	cmp	w8, #0x4
  4060d8:	b.cc	406190 <ferror@plt+0x3d20>  // b.lo, b.ul, b.last
  4060dc:	cmp	w27, w8
  4060e0:	b.lt	406190 <ferror@plt+0x3d20>  // b.tstop
  4060e4:	ldr	w0, [x21, #4]
  4060e8:	bl	40a914 <ferror@plt+0x84a4>
  4060ec:	mov	x25, x0
  4060f0:	bl	40b66c <ferror@plt+0x91fc>
  4060f4:	tbz	w0, #0, 406130 <ferror@plt+0x3cc0>
  4060f8:	mov	x0, xzr
  4060fc:	bl	40b68c <ferror@plt+0x921c>
  406100:	mov	w0, #0x2                   	// #2
  406104:	mov	w1, #0x6                   	// #6
  406108:	mov	x2, x22
  40610c:	mov	x3, xzr
  406110:	mov	x4, x25
  406114:	bl	40bb7c <ferror@plt+0x970c>
  406118:	ldr	w8, [x26, #3696]
  40611c:	cbz	w8, 406128 <ferror@plt+0x3cb8>
  406120:	mov	x0, x21
  406124:	bl	4067b4 <ferror@plt+0x4344>
  406128:	bl	40b6d4 <ferror@plt+0x9264>
  40612c:	b	406174 <ferror@plt+0x3d04>
  406130:	ldr	w8, [x26, #3696]
  406134:	cbz	w8, 406164 <ferror@plt+0x3cf4>
  406138:	mov	x0, x19
  40613c:	mov	x1, x24
  406140:	mov	x2, x20
  406144:	mov	x3, x25
  406148:	bl	402440 <fprintf@plt>
  40614c:	mov	x0, x21
  406150:	bl	4067b4 <ferror@plt+0x4344>
  406154:	mov	w0, #0xa                   	// #10
  406158:	mov	x1, x19
  40615c:	bl	401fa0 <fputc@plt>
  406160:	b	406174 <ferror@plt+0x3d04>
  406164:	mov	x0, x19
  406168:	mov	x1, x23
  40616c:	mov	x2, x25
  406170:	bl	402440 <fprintf@plt>
  406174:	ldrh	w8, [x21]
  406178:	add	w8, w8, #0x3
  40617c:	and	x8, x8, #0x1fffc
  406180:	sub	w27, w27, w8
  406184:	cmp	w27, #0x3
  406188:	add	x21, x21, x8
  40618c:	b.gt	4060d0 <ferror@plt+0x3c60>
  406190:	ldr	w8, [x26, #3696]
  406194:	cbnz	w8, 40619c <ferror@plt+0x3d2c>
  406198:	bl	40be08 <ferror@plt+0x9998>
  40619c:	ldp	x20, x19, [sp, #80]
  4061a0:	ldp	x22, x21, [sp, #64]
  4061a4:	ldp	x24, x23, [sp, #48]
  4061a8:	ldp	x26, x25, [sp, #32]
  4061ac:	ldr	x27, [sp, #16]
  4061b0:	mov	w0, #0x2                   	// #2
  4061b4:	mov	x1, xzr
  4061b8:	ldp	x29, x30, [sp], #96
  4061bc:	b	40b758 <ferror@plt+0x92e8>
  4061c0:	stp	x29, x30, [sp, #-32]!
  4061c4:	stp	x20, x19, [sp, #16]
  4061c8:	mov	w20, w0
  4061cc:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  4061d0:	add	x0, x0, #0x328
  4061d4:	mov	x29, sp
  4061d8:	mov	x19, x1
  4061dc:	bl	40ac8c <ferror@plt+0x881c>
  4061e0:	subs	w20, w20, #0x1
  4061e4:	b.lt	406258 <ferror@plt+0x3de8>  // b.tstop
  4061e8:	ldr	x0, [x19]
  4061ec:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4061f0:	add	x1, x1, #0x20a
  4061f4:	bl	408e94 <ferror@plt+0x6a24>
  4061f8:	tbz	w0, #0, 40626c <ferror@plt+0x3dfc>
  4061fc:	ldr	x0, [x19]
  406200:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406204:	add	x1, x1, #0x21d
  406208:	bl	408e94 <ferror@plt+0x6a24>
  40620c:	tbz	w0, #0, 40627c <ferror@plt+0x3e0c>
  406210:	ldr	x0, [x19]
  406214:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406218:	add	x1, x1, #0xfc3
  40621c:	bl	408e94 <ferror@plt+0x6a24>
  406220:	tbz	w0, #0, 40624c <ferror@plt+0x3ddc>
  406224:	ldr	x0, [x19]
  406228:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40622c:	add	x1, x1, #0x228
  406230:	bl	408e94 <ferror@plt+0x6a24>
  406234:	tbz	w0, #0, 40624c <ferror@plt+0x3ddc>
  406238:	ldr	x0, [x19]
  40623c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406240:	add	x1, x1, #0x22c
  406244:	bl	408e94 <ferror@plt+0x6a24>
  406248:	tbnz	w0, #0, 406298 <ferror@plt+0x3e28>
  40624c:	add	x1, x19, #0x8
  406250:	mov	w0, w20
  406254:	b	406260 <ferror@plt+0x3df0>
  406258:	mov	w0, wzr
  40625c:	mov	x1, xzr
  406260:	ldp	x20, x19, [sp, #16]
  406264:	ldp	x29, x30, [sp], #32
  406268:	b	406584 <ferror@plt+0x4114>
  40626c:	add	x3, x19, #0x8
  406270:	mov	w0, #0x54                  	// #84
  406274:	mov	w1, #0x600                 	// #1536
  406278:	b	406288 <ferror@plt+0x3e18>
  40627c:	add	x3, x19, #0x8
  406280:	mov	w0, #0x55                  	// #85
  406284:	mov	w1, wzr
  406288:	mov	w2, w20
  40628c:	ldp	x20, x19, [sp, #16]
  406290:	ldp	x29, x30, [sp], #32
  406294:	b	4062d0 <ferror@plt+0x3e60>
  406298:	ldr	x0, [x19]
  40629c:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4062a0:	add	x1, x1, #0xe04
  4062a4:	bl	408e94 <ferror@plt+0x6a24>
  4062a8:	tbz	w0, #0, 4062cc <ferror@plt+0x3e5c>
  4062ac:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4062b0:	ldr	x0, [x8, #880]
  4062b4:	ldr	x2, [x19]
  4062b8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4062bc:	add	x1, x1, #0xdf0
  4062c0:	bl	402440 <fprintf@plt>
  4062c4:	mov	w0, #0xffffffff            	// #-1
  4062c8:	bl	401eb0 <exit@plt>
  4062cc:	bl	406788 <ferror@plt+0x4318>
  4062d0:	stp	x29, x30, [sp, #-96]!
  4062d4:	stp	x28, x27, [sp, #16]
  4062d8:	stp	x26, x25, [sp, #32]
  4062dc:	stp	x24, x23, [sp, #48]
  4062e0:	stp	x22, x21, [sp, #64]
  4062e4:	stp	x20, x19, [sp, #80]
  4062e8:	mov	x29, sp
  4062ec:	sub	sp, sp, #0x450
  4062f0:	add	x8, sp, #0x30
  4062f4:	mov	w22, w2
  4062f8:	mov	w19, w1
  4062fc:	mov	w20, w0
  406300:	add	x0, x8, #0x8
  406304:	mov	w2, #0x410                 	// #1040
  406308:	mov	w1, wzr
  40630c:	mov	x21, x3
  406310:	bl	402090 <memset@plt>
  406314:	mov	w8, #0x18                  	// #24
  406318:	orr	w9, w19, #0x1
  40631c:	mov	w10, #0x7                   	// #7
  406320:	cmp	w22, #0x1
  406324:	str	w20, [sp, #12]
  406328:	strh	w20, [sp, #52]
  40632c:	stp	xzr, xzr, [sp, #16]
  406330:	str	wzr, [sp, #40]
  406334:	str	w8, [sp, #48]
  406338:	strh	w9, [sp, #54]
  40633c:	strb	w10, [sp, #64]
  406340:	str	xzr, [sp, #32]
  406344:	b.lt	406520 <ferror@plt+0x40b0>  // b.tstop
  406348:	adrp	x26, 40f000 <ferror@plt+0xcb90>
  40634c:	adrp	x27, 40f000 <ferror@plt+0xcb90>
  406350:	adrp	x28, 40f000 <ferror@plt+0xcb90>
  406354:	mov	w23, wzr
  406358:	mov	x20, xzr
  40635c:	mov	x24, xzr
  406360:	mov	x25, xzr
  406364:	add	x26, x26, #0x2ca
  406368:	add	x27, x27, #0xe6b
  40636c:	add	x28, x28, #0x979
  406370:	str	wzr, [sp, #8]
  406374:	ldr	x19, [x21]
  406378:	mov	x1, x26
  40637c:	mov	x0, x19
  406380:	bl	4021b0 <strcmp@plt>
  406384:	cbz	w0, 4063fc <ferror@plt+0x3f8c>
  406388:	mov	x0, x19
  40638c:	mov	x1, x27
  406390:	bl	4021b0 <strcmp@plt>
  406394:	cbz	w0, 40640c <ferror@plt+0x3f9c>
  406398:	mov	x0, x19
  40639c:	mov	x1, x28
  4063a0:	bl	4021b0 <strcmp@plt>
  4063a4:	cbz	w0, 40641c <ferror@plt+0x3fac>
  4063a8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4063ac:	mov	x0, x19
  4063b0:	add	x1, x1, #0x2a9
  4063b4:	bl	4021b0 <strcmp@plt>
  4063b8:	cbz	w0, 40642c <ferror@plt+0x3fbc>
  4063bc:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4063c0:	mov	x0, x19
  4063c4:	add	x1, x1, #0x308
  4063c8:	bl	4021b0 <strcmp@plt>
  4063cc:	cbz	w0, 406458 <ferror@plt+0x3fe8>
  4063d0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  4063d4:	mov	x0, x19
  4063d8:	add	x1, x1, #0x27
  4063dc:	bl	4021b0 <strcmp@plt>
  4063e0:	cbz	w0, 406444 <ferror@plt+0x3fd4>
  4063e4:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4063e8:	mov	x0, x19
  4063ec:	add	x1, x1, #0xe04
  4063f0:	bl	408e94 <ferror@plt+0x6a24>
  4063f4:	tbnz	w0, #0, 406458 <ferror@plt+0x3fe8>
  4063f8:	b	406580 <ferror@plt+0x4110>
  4063fc:	subs	w22, w22, #0x1
  406400:	b.le	40657c <ferror@plt+0x410c>
  406404:	ldr	x25, [x21, #8]!
  406408:	b	406458 <ferror@plt+0x3fe8>
  40640c:	subs	w22, w22, #0x1
  406410:	b.le	40657c <ferror@plt+0x410c>
  406414:	ldr	x20, [x21, #8]!
  406418:	b	406458 <ferror@plt+0x3fe8>
  40641c:	subs	w22, w22, #0x1
  406420:	b.le	40657c <ferror@plt+0x410c>
  406424:	ldr	x24, [x21, #8]!
  406428:	b	406458 <ferror@plt+0x3fe8>
  40642c:	ldr	w8, [sp, #12]
  406430:	cmp	w8, #0x54
  406434:	b.ne	406458 <ferror@plt+0x3fe8>  // b.any
  406438:	orr	w23, w23, #0x1
  40643c:	strb	w23, [sp, #20]
  406440:	b	406458 <ferror@plt+0x3fe8>
  406444:	subs	w22, w22, #0x1
  406448:	b.le	40657c <ferror@plt+0x410c>
  40644c:	ldr	x0, [x21, #8]!
  406450:	bl	402010 <atoi@plt>
  406454:	str	w0, [sp, #8]
  406458:	subs	w22, w22, #0x1
  40645c:	add	x21, x21, #0x8
  406460:	b.gt	406374 <ferror@plt+0x3f04>
  406464:	cbz	x24, 406520 <ferror@plt+0x40b0>
  406468:	cbz	x25, 406520 <ferror@plt+0x40b0>
  40646c:	cbz	x20, 406520 <ferror@plt+0x40b0>
  406470:	mov	x0, x25
  406474:	bl	40ab74 <ferror@plt+0x8704>
  406478:	str	w0, [sp, #68]
  40647c:	cbz	w0, 4064b4 <ferror@plt+0x4044>
  406480:	mov	x0, x24
  406484:	bl	40ab74 <ferror@plt+0x8704>
  406488:	str	w0, [sp, #16]
  40648c:	cbz	w0, 4064bc <ferror@plt+0x404c>
  406490:	add	x8, sp, #0x10
  406494:	add	x19, x8, #0x8
  406498:	mov	w0, #0x2                   	// #2
  40649c:	mov	x1, x20
  4064a0:	mov	x2, x19
  4064a4:	bl	402240 <inet_pton@plt>
  4064a8:	cbz	w0, 4064c8 <ferror@plt+0x4058>
  4064ac:	mov	w8, #0x8                   	// #8
  4064b0:	b	4064e0 <ferror@plt+0x4070>
  4064b4:	mov	x0, x25
  4064b8:	b	4064c0 <ferror@plt+0x4050>
  4064bc:	mov	x0, x24
  4064c0:	bl	408cf4 <ferror@plt+0x6884>
  4064c4:	b	406540 <ferror@plt+0x40d0>
  4064c8:	mov	w0, #0xa                   	// #10
  4064cc:	mov	x1, x20
  4064d0:	mov	x2, x19
  4064d4:	bl	402240 <inet_pton@plt>
  4064d8:	cbz	w0, 406560 <ferror@plt+0x40f0>
  4064dc:	mov	w8, #0xdd86                	// #56710
  4064e0:	strh	w8, [sp, #40]
  4064e4:	ldr	w8, [sp, #8]
  4064e8:	add	x0, sp, #0x30
  4064ec:	add	x3, sp, #0x10
  4064f0:	mov	w1, #0x418                 	// #1048
  4064f4:	mov	w2, #0x1                   	// #1
  4064f8:	mov	w4, #0x1c                  	// #28
  4064fc:	strh	w8, [sp, #22]
  406500:	bl	40e390 <ferror@plt+0xbf20>
  406504:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  406508:	add	x0, x0, #0x328
  40650c:	add	x1, sp, #0x30
  406510:	mov	x2, xzr
  406514:	bl	40dacc <ferror@plt+0xb65c>
  406518:	asr	w0, w0, #31
  40651c:	b	406540 <ferror@plt+0x40d0>
  406520:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  406524:	ldr	x3, [x8, #880]
  406528:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  40652c:	add	x0, x0, #0xedf
  406530:	mov	w1, #0x3c                  	// #60
  406534:	mov	w2, #0x1                   	// #1
  406538:	bl	4022a0 <fwrite@plt>
  40653c:	mov	w0, #0xffffffff            	// #-1
  406540:	add	sp, sp, #0x450
  406544:	ldp	x20, x19, [sp, #80]
  406548:	ldp	x22, x21, [sp, #64]
  40654c:	ldp	x24, x23, [sp, #48]
  406550:	ldp	x26, x25, [sp, #32]
  406554:	ldp	x28, x27, [sp, #16]
  406558:	ldp	x29, x30, [sp], #96
  40655c:	ret
  406560:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  406564:	ldr	x0, [x8, #880]
  406568:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  40656c:	add	x1, x1, #0xf1c
  406570:	mov	x2, x20
  406574:	bl	402440 <fprintf@plt>
  406578:	b	40653c <ferror@plt+0x40cc>
  40657c:	bl	408bf8 <ferror@plt+0x6788>
  406580:	bl	406788 <ferror@plt+0x4318>
  406584:	stp	x29, x30, [sp, #-80]!
  406588:	cmp	w0, #0x1
  40658c:	str	x25, [sp, #16]
  406590:	stp	x24, x23, [sp, #32]
  406594:	stp	x22, x21, [sp, #48]
  406598:	stp	x20, x19, [sp, #64]
  40659c:	mov	x29, sp
  4065a0:	b.lt	406644 <ferror@plt+0x41d4>  // b.tstop
  4065a4:	adrp	x22, 40f000 <ferror@plt+0xcb90>
  4065a8:	adrp	x23, 410000 <ferror@plt+0xdb90>
  4065ac:	mov	w20, w0
  4065b0:	mov	x21, x1
  4065b4:	mov	x19, xzr
  4065b8:	add	x22, x22, #0x2ca
  4065bc:	add	x23, x23, #0x27
  4065c0:	adrp	x25, 422000 <ferror@plt+0x1fb90>
  4065c4:	ldr	x24, [x21]
  4065c8:	mov	x1, x22
  4065cc:	mov	x0, x24
  4065d0:	bl	4021b0 <strcmp@plt>
  4065d4:	cbz	w0, 40660c <ferror@plt+0x419c>
  4065d8:	mov	x0, x24
  4065dc:	mov	x1, x23
  4065e0:	bl	4021b0 <strcmp@plt>
  4065e4:	cbnz	w0, 406620 <ferror@plt+0x41b0>
  4065e8:	subs	w20, w20, #0x1
  4065ec:	b.le	40676c <ferror@plt+0x42fc>
  4065f0:	ldr	w8, [x25, #992]
  4065f4:	ldr	x1, [x21, #8]!
  4065f8:	cbnz	w8, 40677c <ferror@plt+0x430c>
  4065fc:	mov	x0, x1
  406600:	bl	402010 <atoi@plt>
  406604:	str	w0, [x25, #992]
  406608:	b	406620 <ferror@plt+0x41b0>
  40660c:	subs	w20, w20, #0x1
  406610:	b.le	40676c <ferror@plt+0x42fc>
  406614:	ldr	x1, [x21, #8]!
  406618:	cbnz	x19, 406770 <ferror@plt+0x4300>
  40661c:	mov	x19, x1
  406620:	subs	w20, w20, #0x1
  406624:	add	x21, x21, #0x8
  406628:	b.gt	4065c4 <ferror@plt+0x4154>
  40662c:	cbz	x19, 406644 <ferror@plt+0x41d4>
  406630:	mov	x0, x19
  406634:	bl	40ab74 <ferror@plt+0x8704>
  406638:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  40663c:	str	w0, [x8, #988]
  406640:	cbz	w0, 406708 <ferror@plt+0x4298>
  406644:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  406648:	ldr	w0, [x8, #3676]
  40664c:	bl	40b584 <ferror@plt+0x9114>
  406650:	mov	x0, xzr
  406654:	bl	40b68c <ferror@plt+0x921c>
  406658:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  40665c:	add	x0, x0, #0x328
  406660:	mov	w1, #0x7                   	// #7
  406664:	bl	40d18c <ferror@plt+0xad1c>
  406668:	tbnz	w0, #31, 406724 <ferror@plt+0x42b4>
  40666c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406670:	add	x1, x1, #0x87
  406674:	mov	w0, #0x2                   	// #2
  406678:	bl	40b6e8 <ferror@plt+0x9278>
  40667c:	adrp	x19, 422000 <ferror@plt+0x1fb90>
  406680:	ldr	x2, [x19, #888]
  406684:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  406688:	adrp	x1, 406000 <ferror@plt+0x3b90>
  40668c:	add	x0, x0, #0x328
  406690:	add	x1, x1, #0x8b4
  406694:	mov	w3, wzr
  406698:	bl	40d78c <ferror@plt+0xb31c>
  40669c:	tbnz	w0, #31, 406734 <ferror@plt+0x42c4>
  4066a0:	mov	w0, #0x2                   	// #2
  4066a4:	mov	x1, xzr
  4066a8:	bl	40b758 <ferror@plt+0x92e8>
  4066ac:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  4066b0:	add	x0, x0, #0x328
  4066b4:	mov	w1, #0x7                   	// #7
  4066b8:	bl	40d18c <ferror@plt+0xad1c>
  4066bc:	tbnz	w0, #31, 406724 <ferror@plt+0x42b4>
  4066c0:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  4066c4:	add	x0, x0, #0x286
  4066c8:	bl	40b68c <ferror@plt+0x921c>
  4066cc:	ldr	x2, [x19, #888]
  4066d0:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  4066d4:	adrp	x1, 406000 <ferror@plt+0x3b90>
  4066d8:	add	x0, x0, #0x328
  4066dc:	add	x1, x1, #0x8fc
  4066e0:	mov	w3, wzr
  4066e4:	bl	40d78c <ferror@plt+0xb31c>
  4066e8:	tbnz	w0, #31, 406734 <ferror@plt+0x42c4>
  4066ec:	bl	40b6d4 <ferror@plt+0x9264>
  4066f0:	bl	40b6d4 <ferror@plt+0x9264>
  4066f4:	bl	40b608 <ferror@plt+0x9198>
  4066f8:	ldr	x0, [x19, #888]
  4066fc:	bl	4022c0 <fflush@plt>
  406700:	mov	w0, wzr
  406704:	b	406754 <ferror@plt+0x42e4>
  406708:	mov	x0, x19
  40670c:	ldp	x20, x19, [sp, #64]
  406710:	ldp	x22, x21, [sp, #48]
  406714:	ldp	x24, x23, [sp, #32]
  406718:	ldr	x25, [sp, #16]
  40671c:	ldp	x29, x30, [sp], #80
  406720:	b	408cf4 <ferror@plt+0x6884>
  406724:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  406728:	add	x0, x0, #0x410
  40672c:	bl	401ed0 <perror@plt>
  406730:	b	406750 <ferror@plt+0x42e0>
  406734:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  406738:	ldr	x3, [x8, #880]
  40673c:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  406740:	add	x0, x0, #0x429
  406744:	mov	w1, #0x10                  	// #16
  406748:	mov	w2, #0x1                   	// #1
  40674c:	bl	4022a0 <fwrite@plt>
  406750:	mov	w0, #0xffffffff            	// #-1
  406754:	ldp	x20, x19, [sp, #64]
  406758:	ldp	x22, x21, [sp, #48]
  40675c:	ldp	x24, x23, [sp, #32]
  406760:	ldr	x25, [sp, #16]
  406764:	ldp	x29, x30, [sp], #80
  406768:	ret
  40676c:	bl	408bf8 <ferror@plt+0x6788>
  406770:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  406774:	add	x0, x0, #0x2ca
  406778:	bl	408c8c <ferror@plt+0x681c>
  40677c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  406780:	add	x0, x0, #0x27
  406784:	bl	408c8c <ferror@plt+0x681c>
  406788:	stp	x29, x30, [sp, #-16]!
  40678c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  406790:	ldr	x3, [x8, #880]
  406794:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  406798:	add	x0, x0, #0xf32
  40679c:	mov	w1, #0x8a                  	// #138
  4067a0:	mov	w2, #0x1                   	// #1
  4067a4:	mov	x29, sp
  4067a8:	bl	4022a0 <fwrite@plt>
  4067ac:	mov	w0, #0xffffffff            	// #-1
  4067b0:	bl	401eb0 <exit@plt>
  4067b4:	sub	sp, sp, #0x40
  4067b8:	stp	x29, x30, [sp, #32]
  4067bc:	str	x19, [sp, #48]
  4067c0:	mov	x2, x0
  4067c4:	ldrh	w8, [x2], #8
  4067c8:	add	x0, sp, #0x8
  4067cc:	mov	w1, #0x2                   	// #2
  4067d0:	add	x29, sp, #0x20
  4067d4:	sub	w3, w8, #0x8
  4067d8:	bl	40e9f8 <ferror@plt+0xc588>
  4067dc:	ldr	x8, [sp, #16]
  4067e0:	cbz	x8, 406860 <ferror@plt+0x43f0>
  4067e4:	ldr	w8, [x8, #4]
  4067e8:	mov	w10, #0x851f                	// #34079
  4067ec:	mov	w9, #0x2710                	// #10000
  4067f0:	movk	w10, #0x51eb, lsl #16
  4067f4:	mov	x11, #0xffffffffffffbdc0    	// #-16960
  4067f8:	mul	x9, x8, x9
  4067fc:	mul	x8, x8, x10
  406800:	movk	x11, #0xfff0, lsl #16
  406804:	lsr	x3, x8, #37
  406808:	madd	x8, x3, x11, x9
  40680c:	mov	x9, #0x594b                	// #22859
  406810:	movk	x9, #0x3886, lsl #16
  406814:	movk	x9, #0xc5d6, lsl #32
  406818:	movk	x9, #0x346d, lsl #48
  40681c:	adrp	x19, 422000 <ferror@plt+0x1fb90>
  406820:	umulh	x8, x8, x9
  406824:	add	x19, x19, #0x3e4
  406828:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  40682c:	lsr	x4, x8, #11
  406830:	add	x2, x2, #0xe85
  406834:	mov	w1, #0x20                  	// #32
  406838:	mov	x0, x19
  40683c:	bl	401fc0 <snprintf@plt>
  406840:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  406844:	adrp	x3, 410000 <ferror@plt+0xdb90>
  406848:	add	x2, x2, #0xe7f
  40684c:	add	x3, x3, #0x438
  406850:	mov	w0, #0x4                   	// #4
  406854:	mov	w1, #0x6                   	// #6
  406858:	mov	x4, x19
  40685c:	bl	40bb7c <ferror@plt+0x970c>
  406860:	ldr	x8, [sp, #24]
  406864:	cbz	x8, 4068a4 <ferror@plt+0x4434>
  406868:	ldrb	w8, [x8, #4]
  40686c:	adrp	x9, 40f000 <ferror@plt+0xcb90>
  406870:	adrp	x10, 40f000 <ferror@plt+0xcb90>
  406874:	add	x9, x9, #0x2a9
  406878:	orr	w8, w8, #0x2
  40687c:	add	x10, x10, #0x308
  406880:	cmp	w8, #0x3
  406884:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  406888:	adrp	x3, 410000 <ferror@plt+0xdb90>
  40688c:	csel	x4, x10, x9, eq  // eq = none
  406890:	add	x2, x2, #0xeda
  406894:	add	x3, x3, #0x438
  406898:	mov	w0, #0x4                   	// #4
  40689c:	mov	w1, #0x6                   	// #6
  4068a0:	bl	40bb7c <ferror@plt+0x970c>
  4068a4:	ldr	x19, [sp, #48]
  4068a8:	ldp	x29, x30, [sp, #32]
  4068ac:	add	sp, sp, #0x40
  4068b0:	ret
  4068b4:	sub	sp, sp, #0x40
  4068b8:	add	x1, sp, #0x8
  4068bc:	stp	x29, x30, [sp, #32]
  4068c0:	str	x19, [sp, #48]
  4068c4:	add	x29, sp, #0x20
  4068c8:	mov	x19, x0
  4068cc:	bl	405bf4 <ferror@plt+0x3784>
  4068d0:	cmp	w0, #0x1
  4068d4:	b.ne	4068ec <ferror@plt+0x447c>  // b.any
  4068d8:	ldr	x1, [sp, #16]
  4068dc:	cbz	x1, 4068e8 <ferror@plt+0x4478>
  4068e0:	ldr	w0, [x19, #20]
  4068e4:	bl	405c94 <ferror@plt+0x3824>
  4068e8:	mov	w0, wzr
  4068ec:	ldr	x19, [sp, #48]
  4068f0:	ldp	x29, x30, [sp, #32]
  4068f4:	add	sp, sp, #0x40
  4068f8:	ret
  4068fc:	sub	sp, sp, #0x40
  406900:	stp	x20, x19, [sp, #48]
  406904:	mov	x20, x1
  406908:	add	x1, sp, #0x8
  40690c:	stp	x29, x30, [sp, #32]
  406910:	add	x29, sp, #0x20
  406914:	mov	x19, x0
  406918:	bl	405bf4 <ferror@plt+0x3784>
  40691c:	cmp	w0, #0x1
  406920:	b.ne	406940 <ferror@plt+0x44d0>  // b.any
  406924:	ldr	x3, [sp, #24]
  406928:	cbz	x3, 40693c <ferror@plt+0x44cc>
  40692c:	ldr	w2, [x19, #20]
  406930:	mov	x0, x20
  406934:	mov	x1, x19
  406938:	bl	405f88 <ferror@plt+0x3b18>
  40693c:	mov	w0, wzr
  406940:	ldp	x20, x19, [sp, #48]
  406944:	ldp	x29, x30, [sp, #32]
  406948:	add	sp, sp, #0x40
  40694c:	ret
  406950:	stp	x29, x30, [sp, #-80]!
  406954:	stp	x24, x23, [sp, #32]
  406958:	stp	x22, x21, [sp, #48]
  40695c:	stp	x20, x19, [sp, #64]
  406960:	ldrh	w20, [x0]
  406964:	mov	x19, x0
  406968:	mov	w0, w1
  40696c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  406970:	add	x1, x1, #0x439
  406974:	mov	w2, wzr
  406978:	str	x25, [sp, #16]
  40697c:	mov	x29, sp
  406980:	bl	406a7c <ferror@plt+0x460c>
  406984:	cmp	w20, #0x8
  406988:	b.cc	406a58 <ferror@plt+0x45e8>  // b.lo, b.ul, b.last
  40698c:	add	x22, x19, #0x4
  406990:	sub	w23, w20, #0x4
  406994:	adrp	x19, 40f000 <ferror@plt+0xcb90>
  406998:	adrp	x20, 410000 <ferror@plt+0xdb90>
  40699c:	mov	w21, wzr
  4069a0:	adrp	x24, 422000 <ferror@plt+0x1fb90>
  4069a4:	add	x19, x19, #0x8b
  4069a8:	adrp	x25, 422000 <ferror@plt+0x1fb90>
  4069ac:	add	x20, x20, #0x439
  4069b0:	ldrh	w8, [x22]
  4069b4:	cmp	w8, #0x4
  4069b8:	b.cc	406a58 <ferror@plt+0x45e8>  // b.lo, b.ul, b.last
  4069bc:	cmp	w23, w8
  4069c0:	b.lt	406a58 <ferror@plt+0x45e8>  // b.tstop
  4069c4:	ldrh	w9, [x22, #2]
  4069c8:	cmp	w9, #0x2
  4069cc:	b.ne	406a40 <ferror@plt+0x45d0>  // b.any
  4069d0:	ldrh	w10, [x22, #4]
  4069d4:	ldrh	w9, [x22, #6]
  4069d8:	ldr	w11, [x24, #1028]
  4069dc:	tst	w10, #0x10
  4069e0:	csel	w21, w9, w21, eq  // eq = none
  4069e4:	tbnz	w10, #4, 4069f4 <ferror@plt+0x4584>
  4069e8:	cbz	w11, 4069f4 <ferror@plt+0x4584>
  4069ec:	cmp	w11, w9
  4069f0:	b.cc	406a58 <ferror@plt+0x45e8>  // b.lo, b.ul, b.last
  4069f4:	tbnz	w10, #3, 406a40 <ferror@plt+0x45d0>
  4069f8:	cmp	w11, w9
  4069fc:	b.hi	406a40 <ferror@plt+0x45d0>  // b.pmore
  406a00:	mov	x0, xzr
  406a04:	bl	40b68c <ferror@plt+0x921c>
  406a08:	ldrh	w2, [x22, #6]
  406a0c:	and	w1, w21, #0xffff
  406a10:	mov	x0, x19
  406a14:	bl	406af0 <ferror@plt+0x4680>
  406a18:	ldrh	w0, [x22, #4]
  406a1c:	bl	406b7c <ferror@plt+0x470c>
  406a20:	bl	40b6d4 <ferror@plt+0x9264>
  406a24:	ldr	x4, [x25, #864]
  406a28:	mov	w0, #0x1                   	// #1
  406a2c:	mov	w1, #0x6                   	// #6
  406a30:	mov	x2, xzr
  406a34:	mov	x3, x20
  406a38:	bl	40bb7c <ferror@plt+0x970c>
  406a3c:	ldrh	w8, [x22]
  406a40:	add	w8, w8, #0x3
  406a44:	and	w8, w8, #0x1fffc
  406a48:	sub	w23, w23, w8
  406a4c:	cmp	w23, #0x3
  406a50:	add	x22, x22, x8
  406a54:	b.gt	4069b0 <ferror@plt+0x4540>
  406a58:	mov	w0, #0x2                   	// #2
  406a5c:	mov	x1, xzr
  406a60:	bl	40b758 <ferror@plt+0x92e8>
  406a64:	ldp	x20, x19, [sp, #64]
  406a68:	ldp	x22, x21, [sp, #48]
  406a6c:	ldp	x24, x23, [sp, #32]
  406a70:	ldr	x25, [sp, #16]
  406a74:	ldp	x29, x30, [sp], #80
  406a78:	b	40b6d4 <ferror@plt+0x9264>
  406a7c:	stp	x29, x30, [sp, #-48]!
  406a80:	str	x21, [sp, #16]
  406a84:	mov	w21, w0
  406a88:	mov	x0, xzr
  406a8c:	stp	x20, x19, [sp, #32]
  406a90:	mov	x29, sp
  406a94:	mov	w19, w2
  406a98:	mov	x20, x1
  406a9c:	bl	40b68c <ferror@plt+0x921c>
  406aa0:	mov	w0, w21
  406aa4:	bl	40a914 <ferror@plt+0x84a4>
  406aa8:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  406aac:	mov	x4, x0
  406ab0:	add	x2, x2, #0x170
  406ab4:	mov	w0, #0x4                   	// #4
  406ab8:	mov	w1, wzr
  406abc:	mov	x3, x20
  406ac0:	bl	40bb7c <ferror@plt+0x970c>
  406ac4:	cmp	w19, #0x0
  406ac8:	ldp	x20, x19, [sp, #32]
  406acc:	ldr	x21, [sp, #16]
  406ad0:	adrp	x8, 40f000 <ferror@plt+0xcb90>
  406ad4:	adrp	x9, 40e000 <ferror@plt+0xbb90>
  406ad8:	add	x8, x8, #0xffa
  406adc:	add	x9, x9, #0xe83
  406ae0:	csel	x1, x9, x8, eq  // eq = none
  406ae4:	mov	w0, #0x2                   	// #2
  406ae8:	ldp	x29, x30, [sp], #48
  406aec:	b	40b6e8 <ferror@plt+0x9278>
  406af0:	sub	sp, sp, #0x70
  406af4:	str	x21, [sp, #80]
  406af8:	stp	x20, x19, [sp, #96]
  406afc:	mov	w19, w2
  406b00:	mov	x21, x0
  406b04:	adrp	x2, 410000 <ferror@plt+0xdb90>
  406b08:	mov	w20, w1
  406b0c:	add	x2, x2, #0x2
  406b10:	mov	x0, sp
  406b14:	mov	w1, #0x40                  	// #64
  406b18:	mov	x3, x21
  406b1c:	stp	x29, x30, [sp, #64]
  406b20:	add	x29, sp, #0x40
  406b24:	bl	401fc0 <snprintf@plt>
  406b28:	adrp	x3, 410000 <ferror@plt+0xdb90>
  406b2c:	add	x3, x3, #0x8
  406b30:	mov	w0, #0x4                   	// #4
  406b34:	mov	w1, #0x6                   	// #6
  406b38:	mov	x2, x21
  406b3c:	mov	w4, w20
  406b40:	bl	40b90c <ferror@plt+0x949c>
  406b44:	cmp	w20, w19
  406b48:	b.eq	406b68 <ferror@plt+0x46f8>  // b.none
  406b4c:	adrp	x3, 410000 <ferror@plt+0xdb90>
  406b50:	add	x3, x3, #0xd
  406b54:	mov	x2, sp
  406b58:	mov	w0, #0x4                   	// #4
  406b5c:	mov	w1, #0x6                   	// #6
  406b60:	mov	w4, w19
  406b64:	bl	40b90c <ferror@plt+0x949c>
  406b68:	ldp	x20, x19, [sp, #96]
  406b6c:	ldr	x21, [sp, #80]
  406b70:	ldp	x29, x30, [sp, #64]
  406b74:	add	sp, sp, #0x70
  406b78:	ret
  406b7c:	stp	x29, x30, [sp, #-32]!
  406b80:	str	x19, [sp, #16]
  406b84:	ands	w19, w0, #0xffff
  406b88:	mov	x29, sp
  406b8c:	b.eq	406bfc <ferror@plt+0x478c>  // b.none
  406b90:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406b94:	add	x1, x1, #0x27b
  406b98:	mov	w0, #0x2                   	// #2
  406b9c:	bl	40b6e8 <ferror@plt+0x9278>
  406ba0:	tbz	w19, #1, 406bc4 <ferror@plt+0x4754>
  406ba4:	adrp	x3, 410000 <ferror@plt+0xdb90>
  406ba8:	adrp	x4, 410000 <ferror@plt+0xdb90>
  406bac:	add	x3, x3, #0x438
  406bb0:	add	x4, x4, #0x11
  406bb4:	mov	w0, #0x4                   	// #4
  406bb8:	mov	w1, #0x6                   	// #6
  406bbc:	mov	x2, xzr
  406bc0:	bl	40bb7c <ferror@plt+0x970c>
  406bc4:	tbz	w19, #2, 406be8 <ferror@plt+0x4778>
  406bc8:	adrp	x3, 410000 <ferror@plt+0xdb90>
  406bcc:	adrp	x4, 410000 <ferror@plt+0xdb90>
  406bd0:	add	x3, x3, #0x438
  406bd4:	add	x4, x4, #0x16
  406bd8:	mov	w0, #0x4                   	// #4
  406bdc:	mov	w1, #0x6                   	// #6
  406be0:	mov	x2, xzr
  406be4:	bl	40bb7c <ferror@plt+0x970c>
  406be8:	ldr	x19, [sp, #16]
  406bec:	mov	w0, #0x2                   	// #2
  406bf0:	mov	x1, xzr
  406bf4:	ldp	x29, x30, [sp], #32
  406bf8:	b	40b758 <ferror@plt+0x92e8>
  406bfc:	ldr	x19, [sp, #16]
  406c00:	ldp	x29, x30, [sp], #32
  406c04:	ret
  406c08:	stp	x29, x30, [sp, #-32]!
  406c0c:	stp	x20, x19, [sp, #16]
  406c10:	mov	w20, w0
  406c14:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  406c18:	add	x0, x0, #0x328
  406c1c:	mov	x29, sp
  406c20:	mov	x19, x1
  406c24:	bl	40ac8c <ferror@plt+0x881c>
  406c28:	subs	w20, w20, #0x1
  406c2c:	b.lt	406cb8 <ferror@plt+0x4848>  // b.tstop
  406c30:	ldr	x0, [x19]
  406c34:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406c38:	add	x1, x1, #0x20a
  406c3c:	bl	408e94 <ferror@plt+0x6a24>
  406c40:	tbz	w0, #0, 406cc4 <ferror@plt+0x4854>
  406c44:	ldr	x0, [x19]
  406c48:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406c4c:	add	x1, x1, #0x21d
  406c50:	bl	408e94 <ferror@plt+0x6a24>
  406c54:	tbz	w0, #0, 406cd0 <ferror@plt+0x4860>
  406c58:	ldr	x0, [x19]
  406c5c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406c60:	add	x1, x1, #0xfc3
  406c64:	bl	408e94 <ferror@plt+0x6a24>
  406c68:	tbz	w0, #0, 406ce8 <ferror@plt+0x4878>
  406c6c:	ldr	x0, [x19]
  406c70:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406c74:	add	x1, x1, #0x228
  406c78:	bl	408e94 <ferror@plt+0x6a24>
  406c7c:	tbz	w0, #0, 406ce8 <ferror@plt+0x4878>
  406c80:	ldr	x0, [x19]
  406c84:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406c88:	add	x1, x1, #0x22c
  406c8c:	bl	408e94 <ferror@plt+0x6a24>
  406c90:	tbz	w0, #0, 406ce8 <ferror@plt+0x4878>
  406c94:	ldr	x0, [x19]
  406c98:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406c9c:	add	x1, x1, #0xfbd
  406ca0:	bl	408e94 <ferror@plt+0x6a24>
  406ca4:	tbnz	w0, #0, 406d00 <ferror@plt+0x4890>
  406ca8:	add	x1, x19, #0x8
  406cac:	mov	w2, #0x1                   	// #1
  406cb0:	mov	w0, w20
  406cb4:	b	406cf4 <ferror@plt+0x4884>
  406cb8:	mov	w0, wzr
  406cbc:	mov	x1, xzr
  406cc0:	b	406cf0 <ferror@plt+0x4880>
  406cc4:	add	x2, x19, #0x8
  406cc8:	mov	w0, #0x13                  	// #19
  406ccc:	b	406cd8 <ferror@plt+0x4868>
  406cd0:	add	x2, x19, #0x8
  406cd4:	mov	w0, #0x11                  	// #17
  406cd8:	mov	w1, w20
  406cdc:	ldp	x20, x19, [sp, #16]
  406ce0:	ldp	x29, x30, [sp], #32
  406ce4:	b	406d38 <ferror@plt+0x48c8>
  406ce8:	add	x1, x19, #0x8
  406cec:	mov	w0, w20
  406cf0:	mov	w2, wzr
  406cf4:	ldp	x20, x19, [sp, #16]
  406cf8:	ldp	x29, x30, [sp], #32
  406cfc:	b	4071d8 <ferror@plt+0x4d68>
  406d00:	ldr	x0, [x19]
  406d04:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  406d08:	add	x1, x1, #0xe04
  406d0c:	bl	408e94 <ferror@plt+0x6a24>
  406d10:	tbz	w0, #0, 406d34 <ferror@plt+0x48c4>
  406d14:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  406d18:	ldr	x0, [x8, #880]
  406d1c:	ldr	x2, [x19]
  406d20:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406d24:	add	x1, x1, #0xfc8
  406d28:	bl	402440 <fprintf@plt>
  406d2c:	mov	w0, #0xffffffff            	// #-1
  406d30:	bl	401eb0 <exit@plt>
  406d34:	bl	407488 <ferror@plt+0x5018>
  406d38:	stp	x29, x30, [sp, #-96]!
  406d3c:	stp	x28, x27, [sp, #16]
  406d40:	stp	x26, x25, [sp, #32]
  406d44:	stp	x24, x23, [sp, #48]
  406d48:	stp	x22, x21, [sp, #64]
  406d4c:	stp	x20, x19, [sp, #80]
  406d50:	mov	x29, sp
  406d54:	sub	sp, sp, #0x440
  406d58:	add	x8, sp, #0x10
  406d5c:	mov	x22, x2
  406d60:	mov	w23, w1
  406d64:	mov	w19, w0
  406d68:	add	x0, x8, #0x8
  406d6c:	mov	w2, #0x418                 	// #1048
  406d70:	mov	w1, wzr
  406d74:	bl	402090 <memset@plt>
  406d78:	mov	w8, #0x20                  	// #32
  406d7c:	mov	w9, #0x1                   	// #1
  406d80:	mov	w10, #0x7                   	// #7
  406d84:	cmp	w23, #0x1
  406d88:	strh	w19, [sp, #20]
  406d8c:	str	xzr, [sp, #8]
  406d90:	str	w8, [sp, #16]
  406d94:	strh	w9, [sp, #22]
  406d98:	strb	w10, [sp, #32]
  406d9c:	b.lt	407114 <ferror@plt+0x4ca4>  // b.tstop
  406da0:	adrp	x25, 40f000 <ferror@plt+0xcb90>
  406da4:	adrp	x26, 410000 <ferror@plt+0xdb90>
  406da8:	mov	w20, wzr
  406dac:	mov	w27, wzr
  406db0:	mov	x24, xzr
  406db4:	mov	w8, #0xffff                	// #65535
  406db8:	add	x25, x25, #0x2ca
  406dbc:	add	x26, x26, #0x27
  406dc0:	mov	w21, #0xffff                	// #65535
  406dc4:	stp	wzr, w8, [sp]
  406dc8:	ldr	x28, [x22]
  406dcc:	mov	x1, x25
  406dd0:	mov	x0, x28
  406dd4:	bl	4021b0 <strcmp@plt>
  406dd8:	cbz	w0, 406e74 <ferror@plt+0x4a04>
  406ddc:	mov	x0, x28
  406de0:	mov	x1, x26
  406de4:	bl	4021b0 <strcmp@plt>
  406de8:	cbz	w0, 406e84 <ferror@plt+0x4a14>
  406dec:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406df0:	mov	x0, x28
  406df4:	add	x1, x1, #0x281
  406df8:	bl	4021b0 <strcmp@plt>
  406dfc:	cbz	w0, 406ec8 <ferror@plt+0x4a58>
  406e00:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  406e04:	mov	x0, x28
  406e08:	add	x1, x1, #0x1f8
  406e0c:	bl	4021b0 <strcmp@plt>
  406e10:	cbz	w0, 406ed0 <ferror@plt+0x4a60>
  406e14:	adrp	x1, 410000 <ferror@plt+0xdb90>
  406e18:	mov	x0, x28
  406e1c:	add	x1, x1, #0x26
  406e20:	bl	4021b0 <strcmp@plt>
  406e24:	cbz	w0, 406ee8 <ferror@plt+0x4a78>
  406e28:	adrp	x1, 410000 <ferror@plt+0xdb90>
  406e2c:	mov	x0, x28
  406e30:	add	x1, x1, #0x2b
  406e34:	bl	4021b0 <strcmp@plt>
  406e38:	cbz	w0, 406ef0 <ferror@plt+0x4a80>
  406e3c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  406e40:	mov	x0, x28
  406e44:	add	x1, x1, #0x34
  406e48:	bl	4021b0 <strcmp@plt>
  406e4c:	cbz	w0, 406ef8 <ferror@plt+0x4a88>
  406e50:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  406e54:	mov	x0, x28
  406e58:	add	x1, x1, #0xe04
  406e5c:	bl	408e94 <ferror@plt+0x6a24>
  406e60:	tbnz	w0, #0, 406f9c <ferror@plt+0x4b2c>
  406e64:	subs	w23, w23, #0x1
  406e68:	b.le	4071b4 <ferror@plt+0x4d44>
  406e6c:	add	x22, x22, #0x8
  406e70:	b	406f9c <ferror@plt+0x4b2c>
  406e74:	subs	w23, w23, #0x1
  406e78:	b.le	4071b4 <ferror@plt+0x4d44>
  406e7c:	ldr	x24, [x22, #8]!
  406e80:	b	406f9c <ferror@plt+0x4b2c>
  406e84:	subs	w23, w23, #0x1
  406e88:	b.le	4071b4 <ferror@plt+0x4d44>
  406e8c:	ldr	x19, [x22, #8]!
  406e90:	mov	w1, #0x2d                  	// #45
  406e94:	mov	x0, x19
  406e98:	bl	402280 <strchr@plt>
  406e9c:	cbz	x0, 406ed8 <ferror@plt+0x4a68>
  406ea0:	mov	x28, x0
  406ea4:	strb	wzr, [x28], #1
  406ea8:	ldr	x0, [x22]
  406eac:	bl	402010 <atoi@plt>
  406eb0:	mov	w21, w0
  406eb4:	mov	x0, x28
  406eb8:	bl	402010 <atoi@plt>
  406ebc:	str	w0, [sp, #4]
  406ec0:	orr	w27, w27, #0x8
  406ec4:	b	406f9c <ferror@plt+0x4b2c>
  406ec8:	orr	w20, w20, #0x2
  406ecc:	b	406f9c <ferror@plt+0x4b2c>
  406ed0:	orr	w20, w20, #0x1
  406ed4:	b	406f9c <ferror@plt+0x4b2c>
  406ed8:	mov	x0, x19
  406edc:	bl	402010 <atoi@plt>
  406ee0:	mov	w21, w0
  406ee4:	b	406f9c <ferror@plt+0x4b2c>
  406ee8:	orr	w27, w27, #0x2
  406eec:	b	406f9c <ferror@plt+0x4b2c>
  406ef0:	orr	w27, w27, #0x4
  406ef4:	b	406f9c <ferror@plt+0x4b2c>
  406ef8:	cmp	w23, #0x1
  406efc:	b.le	4071b4 <ferror@plt+0x4d44>
  406f00:	ldr	x0, [x22, #8]
  406f04:	adrp	x1, 410000 <ferror@plt+0xdb90>
  406f08:	add	x1, x1, #0x105
  406f0c:	bl	408e94 <ferror@plt+0x6a24>
  406f10:	tbnz	w0, #0, 4071b8 <ferror@plt+0x4d48>
  406f14:	subs	w23, w23, #0x2
  406f18:	b.le	4071b4 <ferror@plt+0x4d44>
  406f1c:	ldr	x19, [x22, #16]!
  406f20:	mov	w1, #0x2d                  	// #45
  406f24:	mov	x0, x19
  406f28:	bl	402280 <strchr@plt>
  406f2c:	cbz	x0, 406f74 <ferror@plt+0x4b04>
  406f30:	strb	wzr, [x0]
  406f34:	ldr	x1, [x22]
  406f38:	mov	x28, x0
  406f3c:	add	x0, sp, #0xc
  406f40:	mov	w2, wzr
  406f44:	bl	408058 <ferror@plt+0x5be8>
  406f48:	cbnz	w0, 4071c8 <ferror@plt+0x4d58>
  406f4c:	ldr	w8, [sp, #12]
  406f50:	lsr	w8, w8, #24
  406f54:	cbnz	w8, 4071c8 <ferror@plt+0x4d58>
  406f58:	add	x1, x28, #0x1
  406f5c:	add	x0, sp, #0x8
  406f60:	mov	w2, wzr
  406f64:	bl	408058 <ferror@plt+0x5be8>
  406f68:	cbnz	w0, 4071c8 <ferror@plt+0x4d58>
  406f6c:	ldr	w8, [sp, #8]
  406f70:	b	406f8c <ferror@plt+0x4b1c>
  406f74:	add	x0, sp, #0xc
  406f78:	mov	x1, x19
  406f7c:	mov	w2, wzr
  406f80:	bl	408058 <ferror@plt+0x5be8>
  406f84:	cbnz	w0, 4071c8 <ferror@plt+0x4d58>
  406f88:	ldr	w8, [sp, #12]
  406f8c:	lsr	w8, w8, #24
  406f90:	cbnz	w8, 4071c8 <ferror@plt+0x4d58>
  406f94:	mov	w8, #0x1                   	// #1
  406f98:	str	w8, [sp]
  406f9c:	subs	w23, w23, #0x1
  406fa0:	add	x22, x22, #0x8
  406fa4:	b.gt	406dc8 <ferror@plt+0x4958>
  406fa8:	cbz	x24, 407114 <ferror@plt+0x4ca4>
  406fac:	mvn	w8, w21
  406fb0:	tst	w8, #0xffff
  406fb4:	b.eq	407114 <ferror@plt+0x4ca4>  // b.none
  406fb8:	mov	x0, x24
  406fbc:	bl	40ab74 <ferror@plt+0x8704>
  406fc0:	str	w0, [sp, #36]
  406fc4:	cbz	w0, 407134 <ferror@plt+0x4cc4>
  406fc8:	sxth	w2, w21
  406fcc:	cmp	w2, #0x1, lsl #12
  406fd0:	b.ge	407150 <ferror@plt+0x4ce0>  // b.tcont
  406fd4:	ldr	w23, [sp, #4]
  406fd8:	tbz	w27, #3, 407004 <ferror@plt+0x4b94>
  406fdc:	cmp	w2, w23, sxth
  406fe0:	sxth	w3, w23
  406fe4:	b.ge	407168 <ferror@plt+0x4cf8>  // b.tcont
  406fe8:	mvn	w8, w23
  406fec:	tst	w8, #0xffff
  406ff0:	b.eq	407168 <ferror@plt+0x4cf8>  // b.none
  406ff4:	cmp	w3, #0x1, lsl #12
  406ff8:	b.ge	407168 <ferror@plt+0x4cf8>  // b.tcont
  406ffc:	and	w8, w27, #0xffff
  407000:	tbnz	w8, #1, 4071a0 <ferror@plt+0x4d30>
  407004:	add	x0, sp, #0x10
  407008:	mov	w1, #0x420                 	// #1056
  40700c:	mov	w2, #0x1a                  	// #26
  407010:	bl	40e6e8 <ferror@plt+0xc278>
  407014:	tst	w20, #0xffff
  407018:	mov	x22, x0
  40701c:	b.eq	407034 <ferror@plt+0x4bc4>  // b.none
  407020:	add	x0, sp, #0x10
  407024:	mov	w1, #0x420                 	// #1056
  407028:	mov	w2, wzr
  40702c:	mov	w3, w20
  407030:	bl	40e490 <ferror@plt+0xc020>
  407034:	ldr	w8, [sp]
  407038:	tbz	w8, #0, 407080 <ferror@plt+0x4c10>
  40703c:	ldr	w2, [sp, #12]
  407040:	mvn	w8, w23
  407044:	tst	w8, #0xffff
  407048:	b.eq	4070dc <ferror@plt+0x4c6c>  // b.none
  40704c:	sxth	w8, w23
  407050:	cmp	w8, w21, uxth
  407054:	b.le	4070dc <ferror@plt+0x4c6c>
  407058:	ldr	w19, [sp, #8]
  40705c:	add	x0, sp, #0x10
  407060:	mov	w3, #0x8                   	// #8
  407064:	mov	w1, w21
  407068:	bl	4074b4 <ferror@plt+0x5044>
  40706c:	add	x0, sp, #0x10
  407070:	mov	w3, #0x10                  	// #16
  407074:	mov	w1, w23
  407078:	mov	w2, w19
  40707c:	b	4070e8 <ferror@plt+0x4c78>
  407080:	mvn	w8, w23
  407084:	add	x0, sp, #0x10
  407088:	sub	x3, x29, #0xc
  40708c:	mov	w1, #0x420                 	// #1056
  407090:	mov	w2, #0x2                   	// #2
  407094:	mov	w4, #0x4                   	// #4
  407098:	sturh	w27, [x29, #-12]
  40709c:	sturh	w21, [x29, #-10]
  4070a0:	and	w19, w8, #0xffff
  4070a4:	bl	40e390 <ferror@plt+0xbf20>
  4070a8:	cbz	w19, 4070ec <ferror@plt+0x4c7c>
  4070ac:	ldurh	w8, [x29, #-12]
  4070b0:	add	x0, sp, #0x10
  4070b4:	sub	x3, x29, #0xc
  4070b8:	mov	w1, #0x420                 	// #1056
  4070bc:	and	w8, w8, #0xffffffe7
  4070c0:	orr	w8, w8, #0x10
  4070c4:	mov	w2, #0x2                   	// #2
  4070c8:	mov	w4, #0x4                   	// #4
  4070cc:	sturh	w8, [x29, #-12]
  4070d0:	sturh	w23, [x29, #-10]
  4070d4:	bl	40e390 <ferror@plt+0xbf20>
  4070d8:	b	4070ec <ferror@plt+0x4c7c>
  4070dc:	add	x0, sp, #0x10
  4070e0:	mov	w1, w21
  4070e4:	mov	w3, wzr
  4070e8:	bl	4074b4 <ferror@plt+0x5044>
  4070ec:	add	x0, sp, #0x10
  4070f0:	mov	x1, x22
  4070f4:	bl	40e754 <ferror@plt+0xc2e4>
  4070f8:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  4070fc:	add	x0, x0, #0x328
  407100:	add	x1, sp, #0x10
  407104:	mov	x2, xzr
  407108:	bl	40dacc <ferror@plt+0xb65c>
  40710c:	asr	w0, w0, #31
  407110:	b	407180 <ferror@plt+0x4d10>
  407114:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  407118:	ldr	x3, [x8, #880]
  40711c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  407120:	add	x0, x0, #0x40
  407124:	mov	w1, #0x2b                  	// #43
  407128:	mov	w2, #0x1                   	// #1
  40712c:	bl	4022a0 <fwrite@plt>
  407130:	b	40717c <ferror@plt+0x4d0c>
  407134:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  407138:	ldr	x0, [x8, #880]
  40713c:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  407140:	add	x1, x1, #0x3d4
  407144:	mov	x2, x24
  407148:	bl	402440 <fprintf@plt>
  40714c:	b	40717c <ferror@plt+0x4d0c>
  407150:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  407154:	ldr	x0, [x8, #880]
  407158:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40715c:	add	x1, x1, #0x6c
  407160:	bl	402440 <fprintf@plt>
  407164:	b	40717c <ferror@plt+0x4d0c>
  407168:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  40716c:	ldr	x0, [x8, #880]
  407170:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407174:	add	x1, x1, #0x83
  407178:	bl	402440 <fprintf@plt>
  40717c:	mov	w0, #0xffffffff            	// #-1
  407180:	add	sp, sp, #0x440
  407184:	ldp	x20, x19, [sp, #80]
  407188:	ldp	x22, x21, [sp, #64]
  40718c:	ldp	x24, x23, [sp, #48]
  407190:	ldp	x26, x25, [sp, #32]
  407194:	ldp	x28, x27, [sp, #16]
  407198:	ldp	x29, x30, [sp], #96
  40719c:	ret
  4071a0:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4071a4:	ldr	x3, [x8, #880]
  4071a8:	adrp	x0, 410000 <ferror@plt+0xdb90>
  4071ac:	add	x0, x0, #0xa1
  4071b0:	b	407124 <ferror@plt+0x4cb4>
  4071b4:	bl	408bf8 <ferror@plt+0x6788>
  4071b8:	ldr	x1, [x22, #8]
  4071bc:	adrp	x0, 410000 <ferror@plt+0xdb90>
  4071c0:	add	x0, x0, #0xdc
  4071c4:	bl	408c58 <ferror@plt+0x67e8>
  4071c8:	ldr	x1, [x22]
  4071cc:	adrp	x0, 410000 <ferror@plt+0xdb90>
  4071d0:	add	x0, x0, #0xcd
  4071d4:	bl	408c58 <ferror@plt+0x67e8>
  4071d8:	sub	sp, sp, #0x60
  4071dc:	stp	x29, x30, [sp, #16]
  4071e0:	stp	x20, x19, [sp, #80]
  4071e4:	add	x29, sp, #0x10
  4071e8:	mov	w19, w2
  4071ec:	cmp	w0, #0x1
  4071f0:	stp	x26, x25, [sp, #32]
  4071f4:	stp	x24, x23, [sp, #48]
  4071f8:	stp	x22, x21, [sp, #64]
  4071fc:	stur	w2, [x29, #-4]
  407200:	b.lt	4072a4 <ferror@plt+0x4e34>  // b.tstop
  407204:	adrp	x23, 40f000 <ferror@plt+0xcb90>
  407208:	adrp	x24, 410000 <ferror@plt+0xdb90>
  40720c:	mov	x21, x1
  407210:	mov	w22, w0
  407214:	mov	x20, xzr
  407218:	add	x23, x23, #0x2ca
  40721c:	add	x24, x24, #0x27
  407220:	adrp	x26, 422000 <ferror@plt+0x1fb90>
  407224:	ldr	x25, [x21]
  407228:	mov	x1, x23
  40722c:	mov	x0, x25
  407230:	bl	4021b0 <strcmp@plt>
  407234:	cbz	w0, 40726c <ferror@plt+0x4dfc>
  407238:	mov	x0, x25
  40723c:	mov	x1, x24
  407240:	bl	4021b0 <strcmp@plt>
  407244:	cbnz	w0, 407280 <ferror@plt+0x4e10>
  407248:	subs	w22, w22, #0x1
  40724c:	b.le	40742c <ferror@plt+0x4fbc>
  407250:	ldr	w8, [x26, #1028]
  407254:	ldr	x1, [x21, #8]!
  407258:	cbnz	w8, 40743c <ferror@plt+0x4fcc>
  40725c:	mov	x0, x1
  407260:	bl	402010 <atoi@plt>
  407264:	str	w0, [x26, #1028]
  407268:	b	407280 <ferror@plt+0x4e10>
  40726c:	subs	w22, w22, #0x1
  407270:	b.le	40742c <ferror@plt+0x4fbc>
  407274:	ldr	x1, [x21, #8]!
  407278:	cbnz	x20, 407430 <ferror@plt+0x4fc0>
  40727c:	mov	x20, x1
  407280:	subs	w22, w22, #0x1
  407284:	add	x21, x21, #0x8
  407288:	b.gt	407224 <ferror@plt+0x4db4>
  40728c:	cbz	x20, 4072a4 <ferror@plt+0x4e34>
  407290:	mov	x0, x20
  407294:	bl	40ab74 <ferror@plt+0x8704>
  407298:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  40729c:	str	w0, [x8, #1032]
  4072a0:	cbz	w0, 40740c <ferror@plt+0x4f9c>
  4072a4:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4072a8:	ldr	w0, [x8, #3676]
  4072ac:	bl	40b584 <ferror@plt+0x9114>
  4072b0:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  4072b4:	ldr	w8, [x8, #3696]
  4072b8:	adrp	x20, 422000 <ferror@plt+0x1fb90>
  4072bc:	cbz	w8, 407364 <ferror@plt+0x4ef4>
  4072c0:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  4072c4:	add	x0, x0, #0x328
  4072c8:	mov	w2, #0x2                   	// #2
  4072cc:	mov	w1, wzr
  4072d0:	bl	40d4f4 <ferror@plt+0xb084>
  4072d4:	tbnz	w0, #31, 407448 <ferror@plt+0x4fd8>
  4072d8:	bl	40b66c <ferror@plt+0x91fc>
  4072dc:	tbnz	w0, #0, 4072f4 <ferror@plt+0x4e84>
  4072e0:	adrp	x0, 410000 <ferror@plt+0xdb90>
  4072e4:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4072e8:	add	x0, x0, #0x11a
  4072ec:	add	x1, x1, #0x979
  4072f0:	bl	4023d0 <printf@plt>
  4072f4:	ldr	x2, [x20, #888]
  4072f8:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  4072fc:	adrp	x1, 407000 <ferror@plt+0x4b90>
  407300:	add	x0, x0, #0x328
  407304:	add	x1, x1, #0x800
  407308:	mov	w3, wzr
  40730c:	bl	40d78c <ferror@plt+0xb31c>
  407310:	tbnz	w0, #31, 40734c <ferror@plt+0x4edc>
  407314:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  407318:	add	x0, x0, #0x328
  40731c:	mov	w2, #0x4                   	// #4
  407320:	mov	w1, wzr
  407324:	bl	40d4f4 <ferror@plt+0xb084>
  407328:	tbnz	w0, #31, 407454 <ferror@plt+0x4fe4>
  40732c:	ldr	x2, [x20, #888]
  407330:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  407334:	adrp	x1, 407000 <ferror@plt+0x4b90>
  407338:	add	x0, x0, #0x328
  40733c:	add	x1, x1, #0x800
  407340:	mov	w3, wzr
  407344:	bl	40d78c <ferror@plt+0xb31c>
  407348:	tbz	w0, #31, 4073e0 <ferror@plt+0x4f70>
  40734c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  407350:	ldr	x3, [x8, #880]
  407354:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  407358:	add	x0, x0, #0x429
  40735c:	mov	w1, #0x10                  	// #16
  407360:	b	407478 <ferror@plt+0x5008>
  407364:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  407368:	ldr	w8, [x8, #3684]
  40736c:	mov	w9, #0x4                   	// #4
  407370:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  407374:	add	x0, x0, #0x328
  407378:	cmp	w8, #0x0
  40737c:	mov	w8, #0x2                   	// #2
  407380:	csel	w2, w8, w9, eq  // eq = none
  407384:	mov	w1, #0x7                   	// #7
  407388:	bl	40d2dc <ferror@plt+0xae6c>
  40738c:	tbnz	w0, #31, 407448 <ferror@plt+0x4fd8>
  407390:	bl	40b66c <ferror@plt+0x91fc>
  407394:	tbnz	w0, #0, 4073c0 <ferror@plt+0x4f50>
  407398:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40739c:	add	x0, x0, #0xef
  4073a0:	bl	4023d0 <printf@plt>
  4073a4:	cmp	w19, #0x1
  4073a8:	b.ne	4073b8 <ferror@plt+0x4f48>  // b.any
  4073ac:	adrp	x0, 410000 <ferror@plt+0xdb90>
  4073b0:	add	x0, x0, #0xfd
  4073b4:	bl	4023d0 <printf@plt>
  4073b8:	mov	w0, #0xa                   	// #10
  4073bc:	bl	402410 <putchar@plt>
  4073c0:	adrp	x0, 422000 <ferror@plt+0x1fb90>
  4073c4:	adrp	x1, 407000 <ferror@plt+0x4b90>
  4073c8:	add	x0, x0, #0x328
  4073cc:	add	x1, x1, #0x540
  4073d0:	sub	x2, x29, #0x4
  4073d4:	mov	w3, wzr
  4073d8:	bl	40d78c <ferror@plt+0xb31c>
  4073dc:	tbnz	w0, #31, 407464 <ferror@plt+0x4ff4>
  4073e0:	bl	40b608 <ferror@plt+0x9198>
  4073e4:	ldr	x0, [x20, #888]
  4073e8:	bl	4022c0 <fflush@plt>
  4073ec:	ldp	x20, x19, [sp, #80]
  4073f0:	ldp	x22, x21, [sp, #64]
  4073f4:	ldp	x24, x23, [sp, #48]
  4073f8:	ldp	x26, x25, [sp, #32]
  4073fc:	ldp	x29, x30, [sp, #16]
  407400:	mov	w0, wzr
  407404:	add	sp, sp, #0x60
  407408:	ret
  40740c:	mov	x0, x20
  407410:	ldp	x20, x19, [sp, #80]
  407414:	ldp	x22, x21, [sp, #64]
  407418:	ldp	x24, x23, [sp, #48]
  40741c:	ldp	x26, x25, [sp, #32]
  407420:	ldp	x29, x30, [sp, #16]
  407424:	add	sp, sp, #0x60
  407428:	b	408cf4 <ferror@plt+0x6884>
  40742c:	bl	408bf8 <ferror@plt+0x6788>
  407430:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  407434:	add	x0, x0, #0x2ca
  407438:	bl	408c8c <ferror@plt+0x681c>
  40743c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  407440:	add	x0, x0, #0x27
  407444:	bl	408c8c <ferror@plt+0x681c>
  407448:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  40744c:	add	x0, x0, #0x410
  407450:	b	40745c <ferror@plt+0x4fec>
  407454:	adrp	x0, 410000 <ferror@plt+0xdb90>
  407458:	add	x0, x0, #0x129
  40745c:	bl	401ed0 <perror@plt>
  407460:	b	407480 <ferror@plt+0x5010>
  407464:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  407468:	ldr	x3, [x8, #880]
  40746c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  407470:	add	x0, x0, #0x108
  407474:	mov	w1, #0x11                  	// #17
  407478:	mov	w2, #0x1                   	// #1
  40747c:	bl	4022a0 <fwrite@plt>
  407480:	mov	w0, #0x1                   	// #1
  407484:	bl	401eb0 <exit@plt>
  407488:	stp	x29, x30, [sp, #-16]!
  40748c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  407490:	ldr	x3, [x8, #880]
  407494:	adrp	x0, 410000 <ferror@plt+0xdb90>
  407498:	add	x0, x0, #0x1fd
  40749c:	mov	w1, #0x15c                 	// #348
  4074a0:	mov	w2, #0x1                   	// #1
  4074a4:	mov	x29, sp
  4074a8:	bl	4022a0 <fwrite@plt>
  4074ac:	mov	w0, #0xffffffff            	// #-1
  4074b0:	bl	401eb0 <exit@plt>
  4074b4:	stp	x29, x30, [sp, #-64]!
  4074b8:	stp	x22, x21, [sp, #32]
  4074bc:	stp	x20, x19, [sp, #48]
  4074c0:	mov	w20, w2
  4074c4:	mov	w21, w1
  4074c8:	mov	w1, #0x420                 	// #1056
  4074cc:	mov	w2, #0x3                   	// #3
  4074d0:	str	x23, [sp, #16]
  4074d4:	mov	x29, sp
  4074d8:	mov	w19, w3
  4074dc:	mov	x22, x0
  4074e0:	bl	40e6e8 <ferror@plt+0xc278>
  4074e4:	mov	x23, x0
  4074e8:	mov	w1, #0x420                 	// #1056
  4074ec:	mov	w2, #0x1                   	// #1
  4074f0:	mov	x0, x22
  4074f4:	mov	w3, w20
  4074f8:	bl	40e500 <ferror@plt+0xc090>
  4074fc:	mov	w1, #0x420                 	// #1056
  407500:	mov	w2, #0x2                   	// #2
  407504:	mov	x0, x22
  407508:	mov	w3, w21
  40750c:	bl	40e490 <ferror@plt+0xc020>
  407510:	mov	w1, #0x420                 	// #1056
  407514:	mov	w2, #0x3                   	// #3
  407518:	mov	x0, x22
  40751c:	mov	w3, w19
  407520:	bl	40e490 <ferror@plt+0xc020>
  407524:	mov	x0, x22
  407528:	mov	x1, x23
  40752c:	ldp	x20, x19, [sp, #48]
  407530:	ldp	x22, x21, [sp, #32]
  407534:	ldr	x23, [sp, #16]
  407538:	ldp	x29, x30, [sp], #64
  40753c:	b	40e754 <ferror@plt+0xc2e4>
  407540:	stp	x29, x30, [sp, #-96]!
  407544:	stp	x28, x27, [sp, #16]
  407548:	stp	x26, x25, [sp, #32]
  40754c:	stp	x24, x23, [sp, #48]
  407550:	stp	x22, x21, [sp, #64]
  407554:	stp	x20, x19, [sp, #80]
  407558:	mov	x29, sp
  40755c:	sub	sp, sp, #0x1e0
  407560:	ldrh	w3, [x0, #4]
  407564:	ldr	w2, [x0]
  407568:	mov	x19, x0
  40756c:	cmp	w3, #0x10
  407570:	b.ne	4077a4 <ferror@plt+0x5334>  // b.any
  407574:	subs	w3, w2, #0x20
  407578:	b.mi	4077e0 <ferror@plt+0x5370>  // b.first
  40757c:	ldrb	w8, [x19, #16]
  407580:	cmp	w8, #0x7
  407584:	b.ne	4077bc <ferror@plt+0x534c>  // b.any
  407588:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  40758c:	ldr	w8, [x8, #1032]
  407590:	mov	x20, x1
  407594:	cbz	w8, 4075a4 <ferror@plt+0x5134>
  407598:	ldr	w9, [x19, #20]
  40759c:	cmp	w8, w9
  4075a0:	b.ne	4077bc <ferror@plt+0x534c>  // b.any
  4075a4:	add	x2, x19, #0x20
  4075a8:	add	x0, sp, #0x8
  4075ac:	mov	w1, #0x35                  	// #53
  4075b0:	bl	40e9f8 <ferror@plt+0xc588>
  4075b4:	ldr	x21, [sp, #216]
  4075b8:	cbz	x21, 4075e0 <ferror@plt+0x5170>
  4075bc:	ldr	w8, [x20]
  4075c0:	adrp	x25, 422000 <ferror@plt+0x1fb90>
  4075c4:	cmp	w8, #0x1
  4075c8:	b.eq	407638 <ferror@plt+0x51c8>  // b.none
  4075cc:	cbnz	w8, 407778 <ferror@plt+0x5308>
  4075d0:	ldr	w1, [x19, #20]
  4075d4:	mov	x0, x21
  4075d8:	bl	406950 <ferror@plt+0x44e0>
  4075dc:	b	407778 <ferror@plt+0x5308>
  4075e0:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4075e4:	ldr	w8, [x8, #1028]
  4075e8:	cbnz	w8, 4077bc <ferror@plt+0x534c>
  4075ec:	bl	40b66c <ferror@plt+0x91fc>
  4075f0:	tbnz	w0, #0, 4077bc <ferror@plt+0x534c>
  4075f4:	adrp	x21, 422000 <ferror@plt+0x1fb90>
  4075f8:	ldr	w0, [x19, #20]
  4075fc:	ldr	x20, [x21, #888]
  407600:	bl	40a914 <ferror@plt+0x84a4>
  407604:	adrp	x2, 410000 <ferror@plt+0xdb90>
  407608:	mov	x3, x0
  40760c:	add	x2, x2, #0x439
  407610:	mov	x0, x20
  407614:	mov	w1, wzr
  407618:	bl	40bfd0 <ferror@plt+0x9b60>
  40761c:	ldr	x3, [x21, #888]
  407620:	adrp	x0, 410000 <ferror@plt+0xdb90>
  407624:	add	x0, x0, #0x169
  407628:	mov	w1, #0x6                   	// #6
  40762c:	mov	w2, #0x1                   	// #1
  407630:	bl	4022a0 <fwrite@plt>
  407634:	b	4077bc <ferror@plt+0x534c>
  407638:	ldr	w0, [x19, #20]
  40763c:	ldrh	w20, [x21]
  407640:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407644:	add	x1, x1, #0x439
  407648:	mov	w2, #0x1                   	// #1
  40764c:	bl	406a7c <ferror@plt+0x460c>
  407650:	cmp	w20, #0x8
  407654:	b.cc	407768 <ferror@plt+0x52f8>  // b.lo, b.ul, b.last
  407658:	add	x28, x21, #0x4
  40765c:	adrp	x21, 410000 <ferror@plt+0xdb90>
  407660:	adrp	x22, 410000 <ferror@plt+0xdb90>
  407664:	mov	w19, wzr
  407668:	mov	w26, wzr
  40766c:	sub	w27, w20, #0x4
  407670:	adrp	x20, 422000 <ferror@plt+0x1fb90>
  407674:	add	x21, x21, #0x170
  407678:	add	x22, x22, #0x439
  40767c:	ldrh	w8, [x28]
  407680:	subs	w3, w8, #0x4
  407684:	b.cc	407768 <ferror@plt+0x52f8>  // b.lo, b.ul, b.last
  407688:	cmp	w27, w8
  40768c:	b.lt	407768 <ferror@plt+0x52f8>  // b.tstop
  407690:	ldrh	w8, [x28, #2]
  407694:	cmp	w8, #0x3
  407698:	b.ne	40774c <ferror@plt+0x52dc>  // b.any
  40769c:	add	x2, x28, #0x4
  4076a0:	sub	x0, x29, #0x28
  4076a4:	mov	w1, #0x3                   	// #3
  4076a8:	bl	40e9f8 <ferror@plt+0xc588>
  4076ac:	ldur	x8, [x29, #-24]
  4076b0:	cbz	x8, 40774c <ferror@plt+0x52dc>
  4076b4:	ldur	x9, [x29, #-32]
  4076b8:	ldrh	w23, [x8, #4]
  4076bc:	cbz	x9, 4076c8 <ferror@plt+0x5258>
  4076c0:	ldr	w24, [x9, #4]
  4076c4:	b	4076cc <ferror@plt+0x525c>
  4076c8:	mov	w24, wzr
  4076cc:	ldur	x8, [x29, #-16]
  4076d0:	cbz	x8, 4076d8 <ferror@plt+0x5268>
  4076d4:	ldrh	w8, [x8, #4]
  4076d8:	ldr	w9, [x20, #1028]
  4076dc:	tst	w8, #0x10
  4076e0:	csel	w26, w23, w26, eq  // eq = none
  4076e4:	csel	w19, w24, w19, eq  // eq = none
  4076e8:	tbnz	w8, #4, 4076f8 <ferror@plt+0x5288>
  4076ec:	cbz	w9, 4076f8 <ferror@plt+0x5288>
  4076f0:	cmp	w9, w23
  4076f4:	b.cc	407768 <ferror@plt+0x52f8>  // b.lo, b.ul, b.last
  4076f8:	tbnz	w8, #3, 40774c <ferror@plt+0x52dc>
  4076fc:	cmp	w9, w23
  407700:	b.hi	40774c <ferror@plt+0x52dc>  // b.pmore
  407704:	mov	x0, xzr
  407708:	bl	40b68c <ferror@plt+0x921c>
  40770c:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  407710:	and	w1, w26, #0xffff
  407714:	add	x0, x0, #0x8b
  407718:	mov	w2, w23
  40771c:	bl	406af0 <ferror@plt+0x4680>
  407720:	mov	x0, x21
  407724:	mov	w1, w19
  407728:	mov	w2, w24
  40772c:	bl	406af0 <ferror@plt+0x4680>
  407730:	bl	40b6d4 <ferror@plt+0x9264>
  407734:	ldr	x4, [x25, #864]
  407738:	mov	w0, #0x1                   	// #1
  40773c:	mov	w1, #0x6                   	// #6
  407740:	mov	x2, xzr
  407744:	mov	x3, x22
  407748:	bl	40bb7c <ferror@plt+0x970c>
  40774c:	ldrh	w8, [x28]
  407750:	add	w8, w8, #0x3
  407754:	and	x8, x8, #0x1fffc
  407758:	sub	w27, w27, w8
  40775c:	cmp	w27, #0x3
  407760:	add	x28, x28, x8
  407764:	b.gt	40767c <ferror@plt+0x520c>
  407768:	mov	w0, #0x2                   	// #2
  40776c:	mov	x1, xzr
  407770:	bl	40b758 <ferror@plt+0x92e8>
  407774:	bl	40b6d4 <ferror@plt+0x9264>
  407778:	ldr	x4, [x25, #864]
  40777c:	adrp	x3, 410000 <ferror@plt+0xdb90>
  407780:	add	x3, x3, #0x439
  407784:	mov	w0, #0x1                   	// #1
  407788:	mov	w1, #0x6                   	// #6
  40778c:	mov	x2, xzr
  407790:	bl	40bb7c <ferror@plt+0x970c>
  407794:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  407798:	ldr	x0, [x8, #888]
  40779c:	bl	4022c0 <fflush@plt>
  4077a0:	b	4077bc <ferror@plt+0x534c>
  4077a4:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4077a8:	ldr	x0, [x8, #880]
  4077ac:	ldrh	w4, [x19, #6]
  4077b0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  4077b4:	add	x1, x1, #0x148
  4077b8:	bl	402440 <fprintf@plt>
  4077bc:	mov	w0, wzr
  4077c0:	add	sp, sp, #0x1e0
  4077c4:	ldp	x20, x19, [sp, #80]
  4077c8:	ldp	x22, x21, [sp, #64]
  4077cc:	ldp	x24, x23, [sp, #48]
  4077d0:	ldp	x26, x25, [sp, #32]
  4077d4:	ldp	x28, x27, [sp, #16]
  4077d8:	ldp	x29, x30, [sp], #96
  4077dc:	ret
  4077e0:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  4077e4:	ldr	x0, [x8, #880]
  4077e8:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4077ec:	add	x1, x1, #0x142
  4077f0:	mov	w2, w3
  4077f4:	bl	402440 <fprintf@plt>
  4077f8:	mov	w0, #0xffffffff            	// #-1
  4077fc:	b	4077c0 <ferror@plt+0x5350>
  407800:	sub	sp, sp, #0x50
  407804:	stp	x29, x30, [sp, #48]
  407808:	stp	x20, x19, [sp, #64]
  40780c:	ldr	w8, [x0]
  407810:	add	x29, sp, #0x30
  407814:	subs	w3, w8, #0x1c
  407818:	b.mi	407888 <ferror@plt+0x5418>  // b.first
  40781c:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  407820:	ldr	w8, [x8, #1032]
  407824:	mov	x20, x0
  407828:	mov	x19, x1
  40782c:	cbz	w8, 40783c <ferror@plt+0x53cc>
  407830:	ldr	w9, [x20, #20]
  407834:	cmp	w8, w9
  407838:	b.ne	407874 <ferror@plt+0x5404>  // b.any
  40783c:	add	x2, x20, #0x1c
  407840:	mov	x0, sp
  407844:	mov	w1, #0x5                   	// #5
  407848:	bl	40e9f8 <ferror@plt+0xc588>
  40784c:	ldr	x0, [sp, #16]
  407850:	cbz	x0, 40785c <ferror@plt+0x53ec>
  407854:	ldr	w1, [x20, #20]
  407858:	bl	4078a8 <ferror@plt+0x5438>
  40785c:	ldr	x0, [sp, #24]
  407860:	cbz	x0, 40786c <ferror@plt+0x53fc>
  407864:	ldr	w1, [x20, #20]
  407868:	bl	4078a8 <ferror@plt+0x5438>
  40786c:	mov	x0, x19
  407870:	bl	4022c0 <fflush@plt>
  407874:	mov	w0, wzr
  407878:	ldp	x20, x19, [sp, #64]
  40787c:	ldp	x29, x30, [sp, #48]
  407880:	add	sp, sp, #0x50
  407884:	ret
  407888:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  40788c:	ldr	x0, [x8, #880]
  407890:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  407894:	add	x1, x1, #0x142
  407898:	mov	w2, w3
  40789c:	bl	402440 <fprintf@plt>
  4078a0:	mov	w0, #0xffffffff            	// #-1
  4078a4:	b	407878 <ferror@plt+0x5408>
  4078a8:	sub	sp, sp, #0x80
  4078ac:	stp	x29, x30, [sp, #32]
  4078b0:	stp	x28, x27, [sp, #48]
  4078b4:	stp	x26, x25, [sp, #64]
  4078b8:	stp	x24, x23, [sp, #80]
  4078bc:	stp	x22, x21, [sp, #96]
  4078c0:	stp	x20, x19, [sp, #112]
  4078c4:	mov	x2, x0
  4078c8:	ldrh	w8, [x2], #4
  4078cc:	mov	w19, w1
  4078d0:	add	x0, sp, #0x8
  4078d4:	mov	w1, #0x2                   	// #2
  4078d8:	sub	w3, w8, #0x4
  4078dc:	add	x29, sp, #0x20
  4078e0:	bl	40e9f8 <ferror@plt+0xc588>
  4078e4:	ldr	x9, [sp, #16]
  4078e8:	cbz	x9, 407a84 <ferror@plt+0x5614>
  4078ec:	ldrh	w10, [x9]
  4078f0:	cmp	w10, #0x8
  4078f4:	b.cc	407a84 <ferror@plt+0x5614>  // b.lo, b.ul, b.last
  4078f8:	adrp	x26, 410000 <ferror@plt+0xdb90>
  4078fc:	adrp	x27, 410000 <ferror@plt+0xdb90>
  407900:	adrp	x28, 410000 <ferror@plt+0xdb90>
  407904:	adrp	x21, 410000 <ferror@plt+0xdb90>
  407908:	adrp	x20, 410000 <ferror@plt+0xdb90>
  40790c:	mov	w8, wzr
  407910:	add	x22, x9, #0x4
  407914:	sub	w23, w10, #0x4
  407918:	adrp	x24, 422000 <ferror@plt+0x1fb90>
  40791c:	mov	w25, #0x21                  	// #33
  407920:	add	x26, x26, #0x1ad
  407924:	add	x27, x27, #0x1b8
  407928:	add	x28, x28, #0x1c7
  40792c:	add	x21, x21, #0x1d0
  407930:	add	x20, x20, #0x1f2
  407934:	ldrh	w9, [x22]
  407938:	cmp	w9, #0x4
  40793c:	b.cc	407a70 <ferror@plt+0x5600>  // b.lo, b.ul, b.last
  407940:	cmp	w23, w9
  407944:	b.lt	407a70 <ferror@plt+0x5600>  // b.tstop
  407948:	ldrh	w10, [x22, #2]
  40794c:	cmp	w10, #0x1
  407950:	b.ne	407a58 <ferror@plt+0x55e8>  // b.any
  407954:	ldr	w10, [x24, #1028]
  407958:	cbz	w10, 407968 <ferror@plt+0x54f8>
  40795c:	ldrh	w11, [x22, #36]
  407960:	cmp	w10, w11
  407964:	b.ne	407a58 <ferror@plt+0x55e8>  // b.any
  407968:	ldrh	w10, [x22, #38]
  40796c:	and	w10, w10, w25
  407970:	cmp	w10, #0x1
  407974:	b.eq	407a58 <ferror@plt+0x55e8>  // b.none
  407978:	tbz	w8, #0, 4079a0 <ferror@plt+0x5530>
  40797c:	adrp	x3, 410000 <ferror@plt+0xdb90>
  407980:	adrp	x4, 410000 <ferror@plt+0xdb90>
  407984:	mov	w0, #0x1                   	// #1
  407988:	mov	w1, #0x6                   	// #6
  40798c:	mov	x2, xzr
  407990:	add	x3, x3, #0x176
  407994:	add	x4, x4, #0xe3c
  407998:	bl	40bb7c <ferror@plt+0x970c>
  40799c:	b	4079b4 <ferror@plt+0x5544>
  4079a0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  4079a4:	mov	w0, w19
  4079a8:	add	x1, x1, #0x176
  4079ac:	mov	w2, wzr
  4079b0:	bl	406a7c <ferror@plt+0x460c>
  4079b4:	mov	x0, xzr
  4079b8:	bl	40b68c <ferror@plt+0x921c>
  4079bc:	ldrh	w4, [x22, #36]
  4079c0:	adrp	x2, 410000 <ferror@plt+0xdb90>
  4079c4:	adrp	x3, 410000 <ferror@plt+0xdb90>
  4079c8:	mov	w0, #0x4                   	// #4
  4079cc:	mov	w1, #0x6                   	// #6
  4079d0:	add	x2, x2, #0x27
  4079d4:	add	x3, x3, #0x17c
  4079d8:	bl	40b8ac <ferror@plt+0x943c>
  4079dc:	ldrh	w0, [x22, #38]
  4079e0:	bl	406b7c <ferror@plt+0x470c>
  4079e4:	ldur	x4, [x22, #4]
  4079e8:	adrp	x2, 410000 <ferror@plt+0xdb90>
  4079ec:	adrp	x3, 410000 <ferror@plt+0xdb90>
  4079f0:	mov	w0, #0x4                   	// #4
  4079f4:	mov	w1, #0x6                   	// #6
  4079f8:	add	x2, x2, #0x181
  4079fc:	add	x3, x3, #0x18a
  407a00:	bl	40ba20 <ferror@plt+0x95b0>
  407a04:	ldur	x4, [x22, #12]
  407a08:	mov	w0, #0x4                   	// #4
  407a0c:	mov	w1, #0x6                   	// #6
  407a10:	mov	x2, x26
  407a14:	mov	x3, x27
  407a18:	bl	40ba20 <ferror@plt+0x95b0>
  407a1c:	ldur	x4, [x22, #20]
  407a20:	mov	w0, #0x4                   	// #4
  407a24:	mov	w1, #0x6                   	// #6
  407a28:	mov	x2, x28
  407a2c:	mov	x3, x21
  407a30:	bl	40ba20 <ferror@plt+0x95b0>
  407a34:	ldur	x4, [x22, #28]
  407a38:	mov	w0, #0x4                   	// #4
  407a3c:	mov	w1, #0x6                   	// #6
  407a40:	mov	x2, x20
  407a44:	mov	x3, x27
  407a48:	bl	40ba20 <ferror@plt+0x95b0>
  407a4c:	bl	40b6d4 <ferror@plt+0x9264>
  407a50:	ldrh	w9, [x22]
  407a54:	mov	w8, #0x1                   	// #1
  407a58:	add	w9, w9, #0x3
  407a5c:	and	w9, w9, #0x1fffc
  407a60:	sub	w23, w23, w9
  407a64:	cmp	w23, #0x3
  407a68:	add	x22, x22, x9
  407a6c:	b.gt	407934 <ferror@plt+0x54c4>
  407a70:	tbz	w8, #0, 407a84 <ferror@plt+0x5614>
  407a74:	mov	w0, #0x2                   	// #2
  407a78:	mov	x1, xzr
  407a7c:	bl	40b758 <ferror@plt+0x92e8>
  407a80:	bl	40b6d4 <ferror@plt+0x9264>
  407a84:	ldp	x20, x19, [sp, #112]
  407a88:	ldp	x22, x21, [sp, #96]
  407a8c:	ldp	x24, x23, [sp, #80]
  407a90:	ldp	x26, x25, [sp, #64]
  407a94:	ldp	x28, x27, [sp, #48]
  407a98:	ldp	x29, x30, [sp, #32]
  407a9c:	add	sp, sp, #0x80
  407aa0:	ret
  407aa4:	sub	sp, sp, #0x110
  407aa8:	stp	x20, x19, [sp, #256]
  407aac:	mov	x19, x2
  407ab0:	mov	x20, x1
  407ab4:	adrp	x2, 410000 <ferror@plt+0xdb90>
  407ab8:	mov	x3, x0
  407abc:	add	x2, x2, #0x38e
  407ac0:	add	x0, sp, #0x60
  407ac4:	mov	w1, #0x80                  	// #128
  407ac8:	mov	x4, x20
  407acc:	stp	x29, x30, [sp, #224]
  407ad0:	stp	x28, x21, [sp, #240]
  407ad4:	add	x29, sp, #0xe0
  407ad8:	bl	401fc0 <snprintf@plt>
  407adc:	cmp	w0, #0x1
  407ae0:	b.lt	407b8c <ferror@plt+0x571c>  // b.tstop
  407ae4:	cmp	w0, #0x80
  407ae8:	b.cs	407b8c <ferror@plt+0x571c>  // b.hs, b.nlast
  407aec:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407af0:	add	x1, x1, #0xa78
  407af4:	add	x0, sp, #0x60
  407af8:	bl	4022e0 <fopen64@plt>
  407afc:	cbz	x0, 407bb0 <ferror@plt+0x5740>
  407b00:	mov	x21, x0
  407b04:	add	x0, sp, #0x10
  407b08:	mov	w1, #0x50                  	// #80
  407b0c:	mov	x2, x21
  407b10:	bl	402450 <fgets@plt>
  407b14:	cbz	x0, 407be4 <ferror@plt+0x5774>
  407b18:	add	x0, sp, #0x10
  407b1c:	mov	w1, #0xa                   	// #10
  407b20:	add	x20, sp, #0x10
  407b24:	bl	402280 <strchr@plt>
  407b28:	cbz	x0, 407b30 <ferror@plt+0x56c0>
  407b2c:	strb	wzr, [x0]
  407b30:	mov	x0, x21
  407b34:	bl	402000 <fclose@plt>
  407b38:	add	x0, sp, #0x10
  407b3c:	add	x1, sp, #0x8
  407b40:	mov	w2, wzr
  407b44:	bl	4021d0 <strtol@plt>
  407b48:	ldr	x8, [sp, #8]
  407b4c:	cmp	x20, x8
  407b50:	b.eq	407c10 <ferror@plt+0x57a0>  // b.none
  407b54:	ldrb	w8, [x8]
  407b58:	cbnz	w8, 407c10 <ferror@plt+0x57a0>
  407b5c:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  407b60:	add	x8, x0, x8
  407b64:	mov	x20, x0
  407b68:	cmp	x8, #0x1
  407b6c:	b.hi	407b80 <ferror@plt+0x5710>  // b.pmore
  407b70:	bl	4023f0 <__errno_location@plt>
  407b74:	ldr	w8, [x0]
  407b78:	cmp	w8, #0x22
  407b7c:	b.eq	407c30 <ferror@plt+0x57c0>  // b.none
  407b80:	mov	w0, wzr
  407b84:	str	x20, [x19]
  407b88:	b	407c7c <ferror@plt+0x580c>
  407b8c:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  407b90:	ldr	x8, [x8, #3992]
  407b94:	adrp	x0, 410000 <ferror@plt+0xdb90>
  407b98:	add	x0, x0, #0x3a3
  407b9c:	mov	w1, #0x26                  	// #38
  407ba0:	ldr	x3, [x8]
  407ba4:	mov	w2, #0x1                   	// #1
  407ba8:	bl	4022a0 <fwrite@plt>
  407bac:	b	407c78 <ferror@plt+0x5808>
  407bb0:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  407bb4:	ldr	x8, [x8, #3992]
  407bb8:	ldr	x19, [x8]
  407bbc:	bl	4023f0 <__errno_location@plt>
  407bc0:	ldr	w0, [x0]
  407bc4:	bl	402130 <strerror@plt>
  407bc8:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407bcc:	mov	x3, x0
  407bd0:	add	x1, x1, #0x3ca
  407bd4:	add	x2, sp, #0x60
  407bd8:	mov	x0, x19
  407bdc:	bl	402440 <fprintf@plt>
  407be0:	b	407c78 <ferror@plt+0x5808>
  407be4:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  407be8:	ldr	x8, [x8, #3992]
  407bec:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407bf0:	add	x1, x1, #0x3d8
  407bf4:	add	x3, sp, #0x60
  407bf8:	ldr	x0, [x8]
  407bfc:	mov	x2, x20
  407c00:	bl	402440 <fprintf@plt>
  407c04:	mov	x0, x21
  407c08:	bl	402000 <fclose@plt>
  407c0c:	b	407c5c <ferror@plt+0x57ec>
  407c10:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  407c14:	ldr	x8, [x8, #3992]
  407c18:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407c1c:	add	x1, x1, #0x407
  407c20:	add	x2, sp, #0x10
  407c24:	ldr	x0, [x8]
  407c28:	add	x3, sp, #0x60
  407c2c:	b	407c58 <ferror@plt+0x57e8>
  407c30:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  407c34:	ldr	x8, [x8, #3992]
  407c38:	mov	w0, #0x22                  	// #34
  407c3c:	ldr	x19, [x8]
  407c40:	bl	402130 <strerror@plt>
  407c44:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407c48:	mov	x3, x0
  407c4c:	add	x1, x1, #0x42e
  407c50:	add	x2, sp, #0x60
  407c54:	mov	x0, x19
  407c58:	bl	402440 <fprintf@plt>
  407c5c:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  407c60:	ldr	x8, [x8, #3992]
  407c64:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407c68:	add	x1, x1, #0x43c
  407c6c:	add	x2, sp, #0x60
  407c70:	ldr	x0, [x8]
  407c74:	bl	402440 <fprintf@plt>
  407c78:	mov	w0, #0xffffffff            	// #-1
  407c7c:	ldp	x20, x19, [sp, #256]
  407c80:	ldp	x28, x21, [sp, #240]
  407c84:	ldp	x29, x30, [sp, #224]
  407c88:	add	sp, sp, #0x110
  407c8c:	ret
  407c90:	sub	w8, w0, #0x41
  407c94:	and	w8, w8, #0xff
  407c98:	cmp	w8, #0x6
  407c9c:	and	w8, w0, #0xff
  407ca0:	b.cs	407cac <ferror@plt+0x583c>  // b.hs, b.nlast
  407ca4:	mov	w9, #0xffffffc9            	// #-55
  407ca8:	b	407cc0 <ferror@plt+0x5850>
  407cac:	sub	w9, w0, #0x61
  407cb0:	and	w9, w9, #0xff
  407cb4:	cmp	w9, #0x6
  407cb8:	b.cs	407cc8 <ferror@plt+0x5858>  // b.hs, b.nlast
  407cbc:	mov	w9, #0xffffffa9            	// #-87
  407cc0:	add	w0, w9, w8
  407cc4:	ret
  407cc8:	sub	w9, w0, #0x30
  407ccc:	and	w9, w9, #0xff
  407cd0:	sub	w8, w8, #0x30
  407cd4:	cmp	w9, #0xa
  407cd8:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  407cdc:	ret
  407ce0:	sub	sp, sp, #0x30
  407ce4:	stp	x29, x30, [sp, #16]
  407ce8:	stp	x20, x19, [sp, #32]
  407cec:	add	x29, sp, #0x10
  407cf0:	cbz	x1, 407d30 <ferror@plt+0x58c0>
  407cf4:	ldrb	w8, [x1]
  407cf8:	mov	x20, x1
  407cfc:	cbz	w8, 407d30 <ferror@plt+0x58c0>
  407d00:	mov	x19, x0
  407d04:	add	x1, sp, #0x8
  407d08:	mov	x0, x20
  407d0c:	bl	4021d0 <strtol@plt>
  407d10:	ldr	x9, [sp, #8]
  407d14:	mov	x8, x0
  407d18:	mov	w0, #0xffffffff            	// #-1
  407d1c:	cbz	x9, 407d34 <ferror@plt+0x58c4>
  407d20:	cmp	x9, x20
  407d24:	b.eq	407d34 <ferror@plt+0x58c4>  // b.none
  407d28:	ldrb	w9, [x9]
  407d2c:	cbz	w9, 407d44 <ferror@plt+0x58d4>
  407d30:	mov	w0, #0xffffffff            	// #-1
  407d34:	ldp	x20, x19, [sp, #32]
  407d38:	ldp	x29, x30, [sp, #16]
  407d3c:	add	sp, sp, #0x30
  407d40:	ret
  407d44:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  407d48:	add	x9, x8, x9
  407d4c:	cmp	x9, #0x2
  407d50:	mov	w0, #0xffffffff            	// #-1
  407d54:	b.cc	407d34 <ferror@plt+0x58c4>  // b.lo, b.ul, b.last
  407d58:	mov	w9, #0x80000000            	// #-2147483648
  407d5c:	add	x9, x8, x9
  407d60:	lsr	x9, x9, #32
  407d64:	cbnz	x9, 407d34 <ferror@plt+0x58c4>
  407d68:	mov	w0, wzr
  407d6c:	str	w8, [x19]
  407d70:	b	407d34 <ferror@plt+0x58c4>
  407d74:	rev	w8, w0
  407d78:	neg	w9, w8
  407d7c:	bics	wzr, w9, w8
  407d80:	b.eq	407d8c <ferror@plt+0x591c>  // b.none
  407d84:	mov	w0, #0xffffffff            	// #-1
  407d88:	ret
  407d8c:	cbz	w0, 407da0 <ferror@plt+0x5930>
  407d90:	mov	w0, wzr
  407d94:	lsl	w8, w8, #1
  407d98:	add	w0, w0, #0x1
  407d9c:	cbnz	w8, 407d94 <ferror@plt+0x5924>
  407da0:	ret
  407da4:	sub	sp, sp, #0x30
  407da8:	stp	x29, x30, [sp, #16]
  407dac:	stp	x20, x19, [sp, #32]
  407db0:	add	x29, sp, #0x10
  407db4:	cbz	x1, 407e0c <ferror@plt+0x599c>
  407db8:	ldrb	w8, [x1]
  407dbc:	mov	x20, x1
  407dc0:	cbz	w8, 407e0c <ferror@plt+0x599c>
  407dc4:	mov	x19, x0
  407dc8:	add	x1, sp, #0x8
  407dcc:	mov	x0, x20
  407dd0:	bl	401e80 <strtoul@plt>
  407dd4:	ldr	x9, [sp, #8]
  407dd8:	mov	x8, x0
  407ddc:	mov	w0, #0xffffffff            	// #-1
  407de0:	cbz	x9, 407e10 <ferror@plt+0x59a0>
  407de4:	cmp	x9, x20
  407de8:	b.eq	407e10 <ferror@plt+0x59a0>  // b.none
  407dec:	ldrb	w9, [x9]
  407df0:	mov	w0, #0xffffffff            	// #-1
  407df4:	cbnz	w9, 407e10 <ferror@plt+0x59a0>
  407df8:	lsr	x9, x8, #32
  407dfc:	cbnz	x9, 407e10 <ferror@plt+0x59a0>
  407e00:	mov	w0, wzr
  407e04:	str	w8, [x19]
  407e08:	b	407e10 <ferror@plt+0x59a0>
  407e0c:	mov	w0, #0xffffffff            	// #-1
  407e10:	ldp	x20, x19, [sp, #32]
  407e14:	ldp	x29, x30, [sp, #16]
  407e18:	add	sp, sp, #0x30
  407e1c:	ret
  407e20:	sub	sp, sp, #0x50
  407e24:	stp	x22, x21, [sp, #48]
  407e28:	mov	x22, x1
  407e2c:	stp	x20, x19, [sp, #64]
  407e30:	mov	x19, x0
  407e34:	mov	w1, #0x2e                  	// #46
  407e38:	mov	x0, x22
  407e3c:	str	d8, [sp, #16]
  407e40:	stp	x29, x30, [sp, #24]
  407e44:	str	x23, [sp, #40]
  407e48:	add	x29, sp, #0x10
  407e4c:	mov	x21, x2
  407e50:	bl	402280 <strchr@plt>
  407e54:	add	x1, sp, #0x8
  407e58:	cbz	x0, 407eb0 <ferror@plt+0x5a40>
  407e5c:	mov	x0, x22
  407e60:	bl	401f00 <strtod@plt>
  407e64:	fcmp	d0, #0.0
  407e68:	b.mi	407f84 <ferror@plt+0x5b14>  // b.first
  407e6c:	ldr	x20, [sp, #8]
  407e70:	mov	w0, #0xffffffff            	// #-1
  407e74:	cbz	x20, 407fb4 <ferror@plt+0x5b44>
  407e78:	cmp	x20, x22
  407e7c:	b.eq	407fb4 <ferror@plt+0x5b44>  // b.none
  407e80:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  407e84:	mov	v8.16b, v0.16b
  407e88:	fmov	d0, x8
  407e8c:	fcmp	d8, d0
  407e90:	b.ne	407ef0 <ferror@plt+0x5a80>  // b.any
  407e94:	bl	4023f0 <__errno_location@plt>
  407e98:	ldr	w8, [x0]
  407e9c:	cmp	w8, #0x22
  407ea0:	b.eq	407f84 <ferror@plt+0x5b14>  // b.none
  407ea4:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  407ea8:	fmov	d8, x8
  407eac:	b	407ef0 <ferror@plt+0x5a80>
  407eb0:	mov	x0, x22
  407eb4:	mov	w2, wzr
  407eb8:	bl	401e80 <strtoul@plt>
  407ebc:	ldr	x20, [sp, #8]
  407ec0:	mov	x23, x0
  407ec4:	mov	w0, #0xffffffff            	// #-1
  407ec8:	cbz	x20, 407fb4 <ferror@plt+0x5b44>
  407ecc:	cmp	x20, x22
  407ed0:	b.eq	407fb4 <ferror@plt+0x5b44>  // b.none
  407ed4:	cmn	x23, #0x1
  407ed8:	b.ne	407eec <ferror@plt+0x5a7c>  // b.any
  407edc:	bl	4023f0 <__errno_location@plt>
  407ee0:	ldr	w8, [x0]
  407ee4:	cmp	w8, #0x22
  407ee8:	b.eq	407f84 <ferror@plt+0x5b14>  // b.none
  407eec:	ucvtf	d8, x23
  407ef0:	cmp	x20, x22
  407ef4:	b.eq	407f84 <ferror@plt+0x5b14>  // b.none
  407ef8:	mov	w8, #0x1                   	// #1
  407efc:	str	w8, [x21]
  407f00:	ldrb	w8, [x20]
  407f04:	cbz	w8, 407f98 <ferror@plt+0x5b28>
  407f08:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407f0c:	add	x1, x1, #0x43a
  407f10:	mov	x0, x20
  407f14:	str	wzr, [x21]
  407f18:	bl	4020e0 <strcasecmp@plt>
  407f1c:	cbz	w0, 407f8c <ferror@plt+0x5b1c>
  407f20:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407f24:	add	x1, x1, #0x451
  407f28:	mov	x0, x20
  407f2c:	bl	4020e0 <strcasecmp@plt>
  407f30:	cbz	w0, 407f8c <ferror@plt+0x5b1c>
  407f34:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407f38:	add	x1, x1, #0x456
  407f3c:	mov	x0, x20
  407f40:	bl	4020e0 <strcasecmp@plt>
  407f44:	cbz	w0, 407f8c <ferror@plt+0x5b1c>
  407f48:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407f4c:	add	x1, x1, #0x7b6
  407f50:	mov	x0, x20
  407f54:	bl	4020e0 <strcasecmp@plt>
  407f58:	cbz	w0, 407f98 <ferror@plt+0x5b28>
  407f5c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407f60:	add	x1, x1, #0x450
  407f64:	mov	x0, x20
  407f68:	bl	4020e0 <strcasecmp@plt>
  407f6c:	cbz	w0, 407f98 <ferror@plt+0x5b28>
  407f70:	adrp	x1, 410000 <ferror@plt+0xdb90>
  407f74:	add	x1, x1, #0x455
  407f78:	mov	x0, x20
  407f7c:	bl	4020e0 <strcasecmp@plt>
  407f80:	cbz	w0, 407f98 <ferror@plt+0x5b28>
  407f84:	mov	w0, #0xffffffff            	// #-1
  407f88:	b	407fb4 <ferror@plt+0x5b44>
  407f8c:	adrp	x8, 410000 <ferror@plt+0xdb90>
  407f90:	ldr	d0, [x8, #864]
  407f94:	fmul	d8, d8, d0
  407f98:	fcvtzu	w8, d8
  407f9c:	ucvtf	d0, w8
  407fa0:	fcmp	d8, d0
  407fa4:	cset	w9, gt
  407fa8:	mov	w0, wzr
  407fac:	add	w8, w9, w8
  407fb0:	str	w8, [x19]
  407fb4:	ldp	x20, x19, [sp, #64]
  407fb8:	ldp	x22, x21, [sp, #48]
  407fbc:	ldr	x23, [sp, #40]
  407fc0:	ldp	x29, x30, [sp, #24]
  407fc4:	ldr	d8, [sp, #16]
  407fc8:	add	sp, sp, #0x50
  407fcc:	ret
  407fd0:	stp	x29, x30, [sp, #-48]!
  407fd4:	str	x21, [sp, #16]
  407fd8:	stp	x20, x19, [sp, #32]
  407fdc:	mov	x29, sp
  407fe0:	cbz	x1, 408020 <ferror@plt+0x5bb0>
  407fe4:	ldrb	w8, [x1]
  407fe8:	mov	x21, x1
  407fec:	cbz	w8, 408020 <ferror@plt+0x5bb0>
  407ff0:	mov	x19, x0
  407ff4:	add	x1, x29, #0x18
  407ff8:	mov	x0, x21
  407ffc:	bl	402290 <strtoull@plt>
  408000:	ldr	x8, [x29, #24]
  408004:	mov	x20, x0
  408008:	mov	w0, #0xffffffff            	// #-1
  40800c:	cbz	x8, 408024 <ferror@plt+0x5bb4>
  408010:	cmp	x8, x21
  408014:	b.eq	408024 <ferror@plt+0x5bb4>  // b.none
  408018:	ldrb	w8, [x8]
  40801c:	cbz	w8, 408034 <ferror@plt+0x5bc4>
  408020:	mov	w0, #0xffffffff            	// #-1
  408024:	ldp	x20, x19, [sp, #32]
  408028:	ldr	x21, [sp, #16]
  40802c:	ldp	x29, x30, [sp], #48
  408030:	ret
  408034:	cmn	x20, #0x1
  408038:	b.ne	40804c <ferror@plt+0x5bdc>  // b.any
  40803c:	bl	4023f0 <__errno_location@plt>
  408040:	ldr	w8, [x0]
  408044:	cmp	w8, #0x22
  408048:	b.eq	408020 <ferror@plt+0x5bb0>  // b.none
  40804c:	mov	w0, wzr
  408050:	str	x20, [x19]
  408054:	b	408024 <ferror@plt+0x5bb4>
  408058:	sub	sp, sp, #0x30
  40805c:	stp	x29, x30, [sp, #16]
  408060:	stp	x20, x19, [sp, #32]
  408064:	add	x29, sp, #0x10
  408068:	cbz	x1, 4080c0 <ferror@plt+0x5c50>
  40806c:	ldrb	w8, [x1]
  408070:	mov	x20, x1
  408074:	cbz	w8, 4080c0 <ferror@plt+0x5c50>
  408078:	mov	x19, x0
  40807c:	add	x1, sp, #0x8
  408080:	mov	x0, x20
  408084:	bl	401e80 <strtoul@plt>
  408088:	ldr	x9, [sp, #8]
  40808c:	mov	x8, x0
  408090:	mov	w0, #0xffffffff            	// #-1
  408094:	cbz	x9, 4080c4 <ferror@plt+0x5c54>
  408098:	cmp	x9, x20
  40809c:	b.eq	4080c4 <ferror@plt+0x5c54>  // b.none
  4080a0:	ldrb	w9, [x9]
  4080a4:	mov	w0, #0xffffffff            	// #-1
  4080a8:	cbnz	w9, 4080c4 <ferror@plt+0x5c54>
  4080ac:	lsr	x9, x8, #32
  4080b0:	cbnz	x9, 4080c4 <ferror@plt+0x5c54>
  4080b4:	mov	w0, wzr
  4080b8:	str	w8, [x19]
  4080bc:	b	4080c4 <ferror@plt+0x5c54>
  4080c0:	mov	w0, #0xffffffff            	// #-1
  4080c4:	ldp	x20, x19, [sp, #32]
  4080c8:	ldp	x29, x30, [sp, #16]
  4080cc:	add	sp, sp, #0x30
  4080d0:	ret
  4080d4:	sub	sp, sp, #0x30
  4080d8:	stp	x29, x30, [sp, #16]
  4080dc:	stp	x20, x19, [sp, #32]
  4080e0:	add	x29, sp, #0x10
  4080e4:	cbz	x1, 40813c <ferror@plt+0x5ccc>
  4080e8:	ldrb	w8, [x1]
  4080ec:	mov	x20, x1
  4080f0:	cbz	w8, 40813c <ferror@plt+0x5ccc>
  4080f4:	mov	x19, x0
  4080f8:	add	x1, sp, #0x8
  4080fc:	mov	x0, x20
  408100:	bl	401e80 <strtoul@plt>
  408104:	ldr	x9, [sp, #8]
  408108:	mov	x8, x0
  40810c:	mov	w0, #0xffffffff            	// #-1
  408110:	cbz	x9, 408140 <ferror@plt+0x5cd0>
  408114:	cmp	x9, x20
  408118:	b.eq	408140 <ferror@plt+0x5cd0>  // b.none
  40811c:	ldrb	w9, [x9]
  408120:	mov	w0, #0xffffffff            	// #-1
  408124:	cbnz	w9, 408140 <ferror@plt+0x5cd0>
  408128:	lsr	x9, x8, #16
  40812c:	cbnz	x9, 408140 <ferror@plt+0x5cd0>
  408130:	mov	w0, wzr
  408134:	strh	w8, [x19]
  408138:	b	408140 <ferror@plt+0x5cd0>
  40813c:	mov	w0, #0xffffffff            	// #-1
  408140:	ldp	x20, x19, [sp, #32]
  408144:	ldp	x29, x30, [sp, #16]
  408148:	add	sp, sp, #0x30
  40814c:	ret
  408150:	sub	sp, sp, #0x30
  408154:	stp	x29, x30, [sp, #16]
  408158:	stp	x20, x19, [sp, #32]
  40815c:	add	x29, sp, #0x10
  408160:	cbz	x1, 4081b8 <ferror@plt+0x5d48>
  408164:	ldrb	w8, [x1]
  408168:	mov	x20, x1
  40816c:	cbz	w8, 4081b8 <ferror@plt+0x5d48>
  408170:	mov	x19, x0
  408174:	add	x1, sp, #0x8
  408178:	mov	x0, x20
  40817c:	bl	401e80 <strtoul@plt>
  408180:	ldr	x9, [sp, #8]
  408184:	mov	x8, x0
  408188:	mov	w0, #0xffffffff            	// #-1
  40818c:	cbz	x9, 4081bc <ferror@plt+0x5d4c>
  408190:	cmp	x9, x20
  408194:	b.eq	4081bc <ferror@plt+0x5d4c>  // b.none
  408198:	ldrb	w9, [x9]
  40819c:	mov	w0, #0xffffffff            	// #-1
  4081a0:	cbnz	w9, 4081bc <ferror@plt+0x5d4c>
  4081a4:	cmp	x8, #0xff
  4081a8:	b.hi	4081bc <ferror@plt+0x5d4c>  // b.pmore
  4081ac:	mov	w0, wzr
  4081b0:	strb	w8, [x19]
  4081b4:	b	4081bc <ferror@plt+0x5d4c>
  4081b8:	mov	w0, #0xffffffff            	// #-1
  4081bc:	ldp	x20, x19, [sp, #32]
  4081c0:	ldp	x29, x30, [sp, #16]
  4081c4:	add	sp, sp, #0x30
  4081c8:	ret
  4081cc:	sub	sp, sp, #0x40
  4081d0:	stp	x29, x30, [sp, #16]
  4081d4:	stp	x22, x21, [sp, #32]
  4081d8:	stp	x20, x19, [sp, #48]
  4081dc:	add	x29, sp, #0x10
  4081e0:	mov	w22, w2
  4081e4:	mov	x21, x1
  4081e8:	mov	x19, x0
  4081ec:	bl	4023f0 <__errno_location@plt>
  4081f0:	str	wzr, [x0]
  4081f4:	cbz	x21, 408234 <ferror@plt+0x5dc4>
  4081f8:	ldrb	w8, [x21]
  4081fc:	cbz	w8, 408234 <ferror@plt+0x5dc4>
  408200:	mov	x20, x0
  408204:	add	x1, sp, #0x8
  408208:	mov	x0, x21
  40820c:	mov	w2, w22
  408210:	bl	401ef0 <strtoll@plt>
  408214:	ldr	x9, [sp, #8]
  408218:	mov	x8, x0
  40821c:	mov	w0, #0xffffffff            	// #-1
  408220:	cbz	x9, 408238 <ferror@plt+0x5dc8>
  408224:	cmp	x9, x21
  408228:	b.eq	408238 <ferror@plt+0x5dc8>  // b.none
  40822c:	ldrb	w9, [x9]
  408230:	cbz	w9, 40824c <ferror@plt+0x5ddc>
  408234:	mov	w0, #0xffffffff            	// #-1
  408238:	ldp	x20, x19, [sp, #48]
  40823c:	ldp	x22, x21, [sp, #32]
  408240:	ldp	x29, x30, [sp, #16]
  408244:	add	sp, sp, #0x40
  408248:	ret
  40824c:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  408250:	add	x9, x8, x9
  408254:	cmp	x9, #0x1
  408258:	b.hi	408268 <ferror@plt+0x5df8>  // b.pmore
  40825c:	ldr	w9, [x20]
  408260:	cmp	w9, #0x22
  408264:	b.eq	408234 <ferror@plt+0x5dc4>  // b.none
  408268:	mov	w0, wzr
  40826c:	str	x8, [x19]
  408270:	b	408238 <ferror@plt+0x5dc8>
  408274:	stp	x29, x30, [sp, #-48]!
  408278:	str	x21, [sp, #16]
  40827c:	stp	x20, x19, [sp, #32]
  408280:	mov	x29, sp
  408284:	mov	w21, w2
  408288:	mov	x20, x1
  40828c:	mov	x19, x0
  408290:	bl	4023f0 <__errno_location@plt>
  408294:	str	wzr, [x0]
  408298:	cbz	x20, 4082d4 <ferror@plt+0x5e64>
  40829c:	ldrb	w8, [x20]
  4082a0:	cbz	w8, 4082d4 <ferror@plt+0x5e64>
  4082a4:	add	x1, x29, #0x18
  4082a8:	mov	x0, x20
  4082ac:	mov	w2, w21
  4082b0:	bl	4021d0 <strtol@plt>
  4082b4:	ldr	x9, [x29, #24]
  4082b8:	mov	x8, x0
  4082bc:	mov	w0, #0xffffffff            	// #-1
  4082c0:	cbz	x9, 4082d8 <ferror@plt+0x5e68>
  4082c4:	cmp	x9, x20
  4082c8:	b.eq	4082d8 <ferror@plt+0x5e68>  // b.none
  4082cc:	ldrb	w9, [x9]
  4082d0:	cbz	w9, 4082e8 <ferror@plt+0x5e78>
  4082d4:	mov	w0, #0xffffffff            	// #-1
  4082d8:	ldp	x20, x19, [sp, #32]
  4082dc:	ldr	x21, [sp, #16]
  4082e0:	ldp	x29, x30, [sp], #48
  4082e4:	ret
  4082e8:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  4082ec:	add	x9, x8, x9
  4082f0:	cmp	x9, #0x2
  4082f4:	mov	w0, #0xffffffff            	// #-1
  4082f8:	b.cc	4082d8 <ferror@plt+0x5e68>  // b.lo, b.ul, b.last
  4082fc:	mov	w9, #0x80000000            	// #-2147483648
  408300:	add	x9, x8, x9
  408304:	lsr	x9, x9, #32
  408308:	cbnz	x9, 4082d8 <ferror@plt+0x5e68>
  40830c:	mov	w0, wzr
  408310:	str	w8, [x19]
  408314:	b	4082d8 <ferror@plt+0x5e68>
  408318:	stp	x29, x30, [sp, #-32]!
  40831c:	mov	x29, sp
  408320:	str	x19, [sp, #16]
  408324:	mov	x19, x0
  408328:	add	x0, x29, #0x18
  40832c:	bl	407fd0 <ferror@plt+0x5b60>
  408330:	cbnz	w0, 408348 <ferror@plt+0x5ed8>
  408334:	ldp	w8, w9, [x29, #24]
  408338:	rev	w8, w8
  40833c:	rev	w9, w9
  408340:	bfi	x9, x8, #32, #32
  408344:	str	x9, [x19]
  408348:	ldr	x19, [sp, #16]
  40834c:	ldp	x29, x30, [sp], #32
  408350:	ret
  408354:	stp	x29, x30, [sp, #-32]!
  408358:	mov	x29, sp
  40835c:	str	x19, [sp, #16]
  408360:	mov	x19, x0
  408364:	add	x0, x29, #0x1c
  408368:	bl	408058 <ferror@plt+0x5be8>
  40836c:	cbnz	w0, 40837c <ferror@plt+0x5f0c>
  408370:	ldr	w8, [x29, #28]
  408374:	rev	w8, w8
  408378:	str	w8, [x19]
  40837c:	ldr	x19, [sp, #16]
  408380:	ldp	x29, x30, [sp], #32
  408384:	ret
  408388:	stp	x29, x30, [sp, #-32]!
  40838c:	mov	x29, sp
  408390:	str	x19, [sp, #16]
  408394:	mov	x19, x0
  408398:	add	x0, x29, #0x1c
  40839c:	bl	4080d4 <ferror@plt+0x5c64>
  4083a0:	cbnz	w0, 4083b4 <ferror@plt+0x5f44>
  4083a4:	ldrh	w8, [x29, #28]
  4083a8:	rev	w8, w8
  4083ac:	lsr	w8, w8, #16
  4083b0:	strh	w8, [x19]
  4083b4:	ldr	x19, [sp, #16]
  4083b8:	ldp	x29, x30, [sp], #32
  4083bc:	ret
  4083c0:	sub	sp, sp, #0x40
  4083c4:	stp	x20, x19, [sp, #48]
  4083c8:	mov	x20, x1
  4083cc:	mov	x19, x0
  4083d0:	mov	x1, sp
  4083d4:	mov	w2, #0x10                  	// #16
  4083d8:	mov	x0, x20
  4083dc:	stp	x29, x30, [sp, #16]
  4083e0:	stp	x22, x21, [sp, #32]
  4083e4:	add	x29, sp, #0x10
  4083e8:	bl	401e80 <strtoul@plt>
  4083ec:	lsr	x8, x0, #16
  4083f0:	cbnz	x8, 408458 <ferror@plt+0x5fe8>
  4083f4:	ldr	x8, [sp]
  4083f8:	cmp	x8, x20
  4083fc:	b.eq	408458 <ferror@plt+0x5fe8>  // b.none
  408400:	mov	x21, xzr
  408404:	add	x22, sp, #0x8
  408408:	rev	w9, w0
  40840c:	lsr	w9, w9, #16
  408410:	strh	w9, [x22, x21]
  408414:	ldrb	w9, [x8]
  408418:	cbz	w9, 408470 <ferror@plt+0x6000>
  40841c:	cmp	x21, #0x6
  408420:	b.eq	408458 <ferror@plt+0x5fe8>  // b.none
  408424:	cmp	w9, #0x3a
  408428:	b.ne	408458 <ferror@plt+0x5fe8>  // b.any
  40842c:	add	x20, x8, #0x1
  408430:	mov	x1, sp
  408434:	mov	w2, #0x10                  	// #16
  408438:	mov	x0, x20
  40843c:	bl	401e80 <strtoul@plt>
  408440:	lsr	x8, x0, #16
  408444:	cbnz	x8, 408458 <ferror@plt+0x5fe8>
  408448:	ldr	x8, [sp]
  40844c:	add	x21, x21, #0x2
  408450:	cmp	x8, x20
  408454:	b.ne	408408 <ferror@plt+0x5f98>  // b.any
  408458:	mov	w0, #0xffffffff            	// #-1
  40845c:	ldp	x20, x19, [sp, #48]
  408460:	ldp	x22, x21, [sp, #32]
  408464:	ldp	x29, x30, [sp, #16]
  408468:	add	sp, sp, #0x40
  40846c:	ret
  408470:	ldr	x8, [sp, #8]
  408474:	mov	w0, #0x1                   	// #1
  408478:	str	x8, [x19]
  40847c:	b	40845c <ferror@plt+0x5fec>
  408480:	sub	sp, sp, #0x40
  408484:	stp	x22, x21, [sp, #32]
  408488:	stp	x20, x19, [sp, #48]
  40848c:	mov	w21, w2
  408490:	mov	x20, x1
  408494:	mov	w2, #0x108                 	// #264
  408498:	mov	w1, wzr
  40849c:	stp	x29, x30, [sp, #16]
  4084a0:	add	x29, sp, #0x10
  4084a4:	mov	x19, x0
  4084a8:	bl	402090 <memset@plt>
  4084ac:	adrp	x1, 410000 <ferror@plt+0xdb90>
  4084b0:	add	x1, x1, #0x796
  4084b4:	mov	x0, x20
  4084b8:	bl	4021b0 <strcmp@plt>
  4084bc:	cbz	w0, 408538 <ferror@plt+0x60c8>
  4084c0:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  4084c4:	add	x1, x1, #0x444
  4084c8:	mov	x0, x20
  4084cc:	bl	4021b0 <strcmp@plt>
  4084d0:	cbz	w0, 40851c <ferror@plt+0x60ac>
  4084d4:	adrp	x1, 410000 <ferror@plt+0xdb90>
  4084d8:	add	x1, x1, #0x79e
  4084dc:	mov	x0, x20
  4084e0:	bl	4021b0 <strcmp@plt>
  4084e4:	cbz	w0, 40851c <ferror@plt+0x60ac>
  4084e8:	cmp	w21, #0x11
  4084ec:	b.ne	40857c <ferror@plt+0x610c>  // b.any
  4084f0:	add	x0, x19, #0x8
  4084f4:	mov	w1, #0x100                 	// #256
  4084f8:	mov	x2, x20
  4084fc:	bl	40afe4 <ferror@plt+0x8b74>
  408500:	tbnz	w0, #31, 408544 <ferror@plt+0x60d4>
  408504:	mov	w8, #0x11                  	// #17
  408508:	lsl	w9, w0, #3
  40850c:	strh	w0, [x19, #2]
  408510:	strh	w8, [x19, #6]
  408514:	strh	w9, [x19, #4]
  408518:	b	408660 <ferror@plt+0x61f0>
  40851c:	orr	w8, w21, #0x10
  408520:	cmp	w8, #0x1c
  408524:	b.eq	408544 <ferror@plt+0x60d4>  // b.none
  408528:	strh	w21, [x19, #6]
  40852c:	mov	w8, #0xfffe0000            	// #-131072
  408530:	stur	w8, [x19, #2]
  408534:	b	408660 <ferror@plt+0x61f0>
  408538:	orr	w8, w21, #0x10
  40853c:	cmp	w8, #0x1c
  408540:	b.ne	40854c <ferror@plt+0x60dc>  // b.any
  408544:	mov	w0, #0xffffffff            	// #-1
  408548:	b	40866c <ferror@plt+0x61fc>
  40854c:	and	w8, w21, #0xffff
  408550:	cmp	w8, #0x9
  408554:	strh	w21, [x19, #6]
  408558:	b.le	4085c0 <ferror@plt+0x6150>
  40855c:	cmp	w8, #0xa
  408560:	b.eq	408638 <ferror@plt+0x61c8>  // b.none
  408564:	cmp	w8, #0xc
  408568:	b.eq	408574 <ferror@plt+0x6104>  // b.none
  40856c:	cmp	w8, #0x1c
  408570:	b.ne	408648 <ferror@plt+0x61d8>  // b.any
  408574:	mov	w8, #0x2                   	// #2
  408578:	b	40864c <ferror@plt+0x61dc>
  40857c:	mov	w1, #0x3a                  	// #58
  408580:	mov	x0, x20
  408584:	bl	402280 <strchr@plt>
  408588:	cbz	x0, 4085d8 <ferror@plt+0x6168>
  40858c:	mov	w8, #0xa                   	// #10
  408590:	cmp	w21, #0xa
  408594:	strh	w8, [x19, #6]
  408598:	b.eq	4085a0 <ferror@plt+0x6130>  // b.none
  40859c:	cbnz	w21, 408544 <ferror@plt+0x60d4>
  4085a0:	add	x2, x19, #0x8
  4085a4:	mov	w0, #0xa                   	// #10
  4085a8:	mov	x1, x20
  4085ac:	bl	402240 <inet_pton@plt>
  4085b0:	cmp	w0, #0x1
  4085b4:	b.lt	408544 <ferror@plt+0x60d4>  // b.tstop
  4085b8:	mov	w8, #0xffff0010            	// #-65520
  4085bc:	b	408530 <ferror@plt+0x60c0>
  4085c0:	cmp	w8, #0x2
  4085c4:	b.eq	408640 <ferror@plt+0x61d0>  // b.none
  4085c8:	cmp	w8, #0x4
  4085cc:	b.ne	408648 <ferror@plt+0x61d8>  // b.any
  4085d0:	mov	w8, #0xa                   	// #10
  4085d4:	b	40864c <ferror@plt+0x61dc>
  4085d8:	cmp	w21, #0x1c
  4085dc:	b.ne	408680 <ferror@plt+0x6210>  // b.any
  4085e0:	add	x21, x19, #0x8
  4085e4:	mov	w8, #0x1c                  	// #28
  4085e8:	mov	w0, #0x1c                  	// #28
  4085ec:	mov	w3, #0x100                 	// #256
  4085f0:	mov	x1, x20
  4085f4:	mov	x2, x21
  4085f8:	strh	w8, [x19, #6]
  4085fc:	bl	40c22c <ferror@plt+0x9dbc>
  408600:	cmp	w0, #0x1
  408604:	b.lt	408544 <ferror@plt+0x60d4>  // b.tstop
  408608:	mov	w9, #0x4                   	// #4
  40860c:	mov	x8, xzr
  408610:	movk	w9, #0x14, lsl #16
  408614:	stur	w9, [x19, #2]
  408618:	cmp	x8, #0x40
  40861c:	b.eq	408660 <ferror@plt+0x61f0>  // b.none
  408620:	ldr	w9, [x21, x8, lsl #2]
  408624:	add	x8, x8, #0x1
  408628:	tbz	w9, #16, 408618 <ferror@plt+0x61a8>
  40862c:	lsl	w8, w8, #2
  408630:	strh	w8, [x19, #2]
  408634:	b	408660 <ferror@plt+0x61f0>
  408638:	mov	w8, #0x10                  	// #16
  40863c:	b	40864c <ferror@plt+0x61dc>
  408640:	mov	w8, #0x4                   	// #4
  408644:	b	40864c <ferror@plt+0x61dc>
  408648:	mov	w8, wzr
  40864c:	strh	w8, [x19, #2]
  408650:	mov	w8, #0xfffe                	// #65534
  408654:	mov	w9, #0x1                   	// #1
  408658:	strh	w8, [x19, #4]
  40865c:	strh	w9, [x19]
  408660:	mov	x0, x19
  408664:	bl	408710 <ferror@plt+0x62a0>
  408668:	mov	w0, wzr
  40866c:	ldp	x20, x19, [sp, #48]
  408670:	ldp	x22, x21, [sp, #32]
  408674:	ldp	x29, x30, [sp, #16]
  408678:	add	sp, sp, #0x40
  40867c:	ret
  408680:	mov	w8, #0x2                   	// #2
  408684:	tst	w21, #0xfffffffd
  408688:	strh	w8, [x19, #6]
  40868c:	b.ne	408544 <ferror@plt+0x60d4>  // b.any
  408690:	add	x1, sp, #0x8
  408694:	mov	x0, x20
  408698:	mov	w2, wzr
  40869c:	bl	401e80 <strtoul@plt>
  4086a0:	cmp	x0, #0xff
  4086a4:	b.hi	408544 <ferror@plt+0x60d4>  // b.pmore
  4086a8:	ldr	x8, [sp, #8]
  4086ac:	cmp	x8, x20
  4086b0:	b.eq	408544 <ferror@plt+0x60d4>  // b.none
  4086b4:	mov	x21, xzr
  4086b8:	add	x22, x19, #0x8
  4086bc:	strb	w0, [x22, x21]
  4086c0:	ldrb	w9, [x8]
  4086c4:	cbz	w9, 408708 <ferror@plt+0x6298>
  4086c8:	cmp	x21, #0x3
  4086cc:	b.eq	408544 <ferror@plt+0x60d4>  // b.none
  4086d0:	cmp	w9, #0x2e
  4086d4:	b.ne	408544 <ferror@plt+0x60d4>  // b.any
  4086d8:	add	x20, x8, #0x1
  4086dc:	add	x1, sp, #0x8
  4086e0:	mov	x0, x20
  4086e4:	mov	w2, wzr
  4086e8:	bl	401e80 <strtoul@plt>
  4086ec:	cmp	x0, #0xff
  4086f0:	b.hi	408544 <ferror@plt+0x60d4>  // b.pmore
  4086f4:	ldr	x8, [sp, #8]
  4086f8:	add	x21, x21, #0x1
  4086fc:	cmp	x8, x20
  408700:	b.ne	4086bc <ferror@plt+0x624c>  // b.any
  408704:	b	408544 <ferror@plt+0x60d4>
  408708:	mov	w8, #0xffff0004            	// #-65532
  40870c:	b	408530 <ferror@plt+0x60c0>
  408710:	ldrh	w8, [x0, #6]
  408714:	cmp	w8, #0xa
  408718:	b.eq	408740 <ferror@plt+0x62d0>  // b.none
  40871c:	cmp	w8, #0x2
  408720:	b.ne	408794 <ferror@plt+0x6324>  // b.any
  408724:	ldr	w9, [x0, #8]
  408728:	cbz	w9, 408788 <ferror@plt+0x6318>
  40872c:	ldrh	w8, [x0]
  408730:	and	w9, w9, #0xf0
  408734:	cmp	w9, #0xe0
  408738:	b.eq	408758 <ferror@plt+0x62e8>  // b.none
  40873c:	b	408780 <ferror@plt+0x6310>
  408740:	ldr	w9, [x0, #8]
  408744:	cbz	w9, 408764 <ferror@plt+0x62f4>
  408748:	ldrh	w8, [x0]
  40874c:	mvn	w9, w9
  408750:	tst	w9, #0xff
  408754:	b.ne	408780 <ferror@plt+0x6310>  // b.any
  408758:	mov	w9, #0xa                   	// #10
  40875c:	orr	w8, w8, w9
  408760:	b	408790 <ferror@plt+0x6320>
  408764:	ldr	w8, [x0, #12]
  408768:	cbnz	w8, 40877c <ferror@plt+0x630c>
  40876c:	ldr	w8, [x0, #16]
  408770:	cbnz	w8, 40877c <ferror@plt+0x630c>
  408774:	ldr	w8, [x0, #20]
  408778:	cbz	w8, 408788 <ferror@plt+0x6318>
  40877c:	ldrh	w8, [x0]
  408780:	orr	w8, w8, #0x2
  408784:	b	408790 <ferror@plt+0x6320>
  408788:	ldrh	w8, [x0]
  40878c:	orr	w8, w8, #0x6
  408790:	strh	w8, [x0]
  408794:	ret
  408798:	cmp	w0, #0x9
  40879c:	b.le	4087c0 <ferror@plt+0x6350>
  4087a0:	cmp	w0, #0xa
  4087a4:	b.eq	4087d8 <ferror@plt+0x6368>  // b.none
  4087a8:	cmp	w0, #0xc
  4087ac:	b.eq	4087e0 <ferror@plt+0x6370>  // b.none
  4087b0:	cmp	w0, #0x1c
  4087b4:	b.ne	4087f0 <ferror@plt+0x6380>  // b.any
  4087b8:	mov	w0, #0x14                  	// #20
  4087bc:	ret
  4087c0:	cmp	w0, #0x2
  4087c4:	b.eq	4087e8 <ferror@plt+0x6378>  // b.none
  4087c8:	cmp	w0, #0x4
  4087cc:	b.ne	4087f0 <ferror@plt+0x6380>  // b.any
  4087d0:	mov	w0, #0x50                  	// #80
  4087d4:	ret
  4087d8:	mov	w0, #0x80                  	// #128
  4087dc:	ret
  4087e0:	mov	w0, #0x10                  	// #16
  4087e4:	ret
  4087e8:	mov	w0, #0x20                  	// #32
  4087ec:	ret
  4087f0:	mov	w0, wzr
  4087f4:	ret
  4087f8:	sub	sp, sp, #0x150
  4087fc:	stp	x22, x21, [sp, #304]
  408800:	mov	x22, x1
  408804:	stp	x20, x19, [sp, #320]
  408808:	mov	x19, x0
  40880c:	mov	w1, #0x2f                  	// #47
  408810:	mov	x0, x22
  408814:	stp	x29, x30, [sp, #272]
  408818:	stp	x28, x23, [sp, #288]
  40881c:	add	x29, sp, #0x110
  408820:	mov	w21, w2
  408824:	mov	w23, #0x2f                  	// #47
  408828:	bl	402280 <strchr@plt>
  40882c:	mov	x20, x0
  408830:	cbz	x0, 408854 <ferror@plt+0x63e4>
  408834:	mov	x0, x19
  408838:	mov	x1, x22
  40883c:	mov	w2, w21
  408840:	strb	wzr, [x20]
  408844:	bl	408480 <ferror@plt+0x6010>
  408848:	strb	w23, [x20]
  40884c:	cbnz	w0, 40898c <ferror@plt+0x651c>
  408850:	b	408868 <ferror@plt+0x63f8>
  408854:	mov	x0, x19
  408858:	mov	x1, x22
  40885c:	mov	w2, w21
  408860:	bl	408480 <ferror@plt+0x6010>
  408864:	cbnz	w0, 40898c <ferror@plt+0x651c>
  408868:	ldrh	w8, [x19, #6]
  40886c:	cmp	w8, #0x9
  408870:	b.le	408898 <ferror@plt+0x6428>
  408874:	cmp	w8, #0xa
  408878:	b.eq	4088b4 <ferror@plt+0x6444>  // b.none
  40887c:	cmp	w8, #0xc
  408880:	b.eq	4088c0 <ferror@plt+0x6450>  // b.none
  408884:	cmp	w8, #0x1c
  408888:	b.ne	4088fc <ferror@plt+0x648c>  // b.any
  40888c:	mov	w21, #0x14                  	// #20
  408890:	cbnz	x20, 408904 <ferror@plt+0x6494>
  408894:	b	4088d4 <ferror@plt+0x6464>
  408898:	cmp	w8, #0x2
  40889c:	b.eq	4088cc <ferror@plt+0x645c>  // b.none
  4088a0:	cmp	w8, #0x4
  4088a4:	b.ne	4088fc <ferror@plt+0x648c>  // b.any
  4088a8:	mov	w21, #0x50                  	// #80
  4088ac:	cbnz	x20, 408904 <ferror@plt+0x6494>
  4088b0:	b	4088d4 <ferror@plt+0x6464>
  4088b4:	mov	w21, #0x80                  	// #128
  4088b8:	cbnz	x20, 408904 <ferror@plt+0x6494>
  4088bc:	b	4088d4 <ferror@plt+0x6464>
  4088c0:	mov	w21, #0x10                  	// #16
  4088c4:	cbnz	x20, 408904 <ferror@plt+0x6494>
  4088c8:	b	4088d4 <ferror@plt+0x6464>
  4088cc:	mov	w21, #0x20                  	// #32
  4088d0:	cbnz	x20, 408904 <ferror@plt+0x6494>
  4088d4:	ldrsh	w8, [x19, #4]
  4088d8:	mov	w9, wzr
  4088dc:	cmn	w8, #0x2
  4088e0:	csel	w8, wzr, w21, eq  // eq = none
  4088e4:	ldrh	w10, [x19]
  4088e8:	mov	w0, wzr
  4088ec:	strh	w8, [x19, #4]
  4088f0:	orr	w9, w10, w9
  4088f4:	strh	w9, [x19]
  4088f8:	b	40898c <ferror@plt+0x651c>
  4088fc:	mov	w21, wzr
  408900:	cbz	x20, 4088d4 <ferror@plt+0x6464>
  408904:	ldrsh	w8, [x19, #4]
  408908:	cmn	w8, #0x2
  40890c:	b.eq	408988 <ferror@plt+0x6518>  // b.none
  408910:	add	x20, x20, #0x1
  408914:	add	x0, sp, #0x4
  408918:	mov	x1, x20
  40891c:	mov	w2, wzr
  408920:	bl	407da4 <ferror@plt+0x5934>
  408924:	cbz	w0, 408978 <ferror@plt+0x6508>
  408928:	add	x0, sp, #0x8
  40892c:	mov	w2, #0x2                   	// #2
  408930:	mov	x1, x20
  408934:	bl	408480 <ferror@plt+0x6010>
  408938:	cbnz	w0, 408988 <ferror@plt+0x6518>
  40893c:	ldrh	w8, [sp, #14]
  408940:	cmp	w8, #0x2
  408944:	b.ne	408988 <ferror@plt+0x6518>  // b.any
  408948:	ldr	w8, [sp, #16]
  40894c:	rev	w9, w8
  408950:	neg	w10, w9
  408954:	bics	wzr, w10, w9
  408958:	b.ne	408988 <ferror@plt+0x6518>  // b.any
  40895c:	cbz	w8, 408970 <ferror@plt+0x6500>
  408960:	mov	w8, wzr
  408964:	lsl	w9, w9, #1
  408968:	add	w8, w8, #0x1
  40896c:	cbnz	w9, 408964 <ferror@plt+0x64f4>
  408970:	str	w8, [sp, #4]
  408974:	b	40897c <ferror@plt+0x650c>
  408978:	ldr	w8, [sp, #4]
  40897c:	cmp	w8, w21
  408980:	cset	w9, ls  // ls = plast
  408984:	b.ls	4088e4 <ferror@plt+0x6474>  // b.plast
  408988:	mov	w0, #0xffffffff            	// #-1
  40898c:	ldp	x20, x19, [sp, #320]
  408990:	ldp	x22, x21, [sp, #304]
  408994:	ldp	x28, x23, [sp, #288]
  408998:	ldp	x29, x30, [sp, #272]
  40899c:	add	sp, sp, #0x150
  4089a0:	ret
  4089a4:	stp	x29, x30, [sp, #-48]!
  4089a8:	str	x21, [sp, #16]
  4089ac:	stp	x20, x19, [sp, #32]
  4089b0:	mov	x29, sp
  4089b4:	mov	w20, w2
  4089b8:	mov	x19, x1
  4089bc:	bl	408480 <ferror@plt+0x6010>
  4089c0:	cbnz	w0, 4089d4 <ferror@plt+0x6564>
  4089c4:	ldp	x20, x19, [sp, #32]
  4089c8:	ldr	x21, [sp, #16]
  4089cc:	ldp	x29, x30, [sp], #48
  4089d0:	ret
  4089d4:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  4089d8:	ldr	x8, [x8, #3992]
  4089dc:	mov	w0, w20
  4089e0:	ldr	x21, [x8]
  4089e4:	bl	408a08 <ferror@plt+0x6598>
  4089e8:	adrp	x1, 410000 <ferror@plt+0xdb90>
  4089ec:	mov	x2, x0
  4089f0:	add	x1, x1, #0x45b
  4089f4:	mov	x0, x21
  4089f8:	mov	x3, x19
  4089fc:	bl	402440 <fprintf@plt>
  408a00:	mov	w0, #0x1                   	// #1
  408a04:	bl	401eb0 <exit@plt>
  408a08:	cbz	w0, 408a10 <ferror@plt+0x65a0>
  408a0c:	b	40927c <ferror@plt+0x6e0c>
  408a10:	adrp	x0, 410000 <ferror@plt+0xdb90>
  408a14:	add	x0, x0, #0x7a2
  408a18:	ret
  408a1c:	stp	x29, x30, [sp, #-16]!
  408a20:	ldrh	w8, [x1], #4
  408a24:	mov	x29, sp
  408a28:	sub	w8, w8, #0x6
  408a2c:	ror	w9, w8, #1
  408a30:	cmp	w9, #0x7
  408a34:	mov	w8, #0xffffffff            	// #-1
  408a38:	b.hi	408afc <ferror@plt+0x668c>  // b.pmore
  408a3c:	adrp	x10, 410000 <ferror@plt+0xdb90>
  408a40:	add	x10, x10, #0x378
  408a44:	adr	x11, 408a54 <ferror@plt+0x65e4>
  408a48:	ldrb	w12, [x10, x9]
  408a4c:	add	x11, x11, x12, lsl #2
  408a50:	br	x11
  408a54:	mov	w8, #0xc                   	// #12
  408a58:	mov	w9, #0x2                   	// #2
  408a5c:	strh	w8, [x0, #6]
  408a60:	strh	w9, [x0, #2]
  408a64:	ldrh	w9, [x1]
  408a68:	strh	w9, [x0, #8]
  408a6c:	cbnz	w2, 408ad8 <ferror@plt+0x6668>
  408a70:	b	408ae8 <ferror@plt+0x6678>
  408a74:	mov	w8, #0x2                   	// #2
  408a78:	mov	w9, #0x4                   	// #4
  408a7c:	strh	w8, [x0, #6]
  408a80:	strh	w9, [x0, #2]
  408a84:	ldr	w9, [x1]
  408a88:	str	w9, [x0, #8]
  408a8c:	cbnz	w2, 408ad8 <ferror@plt+0x6668>
  408a90:	b	408ae8 <ferror@plt+0x6678>
  408a94:	mov	w8, #0x4                   	// #4
  408a98:	mov	w9, #0xa                   	// #10
  408a9c:	strh	w8, [x0, #6]
  408aa0:	strh	w9, [x0, #2]
  408aa4:	ldrh	w9, [x1, #8]
  408aa8:	ldr	x10, [x1]
  408aac:	strh	w9, [x0, #16]
  408ab0:	str	x10, [x0, #8]
  408ab4:	cbnz	w2, 408ad8 <ferror@plt+0x6668>
  408ab8:	b	408ae8 <ferror@plt+0x6678>
  408abc:	mov	w8, #0xa                   	// #10
  408ac0:	mov	w9, #0x10                  	// #16
  408ac4:	strh	w8, [x0, #6]
  408ac8:	strh	w9, [x0, #2]
  408acc:	ldr	q0, [x1]
  408ad0:	stur	q0, [x0, #8]
  408ad4:	cbz	w2, 408ae8 <ferror@plt+0x6678>
  408ad8:	cmp	w8, w2
  408adc:	b.eq	408ae8 <ferror@plt+0x6678>  // b.none
  408ae0:	mov	w8, #0xfffffffe            	// #-2
  408ae4:	b	408afc <ferror@plt+0x668c>
  408ae8:	mov	w8, #0xffff                	// #65535
  408aec:	strh	w8, [x0, #4]
  408af0:	strh	wzr, [x0]
  408af4:	bl	408710 <ferror@plt+0x62a0>
  408af8:	mov	w8, wzr
  408afc:	mov	w0, w8
  408b00:	ldp	x29, x30, [sp], #16
  408b04:	ret
  408b08:	stp	x29, x30, [sp, #-48]!
  408b0c:	stp	x20, x19, [sp, #32]
  408b10:	mov	x19, x1
  408b14:	cmp	w2, #0x11
  408b18:	str	x21, [sp, #16]
  408b1c:	mov	x29, sp
  408b20:	b.eq	408b44 <ferror@plt+0x66d4>  // b.none
  408b24:	mov	x1, x19
  408b28:	mov	w20, w2
  408b2c:	bl	4087f8 <ferror@plt+0x6388>
  408b30:	cbnz	w0, 408b64 <ferror@plt+0x66f4>
  408b34:	ldp	x20, x19, [sp, #32]
  408b38:	ldr	x21, [sp, #16]
  408b3c:	ldp	x29, x30, [sp], #48
  408b40:	ret
  408b44:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  408b48:	ldr	x8, [x8, #3992]
  408b4c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  408b50:	add	x1, x1, #0x48c
  408b54:	mov	x2, x19
  408b58:	ldr	x0, [x8]
  408b5c:	bl	402440 <fprintf@plt>
  408b60:	b	408b90 <ferror@plt+0x6720>
  408b64:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  408b68:	ldr	x8, [x8, #3992]
  408b6c:	mov	w0, w20
  408b70:	ldr	x21, [x8]
  408b74:	bl	408a08 <ferror@plt+0x6598>
  408b78:	adrp	x1, 410000 <ferror@plt+0xdb90>
  408b7c:	mov	x2, x0
  408b80:	add	x1, x1, #0x4d4
  408b84:	mov	x0, x21
  408b88:	mov	x3, x19
  408b8c:	bl	402440 <fprintf@plt>
  408b90:	mov	w0, #0x1                   	// #1
  408b94:	bl	401eb0 <exit@plt>
  408b98:	sub	sp, sp, #0x130
  408b9c:	stp	x28, x19, [sp, #288]
  408ba0:	mov	x19, x0
  408ba4:	add	x0, sp, #0x8
  408ba8:	mov	w2, #0x2                   	// #2
  408bac:	mov	x1, x19
  408bb0:	stp	x29, x30, [sp, #272]
  408bb4:	add	x29, sp, #0x110
  408bb8:	bl	408480 <ferror@plt+0x6010>
  408bbc:	cbnz	w0, 408bd4 <ferror@plt+0x6764>
  408bc0:	ldr	w0, [sp, #16]
  408bc4:	ldp	x28, x19, [sp, #288]
  408bc8:	ldp	x29, x30, [sp, #272]
  408bcc:	add	sp, sp, #0x130
  408bd0:	ret
  408bd4:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  408bd8:	ldr	x8, [x8, #3992]
  408bdc:	adrp	x1, 410000 <ferror@plt+0xdb90>
  408be0:	add	x1, x1, #0x504
  408be4:	mov	x2, x19
  408be8:	ldr	x0, [x8]
  408bec:	bl	402440 <fprintf@plt>
  408bf0:	mov	w0, #0x1                   	// #1
  408bf4:	bl	401eb0 <exit@plt>
  408bf8:	stp	x29, x30, [sp, #-16]!
  408bfc:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  408c00:	ldr	x8, [x8, #3992]
  408c04:	adrp	x0, 410000 <ferror@plt+0xdb90>
  408c08:	add	x0, x0, #0x537
  408c0c:	mov	w1, #0x30                  	// #48
  408c10:	ldr	x3, [x8]
  408c14:	mov	w2, #0x1                   	// #1
  408c18:	mov	x29, sp
  408c1c:	bl	4022a0 <fwrite@plt>
  408c20:	mov	w0, #0xffffffff            	// #-1
  408c24:	bl	401eb0 <exit@plt>
  408c28:	stp	x29, x30, [sp, #-16]!
  408c2c:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  408c30:	ldr	x8, [x8, #3992]
  408c34:	adrp	x1, 410000 <ferror@plt+0xdb90>
  408c38:	mov	x2, x0
  408c3c:	add	x1, x1, #0x568
  408c40:	ldr	x8, [x8]
  408c44:	mov	x29, sp
  408c48:	mov	x0, x8
  408c4c:	bl	402440 <fprintf@plt>
  408c50:	mov	w0, #0xffffffff            	// #-1
  408c54:	bl	401eb0 <exit@plt>
  408c58:	stp	x29, x30, [sp, #-16]!
  408c5c:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  408c60:	ldr	x8, [x8, #3992]
  408c64:	mov	x2, x1
  408c68:	adrp	x1, 410000 <ferror@plt+0xdb90>
  408c6c:	mov	x3, x0
  408c70:	ldr	x8, [x8]
  408c74:	add	x1, x1, #0x58a
  408c78:	mov	x29, sp
  408c7c:	mov	x0, x8
  408c80:	bl	402440 <fprintf@plt>
  408c84:	mov	w0, #0xffffffff            	// #-1
  408c88:	bl	401eb0 <exit@plt>
  408c8c:	stp	x29, x30, [sp, #-16]!
  408c90:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  408c94:	ldr	x8, [x8, #3992]
  408c98:	mov	x3, x1
  408c9c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  408ca0:	mov	x2, x0
  408ca4:	ldr	x8, [x8]
  408ca8:	add	x1, x1, #0x5ad
  408cac:	mov	x29, sp
  408cb0:	mov	x0, x8
  408cb4:	bl	402440 <fprintf@plt>
  408cb8:	mov	w0, #0xffffffff            	// #-1
  408cbc:	bl	401eb0 <exit@plt>
  408cc0:	stp	x29, x30, [sp, #-16]!
  408cc4:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  408cc8:	ldr	x8, [x8, #3992]
  408ccc:	mov	x3, x1
  408cd0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  408cd4:	mov	x2, x0
  408cd8:	ldr	x8, [x8]
  408cdc:	add	x1, x1, #0x5df
  408ce0:	mov	x29, sp
  408ce4:	mov	x0, x8
  408ce8:	bl	402440 <fprintf@plt>
  408cec:	mov	w0, #0xffffffff            	// #-1
  408cf0:	bl	401eb0 <exit@plt>
  408cf4:	stp	x29, x30, [sp, #-16]!
  408cf8:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  408cfc:	ldr	x8, [x8, #3992]
  408d00:	adrp	x1, 40f000 <ferror@plt+0xcb90>
  408d04:	mov	x2, x0
  408d08:	add	x1, x1, #0x3bb
  408d0c:	ldr	x8, [x8]
  408d10:	mov	x29, sp
  408d14:	mov	x0, x8
  408d18:	bl	402440 <fprintf@plt>
  408d1c:	mov	w0, #0xffffffff            	// #-1
  408d20:	ldp	x29, x30, [sp], #16
  408d24:	ret
  408d28:	stp	x29, x30, [sp, #-32]!
  408d2c:	str	x19, [sp, #16]
  408d30:	mov	x29, sp
  408d34:	mov	x19, x0
  408d38:	bl	401e90 <strlen@plt>
  408d3c:	cmp	x0, #0xf
  408d40:	b.ls	408d54 <ferror@plt+0x68e4>  // b.plast
  408d44:	ldr	x19, [sp, #16]
  408d48:	mov	w0, #0xffffffff            	// #-1
  408d4c:	ldp	x29, x30, [sp], #32
  408d50:	ret
  408d54:	mov	x0, x19
  408d58:	ldr	x19, [sp, #16]
  408d5c:	ldp	x29, x30, [sp], #32
  408d60:	b	408d64 <ferror@plt+0x68f4>
  408d64:	stp	x29, x30, [sp, #-32]!
  408d68:	stp	x20, x19, [sp, #16]
  408d6c:	ldrb	w20, [x0]
  408d70:	mov	x29, sp
  408d74:	cbz	w20, 408da8 <ferror@plt+0x6938>
  408d78:	add	x19, x0, #0x1
  408d7c:	ands	w8, w20, #0xff
  408d80:	b.eq	408db8 <ferror@plt+0x6948>  // b.none
  408d84:	cmp	w8, #0x2f
  408d88:	b.eq	408da8 <ferror@plt+0x6938>  // b.none
  408d8c:	bl	4021c0 <__ctype_b_loc@plt>
  408d90:	ldr	x8, [x0]
  408d94:	and	x9, x20, #0xff
  408d98:	ldrh	w8, [x8, x9, lsl #1]
  408d9c:	tbnz	w8, #13, 408da8 <ferror@plt+0x6938>
  408da0:	ldrb	w20, [x19], #1
  408da4:	b	408d7c <ferror@plt+0x690c>
  408da8:	mov	w0, #0xffffffff            	// #-1
  408dac:	ldp	x20, x19, [sp, #16]
  408db0:	ldp	x29, x30, [sp], #32
  408db4:	ret
  408db8:	mov	w0, wzr
  408dbc:	b	408dac <ferror@plt+0x693c>
  408dc0:	b	408d64 <ferror@plt+0x68f4>
  408dc4:	stp	x29, x30, [sp, #-32]!
  408dc8:	stp	x20, x19, [sp, #16]
  408dcc:	mov	x20, x0
  408dd0:	mov	x0, x1
  408dd4:	mov	x29, sp
  408dd8:	mov	x19, x1
  408ddc:	bl	401e90 <strlen@plt>
  408de0:	cmp	x0, #0xf
  408de4:	b.ls	408df0 <ferror@plt+0x6980>  // b.plast
  408de8:	mov	w0, #0xffffffff            	// #-1
  408dec:	b	408e10 <ferror@plt+0x69a0>
  408df0:	mov	x0, x19
  408df4:	bl	408d64 <ferror@plt+0x68f4>
  408df8:	cbnz	w0, 408e10 <ferror@plt+0x69a0>
  408dfc:	mov	w2, #0x10                  	// #16
  408e00:	mov	x0, x20
  408e04:	mov	x1, x19
  408e08:	bl	4023a0 <strncpy@plt>
  408e0c:	mov	w0, wzr
  408e10:	ldp	x20, x19, [sp, #16]
  408e14:	ldp	x29, x30, [sp], #32
  408e18:	ret
  408e1c:	stp	x29, x30, [sp, #-32]!
  408e20:	str	x19, [sp, #16]
  408e24:	mov	x29, sp
  408e28:	cbz	x1, 408e64 <ferror@plt+0x69f4>
  408e2c:	add	x19, x1, #0x4
  408e30:	mov	x0, x19
  408e34:	bl	401e90 <strlen@plt>
  408e38:	cmp	x0, #0xf
  408e3c:	b.ls	408e48 <ferror@plt+0x69d8>  // b.plast
  408e40:	mov	x0, xzr
  408e44:	b	408e58 <ferror@plt+0x69e8>
  408e48:	mov	x0, x19
  408e4c:	bl	408d64 <ferror@plt+0x68f4>
  408e50:	cmp	w0, #0x0
  408e54:	csel	x0, x19, xzr, eq  // eq = none
  408e58:	ldr	x19, [sp, #16]
  408e5c:	ldp	x29, x30, [sp], #32
  408e60:	ret
  408e64:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  408e68:	ldr	x8, [x8, #3992]
  408e6c:	mov	w19, w0
  408e70:	adrp	x1, 410000 <ferror@plt+0xdb90>
  408e74:	add	x1, x1, #0x617
  408e78:	ldr	x0, [x8]
  408e7c:	mov	w2, w19
  408e80:	bl	402440 <fprintf@plt>
  408e84:	mov	w0, w19
  408e88:	bl	40a8d8 <ferror@plt+0x8468>
  408e8c:	mov	x19, x0
  408e90:	b	408e30 <ferror@plt+0x69c0>
  408e94:	ldrb	w9, [x0]
  408e98:	cbz	w9, 408edc <ferror@plt+0x6a6c>
  408e9c:	ldrb	w10, [x1]
  408ea0:	mov	x8, x0
  408ea4:	mov	w0, #0x1                   	// #1
  408ea8:	cbz	w10, 408ed8 <ferror@plt+0x6a68>
  408eac:	cmp	w9, w10
  408eb0:	b.ne	408ed8 <ferror@plt+0x6a68>  // b.any
  408eb4:	add	x8, x8, #0x1
  408eb8:	add	x9, x1, #0x1
  408ebc:	ldrb	w11, [x9], #1
  408ec0:	ldrb	w10, [x8], #1
  408ec4:	cbz	w11, 408ed0 <ferror@plt+0x6a60>
  408ec8:	cmp	w10, w11
  408ecc:	b.eq	408ebc <ferror@plt+0x6a4c>  // b.none
  408ed0:	cmp	w10, #0x0
  408ed4:	cset	w0, ne  // ne = any
  408ed8:	ret
  408edc:	mov	w0, #0x1                   	// #1
  408ee0:	ret
  408ee4:	stp	x29, x30, [sp, #-48]!
  408ee8:	stp	x22, x21, [sp, #16]
  408eec:	stp	x20, x19, [sp, #32]
  408ef0:	mov	w21, w2
  408ef4:	mov	x19, x1
  408ef8:	asr	w22, w2, #5
  408efc:	mov	x20, x0
  408f00:	mov	x29, sp
  408f04:	cbz	w22, 408f28 <ferror@plt+0x6ab8>
  408f08:	lsl	w8, w22, #2
  408f0c:	add	x1, x19, #0x8
  408f10:	add	x0, x20, #0x8
  408f14:	sxtw	x2, w8
  408f18:	bl	4020d0 <bcmp@plt>
  408f1c:	cbz	w0, 408f28 <ferror@plt+0x6ab8>
  408f20:	mov	w0, #0xffffffff            	// #-1
  408f24:	b	408f68 <ferror@plt+0x6af8>
  408f28:	and	w8, w21, #0x1f
  408f2c:	cbz	w8, 408f64 <ferror@plt+0x6af4>
  408f30:	add	x9, x20, w22, sxtw #2
  408f34:	add	x10, x19, w22, sxtw #2
  408f38:	ldr	w9, [x9, #8]
  408f3c:	ldr	w10, [x10, #8]
  408f40:	neg	w8, w8
  408f44:	mov	w11, #0xffffffff            	// #-1
  408f48:	lsl	w8, w11, w8
  408f4c:	rev	w8, w8
  408f50:	eor	w9, w10, w9
  408f54:	tst	w9, w8
  408f58:	b.eq	408f64 <ferror@plt+0x6af4>  // b.none
  408f5c:	mov	w0, #0x1                   	// #1
  408f60:	b	408f68 <ferror@plt+0x6af8>
  408f64:	mov	w0, wzr
  408f68:	ldp	x20, x19, [sp, #32]
  408f6c:	ldp	x22, x21, [sp, #16]
  408f70:	ldp	x29, x30, [sp], #48
  408f74:	ret
  408f78:	sub	sp, sp, #0x130
  408f7c:	stp	x29, x30, [sp, #272]
  408f80:	stp	x28, x19, [sp, #288]
  408f84:	add	x29, sp, #0x110
  408f88:	cbz	x1, 408fb8 <ferror@plt+0x6b48>
  408f8c:	ldrh	w2, [x0, #6]
  408f90:	mov	x19, x0
  408f94:	cbz	w2, 408fb8 <ferror@plt+0x6b48>
  408f98:	ldrsh	w8, [x19, #4]
  408f9c:	cmp	w8, #0x1
  408fa0:	b.lt	408fb8 <ferror@plt+0x6b48>  // b.tstop
  408fa4:	add	x0, sp, #0x8
  408fa8:	bl	408a1c <ferror@plt+0x65ac>
  408fac:	cbz	w0, 408fcc <ferror@plt+0x6b5c>
  408fb0:	mov	w0, #0xffffffff            	// #-1
  408fb4:	b	408fbc <ferror@plt+0x6b4c>
  408fb8:	mov	w0, wzr
  408fbc:	ldp	x28, x19, [sp, #288]
  408fc0:	ldp	x29, x30, [sp, #272]
  408fc4:	add	sp, sp, #0x130
  408fc8:	ret
  408fcc:	ldrsh	w2, [x19, #4]
  408fd0:	add	x0, sp, #0x8
  408fd4:	mov	x1, x19
  408fd8:	bl	408ee4 <ferror@plt+0x6a74>
  408fdc:	b	408fbc <ferror@plt+0x6b4c>
  408fe0:	stp	x29, x30, [sp, #-64]!
  408fe4:	str	x28, [sp, #16]
  408fe8:	stp	x22, x21, [sp, #32]
  408fec:	stp	x20, x19, [sp, #48]
  408ff0:	mov	x29, sp
  408ff4:	sub	sp, sp, #0x400
  408ff8:	adrp	x0, 410000 <ferror@plt+0xdb90>
  408ffc:	add	x0, x0, #0x643
  409000:	bl	402400 <getenv@plt>
  409004:	cbz	x0, 40901c <ferror@plt+0x6bac>
  409008:	bl	402010 <atoi@plt>
  40900c:	cmp	w0, #0x0
  409010:	mov	w8, #0x64                  	// #100
  409014:	csel	w19, w8, w0, eq  // eq = none
  409018:	b	4090c0 <ferror@plt+0x6c50>
  40901c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  409020:	add	x0, x0, #0x646
  409024:	bl	402400 <getenv@plt>
  409028:	cbz	x0, 40903c <ferror@plt+0x6bcc>
  40902c:	adrp	x2, 410000 <ferror@plt+0xdb90>
  409030:	mov	x3, x0
  409034:	add	x2, x2, #0x439
  409038:	b	409058 <ferror@plt+0x6be8>
  40903c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  409040:	add	x0, x0, #0x656
  409044:	bl	402400 <getenv@plt>
  409048:	cbz	x0, 4090dc <ferror@plt+0x6c6c>
  40904c:	adrp	x2, 410000 <ferror@plt+0xdb90>
  409050:	mov	x3, x0
  409054:	add	x2, x2, #0x660
  409058:	mov	x0, sp
  40905c:	mov	w1, #0x3ff                 	// #1023
  409060:	bl	401fc0 <snprintf@plt>
  409064:	adrp	x1, 410000 <ferror@plt+0xdb90>
  409068:	add	x1, x1, #0xa78
  40906c:	mov	x0, sp
  409070:	bl	4022e0 <fopen64@plt>
  409074:	cbz	x0, 4090bc <ferror@plt+0x6c4c>
  409078:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40907c:	add	x1, x1, #0x67f
  409080:	add	x2, x29, #0x1c
  409084:	add	x3, x29, #0x18
  409088:	mov	x20, x0
  40908c:	bl	402050 <__isoc99_fscanf@plt>
  409090:	ldp	w19, w22, [x29, #24]
  409094:	mov	w21, w0
  409098:	mov	x0, x20
  40909c:	bl	402000 <fclose@plt>
  4090a0:	cmp	w21, #0x2
  4090a4:	b.ne	4090bc <ferror@plt+0x6c4c>  // b.any
  4090a8:	mov	w8, #0x4240                	// #16960
  4090ac:	movk	w8, #0xf, lsl #16
  4090b0:	cmp	w22, w8
  4090b4:	b.ne	4090bc <ferror@plt+0x6c4c>  // b.any
  4090b8:	cbnz	w19, 4090c0 <ferror@plt+0x6c50>
  4090bc:	mov	w19, #0x64                  	// #100
  4090c0:	mov	w0, w19
  4090c4:	add	sp, sp, #0x400
  4090c8:	ldp	x20, x19, [sp, #48]
  4090cc:	ldp	x22, x21, [sp, #32]
  4090d0:	ldr	x28, [sp, #16]
  4090d4:	ldp	x29, x30, [sp], #64
  4090d8:	ret
  4090dc:	adrp	x8, 410000 <ferror@plt+0xdb90>
  4090e0:	add	x8, x8, #0x66e
  4090e4:	ldr	q0, [x8]
  4090e8:	strb	wzr, [sp, #16]
  4090ec:	str	q0, [sp]
  4090f0:	b	409064 <ferror@plt+0x6bf4>
  4090f4:	stp	x29, x30, [sp, #-16]!
  4090f8:	mov	w0, #0x2                   	// #2
  4090fc:	mov	x29, sp
  409100:	bl	402320 <sysconf@plt>
  409104:	ldp	x29, x30, [sp], #16
  409108:	ret
  40910c:	mov	x8, x2
  409110:	cmp	w0, #0x9
  409114:	b.le	409134 <ferror@plt+0x6cc4>
  409118:	cmp	w0, #0x1c
  40911c:	b.eq	409180 <ferror@plt+0x6d10>  // b.none
  409120:	cmp	w0, #0x11
  409124:	b.eq	409194 <ferror@plt+0x6d24>  // b.none
  409128:	cmp	w0, #0xa
  40912c:	b.eq	409164 <ferror@plt+0x6cf4>  // b.none
  409130:	b	409174 <ferror@plt+0x6d04>
  409134:	cmp	w0, #0x2
  409138:	b.eq	409164 <ferror@plt+0x6cf4>  // b.none
  40913c:	cmp	w0, #0x7
  409140:	b.ne	409174 <ferror@plt+0x6d04>  // b.any
  409144:	ldrh	w9, [x8]
  409148:	cmp	w9, #0xa
  40914c:	b.eq	4091a0 <ferror@plt+0x6d30>  // b.none
  409150:	cmp	w9, #0x2
  409154:	b.ne	409174 <ferror@plt+0x6d04>  // b.any
  409158:	add	x1, x8, #0x4
  40915c:	mov	w0, #0x2                   	// #2
  409160:	b	409168 <ferror@plt+0x6cf8>
  409164:	mov	x1, x8
  409168:	mov	x2, x3
  40916c:	mov	w3, w4
  409170:	b	402460 <inet_ntop@plt>
  409174:	adrp	x0, 410000 <ferror@plt+0xdb90>
  409178:	add	x0, x0, #0x692
  40917c:	ret
  409180:	sxtw	x9, w4
  409184:	mov	x1, x8
  409188:	mov	x2, x3
  40918c:	mov	x3, x9
  409190:	b	40c138 <ferror@plt+0x9cc8>
  409194:	mov	w2, #0xffff                	// #65535
  409198:	mov	x0, x8
  40919c:	b	40aec0 <ferror@plt+0x8a50>
  4091a0:	add	x1, x8, #0x8
  4091a4:	mov	w0, #0xa                   	// #10
  4091a8:	b	409168 <ferror@plt+0x6cf8>
  4091ac:	adrp	x3, 422000 <ferror@plt+0x1fb90>
  4091b0:	add	x3, x3, #0x410
  4091b4:	mov	w4, #0x100                 	// #256
  4091b8:	b	40910c <ferror@plt+0x6c9c>
  4091bc:	stp	x29, x30, [sp, #-32]!
  4091c0:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4091c4:	add	x1, x1, #0xe4a
  4091c8:	str	x19, [sp, #16]
  4091cc:	mov	x29, sp
  4091d0:	mov	x19, x0
  4091d4:	bl	4021b0 <strcmp@plt>
  4091d8:	cbz	w0, 40924c <ferror@plt+0x6ddc>
  4091dc:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  4091e0:	add	x1, x1, #0xe4f
  4091e4:	mov	x0, x19
  4091e8:	bl	4021b0 <strcmp@plt>
  4091ec:	cbz	w0, 409254 <ferror@plt+0x6de4>
  4091f0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  4091f4:	add	x1, x1, #0xe06
  4091f8:	mov	x0, x19
  4091fc:	bl	4021b0 <strcmp@plt>
  409200:	cbz	w0, 40925c <ferror@plt+0x6dec>
  409204:	adrp	x1, 410000 <ferror@plt+0xdb90>
  409208:	add	x1, x1, #0x696
  40920c:	mov	x0, x19
  409210:	bl	4021b0 <strcmp@plt>
  409214:	cbz	w0, 409264 <ferror@plt+0x6df4>
  409218:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40921c:	add	x1, x1, #0x69a
  409220:	mov	x0, x19
  409224:	bl	4021b0 <strcmp@plt>
  409228:	cbz	w0, 40926c <ferror@plt+0x6dfc>
  40922c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  409230:	add	x1, x1, #0x69f
  409234:	mov	x0, x19
  409238:	bl	4021b0 <strcmp@plt>
  40923c:	cmp	w0, #0x0
  409240:	mov	w8, #0x7                   	// #7
  409244:	csel	w0, w8, wzr, eq  // eq = none
  409248:	b	409270 <ferror@plt+0x6e00>
  40924c:	mov	w0, #0x2                   	// #2
  409250:	b	409270 <ferror@plt+0x6e00>
  409254:	mov	w0, #0xa                   	// #10
  409258:	b	409270 <ferror@plt+0x6e00>
  40925c:	mov	w0, #0x11                  	// #17
  409260:	b	409270 <ferror@plt+0x6e00>
  409264:	mov	w0, #0x4                   	// #4
  409268:	b	409270 <ferror@plt+0x6e00>
  40926c:	mov	w0, #0x1c                  	// #28
  409270:	ldr	x19, [sp, #16]
  409274:	ldp	x29, x30, [sp], #32
  409278:	ret
  40927c:	sub	w8, w0, #0x2
  409280:	cmp	w8, #0x8
  409284:	b.hi	4092b4 <ferror@plt+0x6e44>  // b.pmore
  409288:	adrp	x9, 410000 <ferror@plt+0xdb90>
  40928c:	add	x9, x9, #0x380
  409290:	adr	x10, 4092a8 <ferror@plt+0x6e38>
  409294:	ldrb	w11, [x9, x8]
  409298:	add	x10, x10, x11, lsl #2
  40929c:	adrp	x0, 40e000 <ferror@plt+0xbb90>
  4092a0:	add	x0, x0, #0xe4a
  4092a4:	br	x10
  4092a8:	adrp	x0, 410000 <ferror@plt+0xdb90>
  4092ac:	add	x0, x0, #0x696
  4092b0:	ret
  4092b4:	cmp	w0, #0x11
  4092b8:	b.eq	4092f4 <ferror@plt+0x6e84>  // b.none
  4092bc:	cmp	w0, #0x1c
  4092c0:	b.ne	4092d0 <ferror@plt+0x6e60>  // b.any
  4092c4:	adrp	x0, 410000 <ferror@plt+0xdb90>
  4092c8:	add	x0, x0, #0x69a
  4092cc:	ret
  4092d0:	adrp	x0, 410000 <ferror@plt+0xdb90>
  4092d4:	add	x0, x0, #0x692
  4092d8:	ret
  4092dc:	adrp	x0, 410000 <ferror@plt+0xdb90>
  4092e0:	add	x0, x0, #0x69f
  4092e4:	ret
  4092e8:	adrp	x0, 40e000 <ferror@plt+0xbb90>
  4092ec:	add	x0, x0, #0xe4f
  4092f0:	ret
  4092f4:	adrp	x0, 410000 <ferror@plt+0xdb90>
  4092f8:	add	x0, x0, #0xe06
  4092fc:	ret
  409300:	sub	sp, sp, #0x70
  409304:	stp	x29, x30, [sp, #16]
  409308:	stp	x28, x27, [sp, #32]
  40930c:	stp	x26, x25, [sp, #48]
  409310:	stp	x24, x23, [sp, #64]
  409314:	stp	x22, x21, [sp, #80]
  409318:	stp	x20, x19, [sp, #96]
  40931c:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  409320:	ldr	x8, [x8, #4064]
  409324:	mov	x21, x2
  409328:	mov	w23, w1
  40932c:	mov	w22, w0
  409330:	ldr	w8, [x8]
  409334:	add	x29, sp, #0x10
  409338:	cbz	w8, 409510 <ferror@plt+0x70a0>
  40933c:	cmp	w23, #0x0
  409340:	stur	w4, [x29, #-4]
  409344:	str	x3, [sp]
  409348:	b.le	409370 <ferror@plt+0x6f00>
  40934c:	cmp	w22, #0xa
  409350:	mov	w8, w23
  409354:	mov	w24, w22
  409358:	mov	x25, x21
  40935c:	b.ne	4093e8 <ferror@plt+0x6f78>  // b.any
  409360:	ldr	w8, [x21]
  409364:	cbz	w8, 4093bc <ferror@plt+0x6f4c>
  409368:	mov	w24, #0xa                   	// #10
  40936c:	b	4093c8 <ferror@plt+0x6f58>
  409370:	cmp	w22, #0x9
  409374:	mov	w23, wzr
  409378:	b.le	4093a0 <ferror@plt+0x6f30>
  40937c:	cmp	w22, #0xa
  409380:	b.eq	4093d0 <ferror@plt+0x6f60>  // b.none
  409384:	cmp	w22, #0x1c
  409388:	b.eq	409394 <ferror@plt+0x6f24>  // b.none
  40938c:	cmp	w22, #0xc
  409390:	b.ne	409510 <ferror@plt+0x70a0>  // b.any
  409394:	mov	w23, #0x2                   	// #2
  409398:	mov	w8, #0x2                   	// #2
  40939c:	b	4093e0 <ferror@plt+0x6f70>
  4093a0:	cmp	w22, #0x2
  4093a4:	b.eq	4093d8 <ferror@plt+0x6f68>  // b.none
  4093a8:	cmp	w22, #0x4
  4093ac:	b.ne	409510 <ferror@plt+0x70a0>  // b.any
  4093b0:	mov	w23, #0xa                   	// #10
  4093b4:	mov	w8, #0xa                   	// #10
  4093b8:	b	4093e0 <ferror@plt+0x6f70>
  4093bc:	ldr	w8, [x21, #4]
  4093c0:	mov	w24, #0xa                   	// #10
  4093c4:	cbz	w8, 40953c <ferror@plt+0x70cc>
  4093c8:	mov	w8, w23
  4093cc:	b	4093e4 <ferror@plt+0x6f74>
  4093d0:	mov	w23, #0x10                  	// #16
  4093d4:	b	409360 <ferror@plt+0x6ef0>
  4093d8:	mov	w23, #0x4                   	// #4
  4093dc:	mov	w8, #0x4                   	// #4
  4093e0:	mov	w24, w22
  4093e4:	mov	x25, x21
  4093e8:	add	x9, x25, w8, uxtw
  4093ec:	ldur	w9, [x9, #-4]
  4093f0:	mov	w10, #0xff01                	// #65281
  4093f4:	movk	w10, #0xff00, lsl #16
  4093f8:	adrp	x19, 422000 <ferror@plt+0x1fb90>
  4093fc:	mul	x10, x9, x10
  409400:	lsr	x10, x10, #40
  409404:	add	w10, w10, w10, lsl #8
  409408:	sub	w28, w9, w10
  40940c:	add	x19, x19, #0x618
  409410:	ldr	x20, [x19, w28, uxtw #3]
  409414:	mov	w26, w8
  409418:	cbz	x20, 409454 <ferror@plt+0x6fe4>
  40941c:	mov	x27, x20
  409420:	ldrh	w8, [x27, #22]
  409424:	cmp	w24, w8
  409428:	b.ne	40944c <ferror@plt+0x6fdc>  // b.any
  40942c:	ldrh	w8, [x27, #18]
  409430:	cmp	w26, w8
  409434:	b.ne	40944c <ferror@plt+0x6fdc>  // b.any
  409438:	add	x0, x27, #0x18
  40943c:	mov	x1, x25
  409440:	mov	x2, x26
  409444:	bl	4020d0 <bcmp@plt>
  409448:	cbz	w0, 4094d8 <ferror@plt+0x7068>
  40944c:	ldr	x27, [x27]
  409450:	cbnz	x27, 409420 <ferror@plt+0x6fb0>
  409454:	mov	w0, #0x118                 	// #280
  409458:	bl	402030 <malloc@plt>
  40945c:	cbz	x0, 409508 <ferror@plt+0x7098>
  409460:	mov	x27, x0
  409464:	strh	w24, [x0, #22]
  409468:	strh	w26, [x0, #18]
  40946c:	str	xzr, [x0, #8]
  409470:	add	x0, x0, #0x18
  409474:	mov	x1, x25
  409478:	mov	x2, x26
  40947c:	bl	401e50 <memcpy@plt>
  409480:	adrp	x8, 422000 <ferror@plt+0x1fb90>
  409484:	ldr	w9, [x8, #1552]
  409488:	str	x20, [x27]
  40948c:	str	x27, [x19, x28, lsl #3]
  409490:	add	w10, w9, #0x1
  409494:	str	w10, [x8, #1552]
  409498:	cbnz	w9, 4094a4 <ferror@plt+0x7034>
  40949c:	mov	w0, #0x1                   	// #1
  4094a0:	bl	401f20 <sethostent@plt>
  4094a4:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  4094a8:	ldr	x8, [x8, #4016]
  4094ac:	ldr	x0, [x8]
  4094b0:	bl	4022c0 <fflush@plt>
  4094b4:	mov	x0, x25
  4094b8:	mov	w1, w26
  4094bc:	mov	w2, w24
  4094c0:	bl	402210 <gethostbyaddr@plt>
  4094c4:	cbz	x0, 4094d8 <ferror@plt+0x7068>
  4094c8:	ldr	x0, [x0]
  4094cc:	bl	402110 <strdup@plt>
  4094d0:	str	x0, [x27, #8]
  4094d4:	b	4094dc <ferror@plt+0x706c>
  4094d8:	ldr	x0, [x27, #8]
  4094dc:	ldur	w4, [x29, #-4]
  4094e0:	ldr	x3, [sp]
  4094e4:	cbz	x0, 409510 <ferror@plt+0x70a0>
  4094e8:	ldp	x20, x19, [sp, #96]
  4094ec:	ldp	x22, x21, [sp, #80]
  4094f0:	ldp	x24, x23, [sp, #64]
  4094f4:	ldp	x26, x25, [sp, #48]
  4094f8:	ldp	x28, x27, [sp, #32]
  4094fc:	ldp	x29, x30, [sp, #16]
  409500:	add	sp, sp, #0x70
  409504:	ret
  409508:	ldur	w4, [x29, #-4]
  40950c:	ldr	x3, [sp]
  409510:	mov	w0, w22
  409514:	mov	w1, w23
  409518:	mov	x2, x21
  40951c:	ldp	x20, x19, [sp, #96]
  409520:	ldp	x22, x21, [sp, #80]
  409524:	ldp	x24, x23, [sp, #64]
  409528:	ldp	x26, x25, [sp, #48]
  40952c:	ldp	x28, x27, [sp, #32]
  409530:	ldp	x29, x30, [sp, #16]
  409534:	add	sp, sp, #0x70
  409538:	b	40910c <ferror@plt+0x6c9c>
  40953c:	ldr	w8, [x21, #8]
  409540:	add	x9, x21, #0xc
  409544:	mov	w10, #0x4                   	// #4
  409548:	mov	w11, #0x2                   	// #2
  40954c:	cmn	w8, #0x10, lsl #12
  409550:	csel	w8, w10, w23, eq  // eq = none
  409554:	csel	w24, w11, w24, eq  // eq = none
  409558:	csel	x25, x9, x21, eq  // eq = none
  40955c:	b	4093e8 <ferror@plt+0x6f78>
  409560:	adrp	x3, 422000 <ferror@plt+0x1fb90>
  409564:	add	x3, x3, #0x510
  409568:	mov	w4, #0x100                 	// #256
  40956c:	b	409300 <ferror@plt+0x6e90>
  409570:	stp	x29, x30, [sp, #-80]!
  409574:	stp	x20, x19, [sp, #64]
  409578:	mov	x19, x2
  40957c:	cmp	w3, #0x3
  409580:	str	x25, [sp, #16]
  409584:	stp	x24, x23, [sp, #32]
  409588:	stp	x22, x21, [sp, #48]
  40958c:	mov	x29, sp
  409590:	b.lt	4095e4 <ferror@plt+0x7174>  // b.tstop
  409594:	cmp	w1, #0x1
  409598:	b.lt	4095e4 <ferror@plt+0x7174>  // b.tstop
  40959c:	adrp	x22, 410000 <ferror@plt+0xdb90>
  4095a0:	mov	w20, w3
  4095a4:	mov	x21, x0
  4095a8:	mov	x24, xzr
  4095ac:	mov	w25, w1
  4095b0:	add	x22, x22, #0x7e1
  4095b4:	mov	x23, x19
  4095b8:	ldrb	w2, [x21, x24]
  4095bc:	mov	x0, x23
  4095c0:	mov	x1, x22
  4095c4:	bl	401f50 <sprintf@plt>
  4095c8:	cmp	w20, #0x5
  4095cc:	b.lt	4095e4 <ferror@plt+0x7174>  // b.tstop
  4095d0:	add	x24, x24, #0x1
  4095d4:	add	x23, x23, #0x2
  4095d8:	cmp	x24, x25
  4095dc:	sub	w20, w20, #0x2
  4095e0:	b.cc	4095b8 <ferror@plt+0x7148>  // b.lo, b.ul, b.last
  4095e4:	mov	x0, x19
  4095e8:	ldp	x20, x19, [sp, #64]
  4095ec:	ldp	x22, x21, [sp, #48]
  4095f0:	ldp	x24, x23, [sp, #32]
  4095f4:	ldr	x25, [sp, #16]
  4095f8:	ldp	x29, x30, [sp], #80
  4095fc:	ret
  409600:	sub	sp, sp, #0x50
  409604:	stp	x29, x30, [sp, #16]
  409608:	stp	x24, x23, [sp, #32]
  40960c:	stp	x22, x21, [sp, #48]
  409610:	stp	x20, x19, [sp, #64]
  409614:	add	x29, sp, #0x10
  409618:	mov	x20, x3
  40961c:	mov	w22, w2
  409620:	mov	x19, x1
  409624:	mov	x21, x0
  409628:	bl	401e90 <strlen@plt>
  40962c:	tbnz	w0, #0, 4096b4 <ferror@plt+0x7244>
  409630:	cbz	w22, 4096bc <ferror@plt+0x724c>
  409634:	mov	x23, xzr
  409638:	mov	w24, w22
  40963c:	mov	x0, x21
  409640:	bl	401e90 <strlen@plt>
  409644:	cmp	x0, #0x2
  409648:	b.cc	4096c0 <ferror@plt+0x7250>  // b.lo, b.ul, b.last
  40964c:	add	x0, sp, #0x4
  409650:	mov	w2, #0x2                   	// #2
  409654:	mov	x1, x21
  409658:	bl	4023a0 <strncpy@plt>
  40965c:	strb	wzr, [sp, #6]
  409660:	bl	4023f0 <__errno_location@plt>
  409664:	mov	x22, x0
  409668:	str	wzr, [x0]
  40966c:	add	x0, sp, #0x4
  409670:	add	x1, sp, #0x8
  409674:	mov	w2, #0x10                  	// #16
  409678:	bl	401e80 <strtoul@plt>
  40967c:	ldr	w8, [x22]
  409680:	cbnz	w8, 4096b4 <ferror@plt+0x7244>
  409684:	cmp	w0, #0xff
  409688:	b.hi	4096b4 <ferror@plt+0x7244>  // b.pmore
  40968c:	ldr	x8, [sp, #8]
  409690:	ldrb	w8, [x8]
  409694:	cbnz	w8, 4096b4 <ferror@plt+0x7244>
  409698:	strb	w0, [x19, x23]
  40969c:	add	x23, x23, #0x1
  4096a0:	cmp	x24, x23
  4096a4:	add	x21, x21, #0x2
  4096a8:	b.ne	40963c <ferror@plt+0x71cc>  // b.any
  4096ac:	mov	w23, w24
  4096b0:	b	4096c0 <ferror@plt+0x7250>
  4096b4:	mov	x19, xzr
  4096b8:	b	4096c8 <ferror@plt+0x7258>
  4096bc:	mov	w23, wzr
  4096c0:	cbz	x20, 4096c8 <ferror@plt+0x7258>
  4096c4:	str	w23, [x20]
  4096c8:	mov	x0, x19
  4096cc:	ldp	x20, x19, [sp, #64]
  4096d0:	ldp	x22, x21, [sp, #48]
  4096d4:	ldp	x24, x23, [sp, #32]
  4096d8:	ldp	x29, x30, [sp, #16]
  4096dc:	add	sp, sp, #0x50
  4096e0:	ret
  4096e4:	cmp	w2, #0x1
  4096e8:	b.lt	409788 <ferror@plt+0x7318>  // b.tstop
  4096ec:	mov	w8, w2
  4096f0:	add	x9, x0, #0x1
  4096f4:	ldurb	w10, [x9, #-1]
  4096f8:	sub	w11, w10, #0x41
  4096fc:	cmp	w11, #0x5
  409700:	b.hi	40970c <ferror@plt+0x729c>  // b.pmore
  409704:	sub	w10, w10, #0x37
  409708:	b	40972c <ferror@plt+0x72bc>
  40970c:	sub	w11, w10, #0x61
  409710:	cmp	w11, #0x5
  409714:	b.hi	409720 <ferror@plt+0x72b0>  // b.pmore
  409718:	sub	w10, w10, #0x57
  40971c:	b	40972c <ferror@plt+0x72bc>
  409720:	sub	w10, w10, #0x30
  409724:	cmp	w10, #0x9
  409728:	b.hi	409790 <ferror@plt+0x7320>  // b.pmore
  40972c:	tbnz	w10, #31, 409790 <ferror@plt+0x7320>
  409730:	lsl	w10, w10, #4
  409734:	strb	w10, [x1]
  409738:	ldrb	w11, [x9]
  40973c:	sub	w12, w11, #0x41
  409740:	cmp	w12, #0x5
  409744:	b.hi	409750 <ferror@plt+0x72e0>  // b.pmore
  409748:	sub	w11, w11, #0x37
  40974c:	b	409770 <ferror@plt+0x7300>
  409750:	sub	w12, w11, #0x61
  409754:	cmp	w12, #0x5
  409758:	b.hi	409764 <ferror@plt+0x72f4>  // b.pmore
  40975c:	sub	w11, w11, #0x57
  409760:	b	409770 <ferror@plt+0x7300>
  409764:	sub	w11, w11, #0x30
  409768:	cmp	w11, #0x9
  40976c:	b.hi	409790 <ferror@plt+0x7320>  // b.pmore
  409770:	tbnz	w11, #31, 409790 <ferror@plt+0x7320>
  409774:	orr	w10, w10, w11
  409778:	subs	x8, x8, #0x1
  40977c:	strb	w10, [x1], #1
  409780:	add	x9, x9, #0x2
  409784:	b.ne	4096f4 <ferror@plt+0x7284>  // b.any
  409788:	mov	w0, wzr
  40978c:	ret
  409790:	mov	w0, #0xffffffff            	// #-1
  409794:	ret
  409798:	sub	sp, sp, #0x60
  40979c:	stp	x20, x19, [sp, #80]
  4097a0:	mov	x19, x2
  4097a4:	rev	w8, w0
  4097a8:	adrp	x2, 410000 <ferror@plt+0xdb90>
  4097ac:	adrp	x4, 410000 <ferror@plt+0xdb90>
  4097b0:	mov	x20, x1
  4097b4:	str	x0, [sp, #8]
  4097b8:	lsr	w3, w8, #16
  4097bc:	add	x2, x2, #0x6a8
  4097c0:	add	x4, x4, #0x6a6
  4097c4:	mov	x0, x1
  4097c8:	mov	x1, x19
  4097cc:	stp	x29, x30, [sp, #16]
  4097d0:	stp	x26, x25, [sp, #32]
  4097d4:	stp	x24, x23, [sp, #48]
  4097d8:	stp	x22, x21, [sp, #64]
  4097dc:	add	x29, sp, #0x10
  4097e0:	bl	401fc0 <snprintf@plt>
  4097e4:	tbnz	w0, #31, 409854 <ferror@plt+0x73e4>
  4097e8:	add	x8, sp, #0x8
  4097ec:	adrp	x21, 410000 <ferror@plt+0xdb90>
  4097f0:	adrp	x25, 410000 <ferror@plt+0xdb90>
  4097f4:	adrp	x22, 410000 <ferror@plt+0xdb90>
  4097f8:	mov	x24, xzr
  4097fc:	mov	x23, xzr
  409800:	add	x21, x21, #0x6a6
  409804:	add	x25, x25, #0xe3c
  409808:	orr	x26, x8, #0x2
  40980c:	add	x22, x22, #0x6a8
  409810:	cmp	x24, #0x6
  409814:	add	x23, x23, w0, uxtw
  409818:	b.eq	409850 <ferror@plt+0x73e0>  // b.none
  40981c:	ldrh	w8, [x26, x24]
  409820:	cmp	x24, #0x4
  409824:	csel	x21, x25, x21, eq  // eq = none
  409828:	add	x0, x20, x23
  40982c:	rev	w8, w8
  409830:	lsr	w3, w8, #16
  409834:	sub	x1, x19, x23
  409838:	mov	x2, x22
  40983c:	mov	x4, x21
  409840:	bl	401fc0 <snprintf@plt>
  409844:	add	x24, x24, #0x2
  409848:	tbz	w0, #31, 409810 <ferror@plt+0x73a0>
  40984c:	b	409854 <ferror@plt+0x73e4>
  409850:	mov	w0, w23
  409854:	ldp	x20, x19, [sp, #80]
  409858:	ldp	x22, x21, [sp, #64]
  40985c:	ldp	x24, x23, [sp, #48]
  409860:	ldp	x26, x25, [sp, #32]
  409864:	ldp	x29, x30, [sp, #16]
  409868:	add	sp, sp, #0x60
  40986c:	ret
  409870:	stp	x29, x30, [sp, #-64]!
  409874:	stp	x24, x23, [sp, #16]
  409878:	stp	x22, x21, [sp, #32]
  40987c:	stp	x20, x19, [sp, #48]
  409880:	mov	x29, sp
  409884:	cbz	x1, 4098f4 <ferror@plt+0x7484>
  409888:	mov	x19, x2
  40988c:	mov	x20, x1
  409890:	mov	x21, x0
  409894:	bl	4021c0 <__ctype_b_loc@plt>
  409898:	adrp	x23, 410000 <ferror@plt+0xdb90>
  40989c:	mov	x22, x0
  4098a0:	add	x23, x23, #0x6ad
  4098a4:	ldrb	w24, [x21]
  4098a8:	cmp	x24, #0x5c
  4098ac:	b.eq	4098cc <ferror@plt+0x745c>  // b.none
  4098b0:	ldr	x8, [x22]
  4098b4:	ldrh	w8, [x8, x24, lsl #1]
  4098b8:	tbz	w8, #14, 4098cc <ferror@plt+0x745c>
  4098bc:	mov	x0, x19
  4098c0:	mov	w1, w24
  4098c4:	bl	402280 <strchr@plt>
  4098c8:	cbz	x0, 4098e8 <ferror@plt+0x7478>
  4098cc:	mov	x0, x23
  4098d0:	mov	w1, w24
  4098d4:	bl	4023d0 <printf@plt>
  4098d8:	subs	x20, x20, #0x1
  4098dc:	add	x21, x21, #0x1
  4098e0:	b.ne	4098a4 <ferror@plt+0x7434>  // b.any
  4098e4:	b	4098f4 <ferror@plt+0x7484>
  4098e8:	mov	w0, w24
  4098ec:	bl	402410 <putchar@plt>
  4098f0:	b	4098d8 <ferror@plt+0x7468>
  4098f4:	ldp	x20, x19, [sp, #48]
  4098f8:	ldp	x22, x21, [sp, #32]
  4098fc:	ldp	x24, x23, [sp, #16]
  409900:	ldp	x29, x30, [sp], #64
  409904:	ret
  409908:	sub	sp, sp, #0x60
  40990c:	stp	x29, x30, [sp, #64]
  409910:	add	x29, sp, #0x40
  409914:	stp	x20, x19, [sp, #80]
  409918:	mov	x19, x0
  40991c:	sub	x0, x29, #0x10
  409920:	mov	x1, xzr
  409924:	bl	4020a0 <gettimeofday@plt>
  409928:	sub	x0, x29, #0x10
  40992c:	bl	401ff0 <localtime@plt>
  409930:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  409934:	ldr	x8, [x8, #4032]
  409938:	mov	x3, x0
  40993c:	ldr	w8, [x8]
  409940:	cbz	w8, 409970 <ferror@plt+0x7500>
  409944:	adrp	x2, 410000 <ferror@plt+0xdb90>
  409948:	add	x2, x2, #0x6b3
  40994c:	add	x0, sp, #0x8
  409950:	mov	w1, #0x28                  	// #40
  409954:	bl	401f90 <strftime@plt>
  409958:	ldur	x3, [x29, #-8]
  40995c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  409960:	add	x1, x1, #0x6c5
  409964:	add	x2, sp, #0x8
  409968:	mov	x0, x19
  40996c:	b	40999c <ferror@plt+0x752c>
  409970:	mov	x0, x3
  409974:	bl	402340 <asctime@plt>
  409978:	mov	x20, x0
  40997c:	bl	401e90 <strlen@plt>
  409980:	add	x8, x0, x20
  409984:	sturb	wzr, [x8, #-1]
  409988:	ldur	x3, [x29, #-8]
  40998c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  409990:	add	x1, x1, #0x6d1
  409994:	mov	x0, x19
  409998:	mov	x2, x20
  40999c:	bl	402440 <fprintf@plt>
  4099a0:	ldp	x20, x19, [sp, #80]
  4099a4:	ldp	x29, x30, [sp, #64]
  4099a8:	mov	w0, wzr
  4099ac:	add	sp, sp, #0x60
  4099b0:	ret
  4099b4:	sub	sp, sp, #0x70
  4099b8:	stp	x29, x30, [sp, #64]
  4099bc:	stp	x22, x21, [sp, #80]
  4099c0:	stp	x20, x19, [sp, #96]
  4099c4:	ldr	x8, [x2, #40]
  4099c8:	mov	x20, x1
  4099cc:	mov	x19, x0
  4099d0:	add	x29, sp, #0x40
  4099d4:	cbz	x8, 409a34 <ferror@plt+0x75c4>
  4099d8:	ldr	w22, [x8, #4]
  4099dc:	cbz	w22, 409a10 <ferror@plt+0x75a0>
  4099e0:	ldr	x8, [x2, #296]
  4099e4:	cbz	x8, 409a3c <ferror@plt+0x75cc>
  4099e8:	bl	40b66c <ferror@plt+0x91fc>
  4099ec:	tbz	w0, #0, 409a88 <ferror@plt+0x7618>
  4099f0:	adrp	x2, 410000 <ferror@plt+0xdb90>
  4099f4:	add	x2, x2, #0x6e9
  4099f8:	mov	w0, #0x2                   	// #2
  4099fc:	mov	w1, #0x6                   	// #6
  409a00:	mov	x3, xzr
  409a04:	mov	w4, w22
  409a08:	bl	40b794 <ferror@plt+0x9324>
  409a0c:	b	409a34 <ferror@plt+0x75c4>
  409a10:	bl	40b66c <ferror@plt+0x91fc>
  409a14:	tbz	w0, #0, 409aa0 <ferror@plt+0x7630>
  409a18:	adrp	x2, 410000 <ferror@plt+0xdb90>
  409a1c:	add	x2, x2, #0xe06
  409a20:	mov	w0, #0x2                   	// #2
  409a24:	mov	w1, #0x6                   	// #6
  409a28:	mov	x3, xzr
  409a2c:	mov	x4, xzr
  409a30:	bl	40bdb4 <ferror@plt+0x9944>
  409a34:	mov	w22, wzr
  409a38:	b	409acc <ferror@plt+0x765c>
  409a3c:	mov	w0, w22
  409a40:	bl	40a914 <ferror@plt+0x84a4>
  409a44:	mov	x21, x0
  409a48:	bl	40b66c <ferror@plt+0x91fc>
  409a4c:	tbz	w0, #0, 409a70 <ferror@plt+0x7600>
  409a50:	adrp	x2, 410000 <ferror@plt+0xdb90>
  409a54:	add	x2, x2, #0xe06
  409a58:	mov	w0, #0x2                   	// #2
  409a5c:	mov	w1, #0x6                   	// #6
  409a60:	mov	x3, xzr
  409a64:	mov	x4, x21
  409a68:	bl	40bb7c <ferror@plt+0x970c>
  409a6c:	mov	x21, xzr
  409a70:	mov	w0, w22
  409a74:	bl	40ab38 <ferror@plt+0x86c8>
  409a78:	mvn	w8, w0
  409a7c:	and	w22, w8, #0x1
  409a80:	cbnz	x21, 409aac <ferror@plt+0x763c>
  409a84:	b	409acc <ferror@plt+0x765c>
  409a88:	mov	w0, w22
  409a8c:	bl	40a8d8 <ferror@plt+0x8468>
  409a90:	mov	x21, x0
  409a94:	mov	w22, wzr
  409a98:	cbnz	x21, 409aac <ferror@plt+0x763c>
  409a9c:	b	409acc <ferror@plt+0x765c>
  409aa0:	adrp	x21, 410000 <ferror@plt+0xdb90>
  409aa4:	mov	w22, wzr
  409aa8:	add	x21, x21, #0x6f4
  409aac:	adrp	x2, 410000 <ferror@plt+0xdb90>
  409ab0:	add	x2, x2, #0x6f9
  409ab4:	mov	x0, sp
  409ab8:	mov	w1, #0x40                  	// #64
  409abc:	mov	x3, x20
  409ac0:	mov	x4, x21
  409ac4:	bl	401fc0 <snprintf@plt>
  409ac8:	mov	x20, sp
  409acc:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  409ad0:	add	x2, x2, #0x170
  409ad4:	mov	w0, #0x4                   	// #4
  409ad8:	mov	w1, wzr
  409adc:	mov	x3, x19
  409ae0:	mov	x4, x20
  409ae4:	bl	40bb7c <ferror@plt+0x970c>
  409ae8:	mov	w0, w22
  409aec:	ldp	x20, x19, [sp, #96]
  409af0:	ldp	x22, x21, [sp, #80]
  409af4:	ldp	x29, x30, [sp, #64]
  409af8:	add	sp, sp, #0x70
  409afc:	ret
  409b00:	sub	sp, sp, #0x70
  409b04:	stp	x29, x30, [sp, #16]
  409b08:	stp	x28, x27, [sp, #32]
  409b0c:	stp	x26, x25, [sp, #48]
  409b10:	stp	x24, x23, [sp, #64]
  409b14:	stp	x22, x21, [sp, #80]
  409b18:	stp	x20, x19, [sp, #96]
  409b1c:	add	x29, sp, #0x10
  409b20:	mov	x21, x2
  409b24:	mov	x19, x1
  409b28:	mov	x22, x0
  409b2c:	bl	402200 <getline@plt>
  409b30:	mov	x20, x0
  409b34:	tbnz	x0, #63, 409c84 <ferror@plt+0x7814>
  409b38:	adrp	x28, 421000 <ferror@plt+0x1eb90>
  409b3c:	ldr	x28, [x28, #4000]
  409b40:	mov	w1, #0x23                  	// #35
  409b44:	ldr	w8, [x28]
  409b48:	add	w8, w8, #0x1
  409b4c:	str	w8, [x28]
  409b50:	ldr	x23, [x22]
  409b54:	mov	x0, x23
  409b58:	bl	402280 <strchr@plt>
  409b5c:	cbz	x0, 409b68 <ferror@plt+0x76f8>
  409b60:	strb	wzr, [x0]
  409b64:	ldr	x23, [x22]
  409b68:	adrp	x1, 410000 <ferror@plt+0xdb90>
  409b6c:	add	x1, x1, #0x6ff
  409b70:	mov	x0, x23
  409b74:	bl	402380 <strstr@plt>
  409b78:	cbz	x0, 409c84 <ferror@plt+0x7814>
  409b7c:	adrp	x23, 410000 <ferror@plt+0xdb90>
  409b80:	mov	x25, x0
  409b84:	add	x23, x23, #0x6ff
  409b88:	add	x0, sp, #0x8
  409b8c:	mov	x1, sp
  409b90:	mov	x2, x21
  409b94:	stp	xzr, xzr, [sp]
  409b98:	bl	402200 <getline@plt>
  409b9c:	mov	x24, x0
  409ba0:	tbnz	x0, #63, 409c34 <ferror@plt+0x77c4>
  409ba4:	ldr	w8, [x28]
  409ba8:	mov	w1, #0x23                  	// #35
  409bac:	add	w8, w8, #0x1
  409bb0:	str	w8, [x28]
  409bb4:	strb	wzr, [x25]
  409bb8:	ldr	x25, [sp, #8]
  409bbc:	mov	x0, x25
  409bc0:	bl	402280 <strchr@plt>
  409bc4:	cbz	x0, 409bd0 <ferror@plt+0x7760>
  409bc8:	strb	wzr, [x0]
  409bcc:	ldr	x25, [sp, #8]
  409bd0:	ldr	x26, [x22]
  409bd4:	mov	x0, x26
  409bd8:	bl	401e90 <strlen@plt>
  409bdc:	mov	x27, x0
  409be0:	mov	x0, x25
  409be4:	bl	401e90 <strlen@plt>
  409be8:	add	x8, x27, x0
  409bec:	add	x1, x8, #0x1
  409bf0:	mov	x0, x26
  409bf4:	str	x1, [x19]
  409bf8:	bl	4020f0 <realloc@plt>
  409bfc:	str	x0, [x22]
  409c00:	cbz	x0, 409c5c <ferror@plt+0x77ec>
  409c04:	ldr	x1, [sp, #8]
  409c08:	add	x8, x20, x24
  409c0c:	sub	x20, x8, #0x2
  409c10:	bl	402070 <strcat@plt>
  409c14:	ldr	x0, [sp, #8]
  409c18:	bl	402230 <free@plt>
  409c1c:	ldr	x0, [x22]
  409c20:	mov	x1, x23
  409c24:	bl	402380 <strstr@plt>
  409c28:	mov	x25, x0
  409c2c:	cbnz	x0, 409b88 <ferror@plt+0x7718>
  409c30:	b	409c84 <ferror@plt+0x7814>
  409c34:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  409c38:	ldr	x8, [x8, #3992]
  409c3c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  409c40:	add	x0, x0, #0x702
  409c44:	mov	w1, #0x1a                  	// #26
  409c48:	ldr	x3, [x8]
  409c4c:	mov	w2, #0x1                   	// #1
  409c50:	bl	4022a0 <fwrite@plt>
  409c54:	mov	x20, x24
  409c58:	b	409c84 <ferror@plt+0x7814>
  409c5c:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  409c60:	ldr	x8, [x8, #3992]
  409c64:	adrp	x0, 410000 <ferror@plt+0xdb90>
  409c68:	add	x0, x0, #0x71d
  409c6c:	mov	w1, #0xe                   	// #14
  409c70:	ldr	x3, [x8]
  409c74:	mov	w2, #0x1                   	// #1
  409c78:	bl	4022a0 <fwrite@plt>
  409c7c:	str	xzr, [x19]
  409c80:	mov	x20, #0xffffffffffffffff    	// #-1
  409c84:	mov	x0, x20
  409c88:	ldp	x20, x19, [sp, #96]
  409c8c:	ldp	x22, x21, [sp, #80]
  409c90:	ldp	x24, x23, [sp, #64]
  409c94:	ldp	x26, x25, [sp, #48]
  409c98:	ldp	x28, x27, [sp, #32]
  409c9c:	ldp	x29, x30, [sp, #16]
  409ca0:	add	sp, sp, #0x70
  409ca4:	ret
  409ca8:	stp	x29, x30, [sp, #-64]!
  409cac:	stp	x24, x23, [sp, #16]
  409cb0:	stp	x22, x21, [sp, #32]
  409cb4:	stp	x20, x19, [sp, #48]
  409cb8:	ldrb	w8, [x0]
  409cbc:	mov	x19, x1
  409cc0:	mov	x29, sp
  409cc4:	cbz	w8, 409d5c <ferror@plt+0x78ec>
  409cc8:	adrp	x21, 410000 <ferror@plt+0xdb90>
  409ccc:	mov	x22, x0
  409cd0:	mov	w20, wzr
  409cd4:	sub	w23, w2, #0x1
  409cd8:	add	x21, x21, #0x389
  409cdc:	mov	x0, x22
  409ce0:	mov	x1, x21
  409ce4:	bl	402270 <strspn@plt>
  409ce8:	add	x22, x22, x0
  409cec:	ldrb	w1, [x22]
  409cf0:	cbz	w1, 409d60 <ferror@plt+0x78f0>
  409cf4:	cmp	w20, w23
  409cf8:	b.ge	409d7c <ferror@plt+0x790c>  // b.tcont
  409cfc:	cmp	w1, #0x27
  409d00:	b.eq	409d0c <ferror@plt+0x789c>  // b.none
  409d04:	cmp	w1, #0x22
  409d08:	b.ne	409d24 <ferror@plt+0x78b4>  // b.any
  409d0c:	add	x0, x22, #0x1
  409d10:	str	x0, [x19, w20, sxtw #3]
  409d14:	bl	402280 <strchr@plt>
  409d18:	cbz	x0, 409d94 <ferror@plt+0x7924>
  409d1c:	add	w20, w20, #0x1
  409d20:	b	409d48 <ferror@plt+0x78d8>
  409d24:	mov	x0, x22
  409d28:	mov	x1, x21
  409d2c:	add	w24, w20, #0x1
  409d30:	str	x22, [x19, w20, sxtw #3]
  409d34:	bl	4023b0 <strcspn@plt>
  409d38:	add	x0, x22, x0
  409d3c:	ldrb	w8, [x0]
  409d40:	mov	w20, w24
  409d44:	cbz	w8, 409d60 <ferror@plt+0x78f0>
  409d48:	mov	x22, x0
  409d4c:	ldrb	w8, [x22, #1]!
  409d50:	strb	wzr, [x0]
  409d54:	cbnz	w8, 409cdc <ferror@plt+0x786c>
  409d58:	b	409d60 <ferror@plt+0x78f0>
  409d5c:	mov	w20, wzr
  409d60:	str	xzr, [x19, w20, sxtw #3]
  409d64:	mov	w0, w20
  409d68:	ldp	x20, x19, [sp, #48]
  409d6c:	ldp	x22, x21, [sp, #32]
  409d70:	ldp	x24, x23, [sp, #16]
  409d74:	ldp	x29, x30, [sp], #64
  409d78:	ret
  409d7c:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  409d80:	ldr	x8, [x8, #3992]
  409d84:	adrp	x0, 410000 <ferror@plt+0xdb90>
  409d88:	add	x0, x0, #0x72c
  409d8c:	mov	w1, #0x1e                  	// #30
  409d90:	b	409da8 <ferror@plt+0x7938>
  409d94:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  409d98:	ldr	x8, [x8, #3992]
  409d9c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  409da0:	add	x0, x0, #0x74b
  409da4:	mov	w1, #0x1b                  	// #27
  409da8:	ldr	x3, [x8]
  409dac:	mov	w2, #0x1                   	// #1
  409db0:	bl	4022a0 <fwrite@plt>
  409db4:	mov	w0, #0x1                   	// #1
  409db8:	bl	401eb0 <exit@plt>
  409dbc:	stp	x29, x30, [sp, #-48]!
  409dc0:	str	x21, [sp, #16]
  409dc4:	stp	x20, x19, [sp, #32]
  409dc8:	ldp	w8, w19, [x1, #16]
  409dcc:	mov	x29, sp
  409dd0:	mov	x20, x0
  409dd4:	add	x0, x29, #0x18
  409dd8:	str	x8, [x29, #24]
  409ddc:	bl	401ff0 <localtime@plt>
  409de0:	bl	402340 <asctime@plt>
  409de4:	mov	x21, x0
  409de8:	bl	401e90 <strlen@plt>
  409dec:	adrp	x1, 410000 <ferror@plt+0xdb90>
  409df0:	add	x8, x0, x21
  409df4:	add	x1, x1, #0x767
  409df8:	mov	x0, x20
  409dfc:	mov	x2, x21
  409e00:	mov	x3, x19
  409e04:	sturb	wzr, [x8, #-1]
  409e08:	bl	402440 <fprintf@plt>
  409e0c:	ldp	x20, x19, [sp, #32]
  409e10:	ldr	x21, [sp, #16]
  409e14:	ldp	x29, x30, [sp], #48
  409e18:	ret
  409e1c:	stp	x29, x30, [sp, #-32]!
  409e20:	str	x19, [sp, #16]
  409e24:	mov	x19, x1
  409e28:	adrp	x1, 410000 <ferror@plt+0xdb90>
  409e2c:	mov	w2, w0
  409e30:	add	x1, x1, #0x77d
  409e34:	mov	x0, x19
  409e38:	mov	x29, sp
  409e3c:	bl	401f50 <sprintf@plt>
  409e40:	mov	x0, x19
  409e44:	ldr	x19, [sp, #16]
  409e48:	ldp	x29, x30, [sp], #32
  409e4c:	ret
  409e50:	stp	x29, x30, [sp, #-48]!
  409e54:	stp	x20, x19, [sp, #32]
  409e58:	mov	x20, x0
  409e5c:	mov	x0, x1
  409e60:	str	x21, [sp, #16]
  409e64:	mov	x29, sp
  409e68:	mov	x19, x1
  409e6c:	bl	401e90 <strlen@plt>
  409e70:	cmp	x0, #0x17
  409e74:	b.ne	409ef4 <ferror@plt+0x7a84>  // b.any
  409e78:	mov	w8, #0x2                   	// #2
  409e7c:	ldrb	w9, [x19, x8]
  409e80:	cmp	w9, #0x3a
  409e84:	b.ne	409ef4 <ferror@plt+0x7a84>  // b.any
  409e88:	add	x8, x8, #0x3
  409e8c:	cmp	x8, #0x17
  409e90:	b.ne	409e7c <ferror@plt+0x7a0c>  // b.any
  409e94:	mov	w21, #0x38                  	// #56
  409e98:	str	xzr, [x20]
  409e9c:	add	x1, x29, #0x18
  409ea0:	mov	w2, #0x10                  	// #16
  409ea4:	mov	x0, x19
  409ea8:	bl	401e80 <strtoul@plt>
  409eac:	mov	x8, x0
  409eb0:	cmp	x0, #0xff
  409eb4:	mov	w0, #0xffffffff            	// #-1
  409eb8:	b.hi	409ef8 <ferror@plt+0x7a88>  // b.pmore
  409ebc:	ldr	x9, [x29, #24]
  409ec0:	add	x10, x19, #0x2
  409ec4:	cmp	x10, x9
  409ec8:	b.ne	409ef8 <ferror@plt+0x7a88>  // b.any
  409ecc:	ldr	x9, [x20]
  409ed0:	lsl	x8, x8, x21
  409ed4:	sub	x21, x21, #0x8
  409ed8:	cmn	x21, #0x8
  409edc:	orr	x8, x9, x8
  409ee0:	add	x19, x19, #0x3
  409ee4:	str	x8, [x20]
  409ee8:	b.ne	409e9c <ferror@plt+0x7a2c>  // b.any
  409eec:	mov	w0, wzr
  409ef0:	b	409ef8 <ferror@plt+0x7a88>
  409ef4:	mov	w0, #0xffffffff            	// #-1
  409ef8:	ldp	x20, x19, [sp, #32]
  409efc:	ldr	x21, [sp, #16]
  409f00:	ldp	x29, x30, [sp], #48
  409f04:	ret
  409f08:	cmp	w0, #0x5
  409f0c:	mov	w0, w1
  409f10:	b.ne	409f28 <ferror@plt+0x7ab8>  // b.any
  409f14:	cmp	w0, #0x80
  409f18:	b.eq	409f2c <ferror@plt+0x7abc>  // b.none
  409f1c:	cmp	w0, #0x81
  409f20:	b.ne	409f28 <ferror@plt+0x7ab8>  // b.any
  409f24:	mov	w0, #0xa                   	// #10
  409f28:	ret
  409f2c:	mov	w0, #0x2                   	// #2
  409f30:	ret
  409f34:	stp	x29, x30, [sp, #-64]!
  409f38:	stp	x28, x23, [sp, #16]
  409f3c:	stp	x22, x21, [sp, #32]
  409f40:	stp	x20, x19, [sp, #48]
  409f44:	mov	x29, sp
  409f48:	sub	sp, sp, #0x9b0
  409f4c:	ldr	x23, [x1, #184]
  409f50:	mov	x19, x0
  409f54:	cbz	x23, 409f64 <ferror@plt+0x7af4>
  409f58:	mov	w20, #0xc0                  	// #192
  409f5c:	mov	x21, x19
  409f60:	b	409f74 <ferror@plt+0x7b04>
  409f64:	ldr	x23, [x1, #56]
  409f68:	cbz	x23, 409fe4 <ferror@plt+0x7b74>
  409f6c:	sub	x21, x29, #0x60
  409f70:	mov	w20, #0x60                  	// #96
  409f74:	ldrh	w8, [x23]
  409f78:	sub	x22, x8, #0x4
  409f7c:	subs	w8, w20, w22
  409f80:	b.le	409f98 <ferror@plt+0x7b28>
  409f84:	add	x0, x21, x22
  409f88:	sxtw	x2, w8
  409f8c:	mov	w1, wzr
  409f90:	bl	402090 <memset@plt>
  409f94:	b	409f9c <ferror@plt+0x7b2c>
  409f98:	mov	x22, x20
  409f9c:	add	x1, x23, #0x4
  409fa0:	mov	x0, x21
  409fa4:	mov	x2, x22
  409fa8:	bl	401e50 <memcpy@plt>
  409fac:	cmp	x21, x19
  409fb0:	b.eq	409fc8 <ferror@plt+0x7b58>  // b.none
  409fb4:	add	x8, x21, #0x60
  409fb8:	ldr	w9, [x21], #4
  409fbc:	cmp	x21, x8
  409fc0:	str	x9, [x19], #8
  409fc4:	b.cc	409fb8 <ferror@plt+0x7b48>  // b.lo, b.ul, b.last
  409fc8:	mov	w0, w20
  409fcc:	add	sp, sp, #0x9b0
  409fd0:	ldp	x20, x19, [sp, #48]
  409fd4:	ldp	x22, x21, [sp, #32]
  409fd8:	ldp	x28, x23, [sp, #16]
  409fdc:	ldp	x29, x30, [sp], #64
  409fe0:	ret
  409fe4:	ldr	x2, [x1, #96]
  409fe8:	cbz	x2, 40a060 <ferror@plt+0x7bf0>
  409fec:	ldrh	w8, [x2], #4
  409ff0:	add	x0, sp, #0x8
  409ff4:	mov	w1, #0x128                 	// #296
  409ff8:	sub	w3, w8, #0x4
  409ffc:	bl	40e9f8 <ferror@plt+0xc588>
  40a000:	ldr	x20, [sp, #32]
  40a004:	cbz	x20, 40a058 <ferror@plt+0x7be8>
  40a008:	mov	w2, #0xc0                  	// #192
  40a00c:	mov	x0, x19
  40a010:	mov	w1, wzr
  40a014:	bl	402090 <memset@plt>
  40a018:	ldur	x8, [x20, #12]
  40a01c:	str	x8, [x19]
  40a020:	ldur	x8, [x20, #20]
  40a024:	str	x8, [x19, #16]
  40a028:	ldur	x8, [x20, #44]
  40a02c:	str	x8, [x19, #8]
  40a030:	ldur	x8, [x20, #52]
  40a034:	str	x8, [x19, #24]
  40a038:	ldur	x8, [x20, #108]
  40a03c:	str	x8, [x19, #32]
  40a040:	ldur	x8, [x20, #116]
  40a044:	str	x8, [x19, #40]
  40a048:	ldur	x8, [x20, #188]
  40a04c:	str	x8, [x19, #64]
  40a050:	ldur	x8, [x20, #252]
  40a054:	str	x8, [x19, #104]
  40a058:	mov	w20, #0xc0                  	// #192
  40a05c:	b	409fc8 <ferror@plt+0x7b58>
  40a060:	mov	w20, #0xffffffff            	// #-1
  40a064:	b	409fc8 <ferror@plt+0x7b58>
  40a068:	stp	x29, x30, [sp, #-48]!
  40a06c:	stp	x20, x19, [sp, #32]
  40a070:	mov	x19, x0
  40a074:	mov	x0, x1
  40a078:	stp	x22, x21, [sp, #16]
  40a07c:	mov	x29, sp
  40a080:	mov	x22, x2
  40a084:	mov	x21, x1
  40a088:	bl	401e90 <strlen@plt>
  40a08c:	mov	x20, x0
  40a090:	cbz	x22, 40a0b4 <ferror@plt+0x7c44>
  40a094:	sub	x8, x22, #0x1
  40a098:	cmp	x20, x8
  40a09c:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  40a0a0:	mov	x0, x19
  40a0a4:	mov	x1, x21
  40a0a8:	mov	x2, x22
  40a0ac:	bl	401e50 <memcpy@plt>
  40a0b0:	strb	wzr, [x19, x22]
  40a0b4:	mov	x0, x20
  40a0b8:	ldp	x20, x19, [sp, #32]
  40a0bc:	ldp	x22, x21, [sp, #16]
  40a0c0:	ldp	x29, x30, [sp], #48
  40a0c4:	ret
  40a0c8:	stp	x29, x30, [sp, #-64]!
  40a0cc:	str	x23, [sp, #16]
  40a0d0:	stp	x22, x21, [sp, #32]
  40a0d4:	stp	x20, x19, [sp, #48]
  40a0d8:	mov	x29, sp
  40a0dc:	mov	x21, x2
  40a0e0:	mov	x20, x1
  40a0e4:	mov	x22, x0
  40a0e8:	bl	401e90 <strlen@plt>
  40a0ec:	mov	x19, x0
  40a0f0:	cmp	x0, x21
  40a0f4:	b.cs	40a134 <ferror@plt+0x7cc4>  // b.hs, b.nlast
  40a0f8:	mov	x0, x20
  40a0fc:	sub	x23, x21, x19
  40a100:	bl	401e90 <strlen@plt>
  40a104:	mov	x21, x0
  40a108:	cbz	x23, 40a140 <ferror@plt+0x7cd0>
  40a10c:	sub	x8, x23, #0x1
  40a110:	cmp	x21, x8
  40a114:	add	x22, x22, x19
  40a118:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  40a11c:	mov	x0, x22
  40a120:	mov	x1, x20
  40a124:	mov	x2, x23
  40a128:	bl	401e50 <memcpy@plt>
  40a12c:	strb	wzr, [x22, x23]
  40a130:	b	40a140 <ferror@plt+0x7cd0>
  40a134:	mov	x0, x20
  40a138:	bl	401e90 <strlen@plt>
  40a13c:	mov	x21, x0
  40a140:	add	x0, x21, x19
  40a144:	ldp	x20, x19, [sp, #48]
  40a148:	ldp	x22, x21, [sp, #32]
  40a14c:	ldr	x23, [sp, #16]
  40a150:	ldp	x29, x30, [sp], #64
  40a154:	ret
  40a158:	stp	x29, x30, [sp, #-32]!
  40a15c:	str	x19, [sp, #16]
  40a160:	mov	x29, sp
  40a164:	bl	401f60 <getuid@plt>
  40a168:	cbz	w0, 40a1bc <ferror@plt+0x7d4c>
  40a16c:	bl	401f10 <geteuid@plt>
  40a170:	cbz	w0, 40a1bc <ferror@plt+0x7d4c>
  40a174:	bl	4021e0 <cap_get_proc@plt>
  40a178:	cbz	x0, 40a1c8 <ferror@plt+0x7d58>
  40a17c:	add	x3, x29, #0x1c
  40a180:	mov	w1, #0xc                   	// #12
  40a184:	mov	w2, #0x2                   	// #2
  40a188:	mov	x19, x0
  40a18c:	bl	4020c0 <cap_get_flag@plt>
  40a190:	cbnz	w0, 40a1c8 <ferror@plt+0x7d58>
  40a194:	ldr	w8, [x29, #28]
  40a198:	cbnz	w8, 40a1b4 <ferror@plt+0x7d44>
  40a19c:	mov	x0, x19
  40a1a0:	bl	402300 <cap_clear@plt>
  40a1a4:	cbnz	w0, 40a1c8 <ferror@plt+0x7d58>
  40a1a8:	mov	x0, x19
  40a1ac:	bl	402100 <cap_set_proc@plt>
  40a1b0:	cbnz	w0, 40a1c8 <ferror@plt+0x7d58>
  40a1b4:	mov	x0, x19
  40a1b8:	bl	402350 <cap_free@plt>
  40a1bc:	ldr	x19, [sp, #16]
  40a1c0:	ldp	x29, x30, [sp], #32
  40a1c4:	ret
  40a1c8:	mov	w0, #0x1                   	// #1
  40a1cc:	bl	401eb0 <exit@plt>
  40a1d0:	sub	sp, sp, #0x40
  40a1d4:	str	x21, [sp, #40]
  40a1d8:	mov	x21, x1
  40a1dc:	stp	x20, x19, [sp, #48]
  40a1e0:	mov	x19, x0
  40a1e4:	add	x1, sp, #0x8
  40a1e8:	mov	x0, x21
  40a1ec:	str	d8, [sp, #16]
  40a1f0:	stp	x29, x30, [sp, #24]
  40a1f4:	add	x29, sp, #0x10
  40a1f8:	bl	401f00 <strtod@plt>
  40a1fc:	ldr	x20, [sp, #8]
  40a200:	cmp	x20, x21
  40a204:	b.eq	40a2c8 <ferror@plt+0x7e58>  // b.none
  40a208:	ldrb	w8, [x20]
  40a20c:	mov	v8.16b, v0.16b
  40a210:	cbz	w8, 40a2dc <ferror@plt+0x7e6c>
  40a214:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a218:	add	x1, x1, #0x43a
  40a21c:	mov	x0, x20
  40a220:	bl	4020e0 <strcasecmp@plt>
  40a224:	cbz	w0, 40a2d0 <ferror@plt+0x7e60>
  40a228:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a22c:	add	x1, x1, #0x451
  40a230:	mov	x0, x20
  40a234:	bl	4020e0 <strcasecmp@plt>
  40a238:	cbz	w0, 40a2d0 <ferror@plt+0x7e60>
  40a23c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a240:	add	x1, x1, #0x456
  40a244:	mov	x0, x20
  40a248:	bl	4020e0 <strcasecmp@plt>
  40a24c:	cbz	w0, 40a2d0 <ferror@plt+0x7e60>
  40a250:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a254:	add	x1, x1, #0x7b6
  40a258:	mov	x0, x20
  40a25c:	bl	4020e0 <strcasecmp@plt>
  40a260:	cbz	w0, 40a300 <ferror@plt+0x7e90>
  40a264:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a268:	add	x1, x1, #0x450
  40a26c:	mov	x0, x20
  40a270:	bl	4020e0 <strcasecmp@plt>
  40a274:	cbz	w0, 40a300 <ferror@plt+0x7e90>
  40a278:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a27c:	add	x1, x1, #0x455
  40a280:	mov	x0, x20
  40a284:	bl	4020e0 <strcasecmp@plt>
  40a288:	cbz	w0, 40a300 <ferror@plt+0x7e90>
  40a28c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a290:	add	x1, x1, #0x7cf
  40a294:	mov	x0, x20
  40a298:	bl	4020e0 <strcasecmp@plt>
  40a29c:	cbz	w0, 40a2dc <ferror@plt+0x7e6c>
  40a2a0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a2a4:	add	x1, x1, #0x780
  40a2a8:	mov	x0, x20
  40a2ac:	bl	4020e0 <strcasecmp@plt>
  40a2b0:	cbz	w0, 40a2dc <ferror@plt+0x7e6c>
  40a2b4:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a2b8:	add	x1, x1, #0x785
  40a2bc:	mov	x0, x20
  40a2c0:	bl	4020e0 <strcasecmp@plt>
  40a2c4:	cbz	w0, 40a2dc <ferror@plt+0x7e6c>
  40a2c8:	mov	w0, #0xffffffff            	// #-1
  40a2cc:	b	40a2e8 <ferror@plt+0x7e78>
  40a2d0:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40a2d4:	ldr	d0, [x8, #872]
  40a2d8:	fmul	d8, d8, d0
  40a2dc:	mov	w0, wzr
  40a2e0:	fcvtzu	w8, d8
  40a2e4:	str	w8, [x19]
  40a2e8:	ldp	x20, x19, [sp, #48]
  40a2ec:	ldr	x21, [sp, #40]
  40a2f0:	ldp	x29, x30, [sp, #24]
  40a2f4:	ldr	d8, [sp, #16]
  40a2f8:	add	sp, sp, #0x40
  40a2fc:	ret
  40a300:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40a304:	ldr	d0, [x8, #864]
  40a308:	b	40a2d8 <ferror@plt+0x7e68>
  40a30c:	stp	x29, x30, [sp, #-32]!
  40a310:	mov	w8, #0x4240                	// #16960
  40a314:	movk	w8, #0xf, lsl #16
  40a318:	str	x19, [sp, #16]
  40a31c:	mov	x19, x1
  40a320:	cmp	w0, w8
  40a324:	ucvtf	d0, w0
  40a328:	mov	x29, sp
  40a32c:	b.cc	40a344 <ferror@plt+0x7ed4>  // b.lo, b.ul, b.last
  40a330:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40a334:	ldr	d1, [x8, #872]
  40a338:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40a33c:	add	x2, x2, #0x7ac
  40a340:	b	40a360 <ferror@plt+0x7ef0>
  40a344:	mov	w3, w0
  40a348:	cmp	w0, #0x3e8
  40a34c:	b.cc	40a374 <ferror@plt+0x7f04>  // b.lo, b.ul, b.last
  40a350:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40a354:	ldr	d1, [x8, #864]
  40a358:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40a35c:	add	x2, x2, #0x7b2
  40a360:	fdiv	d0, d0, d1
  40a364:	mov	w1, #0x3f                  	// #63
  40a368:	mov	x0, x19
  40a36c:	bl	401fc0 <snprintf@plt>
  40a370:	b	40a388 <ferror@plt+0x7f18>
  40a374:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40a378:	add	x2, x2, #0x7b9
  40a37c:	mov	w1, #0x3f                  	// #63
  40a380:	mov	x0, x19
  40a384:	bl	401fc0 <snprintf@plt>
  40a388:	mov	x0, x19
  40a38c:	ldr	x19, [sp, #16]
  40a390:	ldp	x29, x30, [sp], #32
  40a394:	ret
  40a398:	sub	sp, sp, #0x40
  40a39c:	str	x21, [sp, #40]
  40a3a0:	mov	x21, x1
  40a3a4:	stp	x20, x19, [sp, #48]
  40a3a8:	mov	x19, x0
  40a3ac:	add	x1, sp, #0x8
  40a3b0:	mov	x0, x21
  40a3b4:	str	d8, [sp, #16]
  40a3b8:	stp	x29, x30, [sp, #24]
  40a3bc:	add	x29, sp, #0x10
  40a3c0:	bl	401f00 <strtod@plt>
  40a3c4:	ldr	x20, [sp, #8]
  40a3c8:	cmp	x20, x21
  40a3cc:	b.eq	40a4cc <ferror@plt+0x805c>  // b.none
  40a3d0:	ldrb	w8, [x20]
  40a3d4:	mov	v8.16b, v0.16b
  40a3d8:	cbz	w8, 40a4e0 <ferror@plt+0x8070>
  40a3dc:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a3e0:	add	x1, x1, #0x43a
  40a3e4:	mov	x0, x20
  40a3e8:	bl	4020e0 <strcasecmp@plt>
  40a3ec:	cbz	w0, 40a4d4 <ferror@plt+0x8064>
  40a3f0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a3f4:	add	x1, x1, #0x451
  40a3f8:	mov	x0, x20
  40a3fc:	bl	4020e0 <strcasecmp@plt>
  40a400:	cbz	w0, 40a4d4 <ferror@plt+0x8064>
  40a404:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a408:	add	x1, x1, #0x456
  40a40c:	mov	x0, x20
  40a410:	bl	4020e0 <strcasecmp@plt>
  40a414:	cbz	w0, 40a4d4 <ferror@plt+0x8064>
  40a418:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a41c:	add	x1, x1, #0x7b6
  40a420:	mov	x0, x20
  40a424:	bl	4020e0 <strcasecmp@plt>
  40a428:	cbz	w0, 40a504 <ferror@plt+0x8094>
  40a42c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a430:	add	x1, x1, #0x450
  40a434:	mov	x0, x20
  40a438:	bl	4020e0 <strcasecmp@plt>
  40a43c:	cbz	w0, 40a504 <ferror@plt+0x8094>
  40a440:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a444:	add	x1, x1, #0x455
  40a448:	mov	x0, x20
  40a44c:	bl	4020e0 <strcasecmp@plt>
  40a450:	cbz	w0, 40a504 <ferror@plt+0x8094>
  40a454:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a458:	add	x1, x1, #0x7cf
  40a45c:	mov	x0, x20
  40a460:	bl	4020e0 <strcasecmp@plt>
  40a464:	cbz	w0, 40a510 <ferror@plt+0x80a0>
  40a468:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a46c:	add	x1, x1, #0x780
  40a470:	mov	x0, x20
  40a474:	bl	4020e0 <strcasecmp@plt>
  40a478:	cbz	w0, 40a510 <ferror@plt+0x80a0>
  40a47c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a480:	add	x1, x1, #0x785
  40a484:	mov	x0, x20
  40a488:	bl	4020e0 <strcasecmp@plt>
  40a48c:	cbz	w0, 40a510 <ferror@plt+0x80a0>
  40a490:	adrp	x1, 40e000 <ferror@plt+0xbb90>
  40a494:	add	x1, x1, #0xe86
  40a498:	mov	x0, x20
  40a49c:	bl	4020e0 <strcasecmp@plt>
  40a4a0:	cbz	w0, 40a4e0 <ferror@plt+0x8070>
  40a4a4:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a4a8:	add	x1, x1, #0x78b
  40a4ac:	mov	x0, x20
  40a4b0:	bl	4020e0 <strcasecmp@plt>
  40a4b4:	cbz	w0, 40a4e0 <ferror@plt+0x8070>
  40a4b8:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40a4bc:	add	x1, x1, #0x790
  40a4c0:	mov	x0, x20
  40a4c4:	bl	4020e0 <strcasecmp@plt>
  40a4c8:	cbz	w0, 40a4e0 <ferror@plt+0x8070>
  40a4cc:	mov	w0, #0xffffffff            	// #-1
  40a4d0:	b	40a4ec <ferror@plt+0x807c>
  40a4d4:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40a4d8:	ldr	d0, [x8, #880]
  40a4dc:	fmul	d8, d8, d0
  40a4e0:	mov	w0, wzr
  40a4e4:	fcvtzs	x8, d8
  40a4e8:	str	x8, [x19]
  40a4ec:	ldp	x20, x19, [sp, #48]
  40a4f0:	ldr	x21, [sp, #40]
  40a4f4:	ldp	x29, x30, [sp, #24]
  40a4f8:	ldr	d8, [sp, #16]
  40a4fc:	add	sp, sp, #0x40
  40a500:	ret
  40a504:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40a508:	ldr	d0, [x8, #872]
  40a50c:	b	40a4dc <ferror@plt+0x806c>
  40a510:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40a514:	ldr	d0, [x8, #864]
  40a518:	b	40a4dc <ferror@plt+0x806c>
  40a51c:	stp	x29, x30, [sp, #-32]!
  40a520:	mov	w8, #0xca00                	// #51712
  40a524:	movk	w8, #0x3b9a, lsl #16
  40a528:	str	x19, [sp, #16]
  40a52c:	mov	x19, x1
  40a530:	cmp	x0, x8
  40a534:	scvtf	d0, x0
  40a538:	mov	x29, sp
  40a53c:	b.lt	40a554 <ferror@plt+0x80e4>  // b.tstop
  40a540:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40a544:	ldr	d1, [x8, #880]
  40a548:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40a54c:	add	x2, x2, #0x7be
  40a550:	b	40a594 <ferror@plt+0x8124>
  40a554:	mov	w8, #0x4240                	// #16960
  40a558:	movk	w8, #0xf, lsl #16
  40a55c:	mov	x3, x0
  40a560:	cmp	x0, x8
  40a564:	b.lt	40a57c <ferror@plt+0x810c>  // b.tstop
  40a568:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40a56c:	ldr	d1, [x8, #872]
  40a570:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40a574:	add	x2, x2, #0x7c4
  40a578:	b	40a594 <ferror@plt+0x8124>
  40a57c:	cmp	x3, #0x3e8
  40a580:	b.lt	40a5b4 <ferror@plt+0x8144>  // b.tstop
  40a584:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40a588:	ldr	d1, [x8, #864]
  40a58c:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40a590:	add	x2, x2, #0x7cb
  40a594:	fdiv	d0, d0, d1
  40a598:	mov	w1, #0x3f                  	// #63
  40a59c:	mov	x0, x19
  40a5a0:	bl	401fc0 <snprintf@plt>
  40a5a4:	mov	x0, x19
  40a5a8:	ldr	x19, [sp, #16]
  40a5ac:	ldp	x29, x30, [sp], #32
  40a5b0:	ret
  40a5b4:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40a5b8:	add	x2, x2, #0x7d2
  40a5bc:	mov	w1, #0x3f                  	// #63
  40a5c0:	mov	x0, x19
  40a5c4:	bl	401fc0 <snprintf@plt>
  40a5c8:	b	40a5a4 <ferror@plt+0x8134>
  40a5cc:	ldrb	w8, [x0]
  40a5d0:	cbz	w8, 40a5f0 <ferror@plt+0x8180>
  40a5d4:	add	x9, x0, #0x1
  40a5d8:	mov	w0, #0x1505                	// #5381
  40a5dc:	add	w10, w0, w0, lsl #5
  40a5e0:	add	w0, w10, w8, uxtb
  40a5e4:	ldrb	w8, [x9], #1
  40a5e8:	cbnz	w8, 40a5dc <ferror@plt+0x816c>
  40a5ec:	ret
  40a5f0:	mov	w0, #0x1505                	// #5381
  40a5f4:	ret
  40a5f8:	stp	x29, x30, [sp, #-96]!
  40a5fc:	str	x28, [sp, #16]
  40a600:	stp	x26, x25, [sp, #32]
  40a604:	stp	x24, x23, [sp, #48]
  40a608:	stp	x22, x21, [sp, #64]
  40a60c:	stp	x20, x19, [sp, #80]
  40a610:	mov	x29, sp
  40a614:	sub	sp, sp, #0x1b0
  40a618:	ldrh	w8, [x0, #4]
  40a61c:	and	w9, w8, #0xfffe
  40a620:	cmp	w9, #0x10
  40a624:	b.ne	40a868 <ferror@plt+0x83f8>  // b.any
  40a628:	ldr	w9, [x0]
  40a62c:	mov	x21, x0
  40a630:	subs	w3, w9, #0x20
  40a634:	b.cs	40a640 <ferror@plt+0x81d0>  // b.hs, b.nlast
  40a638:	mov	w8, #0xffffffff            	// #-1
  40a63c:	b	40a86c <ferror@plt+0x83fc>
  40a640:	ldr	w9, [x21, #20]
  40a644:	adrp	x11, 422000 <ferror@plt+0x1fb90>
  40a648:	add	x11, x11, #0xe48
  40a64c:	and	x10, x9, #0x3ff
  40a650:	ldr	x19, [x11, x10, lsl #3]
  40a654:	cbz	x19, 40a66c <ferror@plt+0x81fc>
  40a658:	ldr	w10, [x19, #36]
  40a65c:	cmp	w10, w9
  40a660:	b.eq	40a66c <ferror@plt+0x81fc>  // b.none
  40a664:	ldr	x19, [x19]
  40a668:	cbnz	x19, 40a658 <ferror@plt+0x81e8>
  40a66c:	cmp	w8, #0x11
  40a670:	b.ne	40a6b0 <ferror@plt+0x8240>  // b.any
  40a674:	cbz	x19, 40a868 <ferror@plt+0x83f8>
  40a678:	ldr	x20, [x19, #48]
  40a67c:	sub	x0, x20, #0x30
  40a680:	cmp	x19, x0
  40a684:	b.eq	40a730 <ferror@plt+0x82c0>  // b.none
  40a688:	ldp	x8, x9, [x0, #16]
  40a68c:	ldr	x20, [x20]
  40a690:	str	x8, [x9]
  40a694:	cbz	x8, 40a69c <ferror@plt+0x822c>
  40a698:	str	x9, [x8, #8]
  40a69c:	ldp	x9, x8, [x0, #48]
  40a6a0:	str	x8, [x9, #8]
  40a6a4:	str	x9, [x8]
  40a6a8:	bl	402230 <free@plt>
  40a6ac:	b	40a67c <ferror@plt+0x820c>
  40a6b0:	add	x2, x21, #0x20
  40a6b4:	mov	x0, sp
  40a6b8:	mov	w1, #0x35                  	// #53
  40a6bc:	mov	w4, #0x8000                	// #32768
  40a6c0:	add	x20, x21, #0x10
  40a6c4:	bl	40ea14 <ferror@plt+0xc5a4>
  40a6c8:	ldr	x22, [sp, #24]
  40a6cc:	cbz	x19, 40a75c <ferror@plt+0x82ec>
  40a6d0:	cbz	x22, 40a7a4 <ferror@plt+0x8334>
  40a6d4:	ldr	w8, [x21, #24]
  40a6d8:	add	x21, x22, #0x4
  40a6dc:	add	x0, x19, #0x40
  40a6e0:	mov	x1, x21
  40a6e4:	str	w8, [x19, #32]
  40a6e8:	bl	4021b0 <strcmp@plt>
  40a6ec:	cbz	w0, 40a7a4 <ferror@plt+0x8334>
  40a6f0:	mov	x8, x19
  40a6f4:	ldr	x9, [x8, #16]!
  40a6f8:	ldr	x10, [x8, #8]
  40a6fc:	str	x9, [x10]
  40a700:	cbz	x9, 40a708 <ferror@plt+0x8298>
  40a704:	str	x10, [x9, #8]
  40a708:	ldrb	w9, [x21]
  40a70c:	cbz	w9, 40a77c <ferror@plt+0x830c>
  40a710:	add	x10, x22, #0x5
  40a714:	mov	w11, #0x1505                	// #5381
  40a718:	add	w11, w11, w11, lsl #5
  40a71c:	add	w11, w11, w9, uxtb
  40a720:	ldrb	w9, [x10], #1
  40a724:	cbnz	w9, 40a718 <ferror@plt+0x82a8>
  40a728:	and	w9, w11, #0x3ff
  40a72c:	b	40a780 <ferror@plt+0x8310>
  40a730:	ldp	x8, x9, [x19, #16]
  40a734:	str	x8, [x9]
  40a738:	cbz	x8, 40a740 <ferror@plt+0x82d0>
  40a73c:	str	x9, [x8, #8]
  40a740:	ldp	x8, x9, [x19]
  40a744:	str	x8, [x9]
  40a748:	cbz	x8, 40a750 <ferror@plt+0x82e0>
  40a74c:	str	x9, [x8, #8]
  40a750:	mov	x0, x19
  40a754:	bl	402230 <free@plt>
  40a758:	b	40a868 <ferror@plt+0x83f8>
  40a75c:	cbz	x22, 40a868 <ferror@plt+0x83f8>
  40a760:	add	x1, x22, #0x4
  40a764:	mov	x0, x20
  40a768:	mov	x2, xzr
  40a76c:	bl	40adac <ferror@plt+0x893c>
  40a770:	cbz	x0, 40a868 <ferror@plt+0x83f8>
  40a774:	mov	x2, sp
  40a778:	b	40a860 <ferror@plt+0x83f0>
  40a77c:	mov	w9, #0x105                 	// #261
  40a780:	adrp	x10, 424000 <stdin@@GLIBC_2.17+0x1c80>
  40a784:	add	x10, x10, #0xe48
  40a788:	add	x9, x10, x9, lsl #3
  40a78c:	ldr	x10, [x9]
  40a790:	str	x10, [x8]
  40a794:	cbz	x10, 40a79c <ferror@plt+0x832c>
  40a798:	str	x8, [x10, #8]
  40a79c:	str	x8, [x9]
  40a7a0:	str	x9, [x19, #24]
  40a7a4:	ldr	x8, [sp, #416]
  40a7a8:	cbz	x8, 40a890 <ferror@plt+0x8420>
  40a7ac:	ldrh	w9, [x8]
  40a7b0:	ldr	x22, [x19, #48]
  40a7b4:	cmp	w9, #0x8
  40a7b8:	sub	x21, x22, #0x30
  40a7bc:	b.cc	40a850 <ferror@plt+0x83e0>  // b.lo, b.ul, b.last
  40a7c0:	add	x23, x8, #0x4
  40a7c4:	sub	w24, w9, #0x4
  40a7c8:	mov	x25, x21
  40a7cc:	ldrh	w26, [x23]
  40a7d0:	cmp	w26, #0x4
  40a7d4:	b.cc	40a850 <ferror@plt+0x83e0>  // b.lo, b.ul, b.last
  40a7d8:	cmp	w24, w26
  40a7dc:	b.lt	40a850 <ferror@plt+0x83e0>  // b.tstop
  40a7e0:	ldrh	w8, [x23, #2]
  40a7e4:	cmp	w8, #0x35
  40a7e8:	b.ne	40a808 <ferror@plt+0x8398>  // b.any
  40a7ec:	cbz	x25, 40a850 <ferror@plt+0x83e0>
  40a7f0:	add	x0, x23, #0x4
  40a7f4:	add	x1, x25, #0x40
  40a7f8:	bl	4021b0 <strcmp@plt>
  40a7fc:	cbnz	w0, 40a850 <ferror@plt+0x83e0>
  40a800:	ldr	x8, [x25, #48]
  40a804:	sub	x25, x8, #0x30
  40a808:	add	w8, w26, #0x3
  40a80c:	and	x8, x8, #0x1fffc
  40a810:	sub	w24, w24, w8
  40a814:	cmp	w24, #0x3
  40a818:	add	x23, x23, x8
  40a81c:	b.gt	40a7cc <ferror@plt+0x835c>
  40a820:	b	40a850 <ferror@plt+0x83e0>
  40a824:	ldp	x8, x9, [x21, #16]
  40a828:	ldr	x22, [x22]
  40a82c:	str	x8, [x9]
  40a830:	cbz	x8, 40a838 <ferror@plt+0x83c8>
  40a834:	str	x9, [x8, #8]
  40a838:	ldp	x9, x8, [x21, #48]
  40a83c:	mov	x0, x21
  40a840:	str	x8, [x9, #8]
  40a844:	str	x9, [x8]
  40a848:	bl	402230 <free@plt>
  40a84c:	sub	x21, x22, #0x30
  40a850:	cmp	x19, x21
  40a854:	b.ne	40a824 <ferror@plt+0x83b4>  // b.any
  40a858:	mov	x2, sp
  40a85c:	mov	x0, x19
  40a860:	mov	x1, x20
  40a864:	bl	40ad1c <ferror@plt+0x88ac>
  40a868:	mov	w8, wzr
  40a86c:	mov	w0, w8
  40a870:	add	sp, sp, #0x1b0
  40a874:	ldp	x20, x19, [sp, #80]
  40a878:	ldp	x22, x21, [sp, #64]
  40a87c:	ldp	x24, x23, [sp, #48]
  40a880:	ldp	x26, x25, [sp, #32]
  40a884:	ldr	x28, [sp, #16]
  40a888:	ldp	x29, x30, [sp], #96
  40a88c:	ret
  40a890:	ldr	x20, [x19, #48]
  40a894:	sub	x0, x20, #0x30
  40a898:	cmp	x19, x0
  40a89c:	b.eq	40a868 <ferror@plt+0x83f8>  // b.none
  40a8a0:	ldp	x8, x9, [x0, #16]
  40a8a4:	ldr	x20, [x20]
  40a8a8:	str	x8, [x9]
  40a8ac:	cbz	x8, 40a8b4 <ferror@plt+0x8444>
  40a8b0:	str	x9, [x8, #8]
  40a8b4:	ldp	x9, x8, [x0, #48]
  40a8b8:	str	x8, [x9, #8]
  40a8bc:	str	x9, [x8]
  40a8c0:	bl	402230 <free@plt>
  40a8c4:	sub	x0, x20, #0x30
  40a8c8:	cmp	x19, x0
  40a8cc:	mov	w8, wzr
  40a8d0:	b.ne	40a8a0 <ferror@plt+0x8430>  // b.any
  40a8d4:	b	40a86c <ferror@plt+0x83fc>
  40a8d8:	stp	x29, x30, [sp, #-32]!
  40a8dc:	str	x19, [sp, #16]
  40a8e0:	adrp	x19, 422000 <ferror@plt+0x1fb90>
  40a8e4:	add	x19, x19, #0xe20
  40a8e8:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40a8ec:	mov	w3, w0
  40a8f0:	add	x2, x2, #0x7d9
  40a8f4:	mov	w1, #0x10                  	// #16
  40a8f8:	mov	x0, x19
  40a8fc:	mov	x29, sp
  40a900:	bl	401fc0 <snprintf@plt>
  40a904:	mov	x0, x19
  40a908:	ldr	x19, [sp, #16]
  40a90c:	ldp	x29, x30, [sp], #32
  40a910:	ret
  40a914:	stp	x29, x30, [sp, #-48]!
  40a918:	str	x21, [sp, #16]
  40a91c:	stp	x20, x19, [sp, #32]
  40a920:	mov	x29, sp
  40a924:	cbz	w0, 40a9c0 <ferror@plt+0x8550>
  40a928:	adrp	x21, 422000 <ferror@plt+0x1fb90>
  40a92c:	and	w20, w0, #0x3ff
  40a930:	add	x21, x21, #0xe48
  40a934:	ldr	x8, [x21, w20, uxtw #3]
  40a938:	mov	w19, w0
  40a93c:	cbz	x8, 40a954 <ferror@plt+0x84e4>
  40a940:	ldr	w9, [x8, #36]
  40a944:	cmp	w9, w19
  40a948:	b.eq	40a9cc <ferror@plt+0x855c>  // b.none
  40a94c:	ldr	x8, [x8]
  40a950:	cbnz	x8, 40a940 <ferror@plt+0x84d0>
  40a954:	mov	x0, xzr
  40a958:	mov	w1, w19
  40a95c:	bl	40a9e4 <ferror@plt+0x8574>
  40a960:	cmp	w0, w19
  40a964:	b.ne	40a984 <ferror@plt+0x8514>  // b.any
  40a968:	ldr	x8, [x21, x20, lsl #3]
  40a96c:	cbz	x8, 40a984 <ferror@plt+0x8514>
  40a970:	ldr	w9, [x8, #36]
  40a974:	cmp	w9, w19
  40a978:	b.eq	40a9cc <ferror@plt+0x855c>  // b.none
  40a97c:	ldr	x8, [x8]
  40a980:	cbnz	x8, 40a970 <ferror@plt+0x8500>
  40a984:	adrp	x20, 422000 <ferror@plt+0x1fb90>
  40a988:	add	x20, x20, #0xe30
  40a98c:	mov	w0, w19
  40a990:	mov	x1, x20
  40a994:	bl	402080 <if_indextoname@plt>
  40a998:	cbnz	x0, 40a9d0 <ferror@plt+0x8560>
  40a99c:	adrp	x20, 422000 <ferror@plt+0x1fb90>
  40a9a0:	add	x20, x20, #0xe30
  40a9a4:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40a9a8:	add	x2, x2, #0x7d9
  40a9ac:	mov	w1, #0x10                  	// #16
  40a9b0:	mov	x0, x20
  40a9b4:	mov	w3, w19
  40a9b8:	bl	401fc0 <snprintf@plt>
  40a9bc:	b	40a9d0 <ferror@plt+0x8560>
  40a9c0:	adrp	x20, 410000 <ferror@plt+0xdb90>
  40a9c4:	add	x20, x20, #0x7de
  40a9c8:	b	40a9d0 <ferror@plt+0x8560>
  40a9cc:	add	x20, x8, #0x40
  40a9d0:	mov	x0, x20
  40a9d4:	ldp	x20, x19, [sp, #32]
  40a9d8:	ldr	x21, [sp, #16]
  40a9dc:	ldp	x29, x30, [sp], #48
  40a9e0:	ret
  40a9e4:	stp	x29, x30, [sp, #-48]!
  40a9e8:	str	x28, [sp, #16]
  40a9ec:	stp	x20, x19, [sp, #32]
  40a9f0:	mov	x29, sp
  40a9f4:	sub	sp, sp, #0x460
  40a9f8:	add	x8, sp, #0x40
  40a9fc:	mov	w20, w1
  40aa00:	mov	x19, x0
  40aa04:	add	x0, x8, #0x8
  40aa08:	mov	w2, #0x418                 	// #1048
  40aa0c:	mov	w1, wzr
  40aa10:	bl	402090 <memset@plt>
  40aa14:	mov	x8, #0x20                  	// #32
  40aa18:	movk	x8, #0x12, lsl #32
  40aa1c:	movk	x8, #0x1, lsl #48
  40aa20:	movi	v0.2d, #0x0
  40aa24:	mov	x0, sp
  40aa28:	mov	w1, wzr
  40aa2c:	str	w20, [sp, #84]
  40aa30:	str	xzr, [sp, #48]
  40aa34:	str	x8, [sp, #64]
  40aa38:	stp	q0, q0, [sp, #16]
  40aa3c:	str	q0, [sp]
  40aa40:	bl	40ce2c <ferror@plt+0xa9bc>
  40aa44:	tbnz	w0, #31, 40aad0 <ferror@plt+0x8660>
  40aa48:	add	x0, sp, #0x40
  40aa4c:	mov	w1, #0x420                 	// #1056
  40aa50:	mov	w2, #0x1d                  	// #29
  40aa54:	mov	w3, #0x9                   	// #9
  40aa58:	bl	40e500 <ferror@plt+0xc090>
  40aa5c:	cbz	x19, 40aa98 <ferror@plt+0x8628>
  40aa60:	mov	x0, x19
  40aa64:	bl	408d28 <ferror@plt+0x68b8>
  40aa68:	cmp	w0, #0x0
  40aa6c:	mov	w8, #0x35                  	// #53
  40aa70:	mov	w9, #0x3                   	// #3
  40aa74:	mov	x0, x19
  40aa78:	csel	w20, w9, w8, eq  // eq = none
  40aa7c:	bl	401e90 <strlen@plt>
  40aa80:	add	w4, w0, #0x1
  40aa84:	add	x0, sp, #0x40
  40aa88:	mov	w1, #0x420                 	// #1056
  40aa8c:	mov	w2, w20
  40aa90:	mov	x3, x19
  40aa94:	bl	40e390 <ferror@plt+0xbf20>
  40aa98:	mov	x0, sp
  40aa9c:	add	x1, sp, #0x40
  40aaa0:	add	x2, x29, #0x18
  40aaa4:	bl	40deb8 <ferror@plt+0xba48>
  40aaa8:	tbnz	w0, #31, 40aad8 <ferror@plt+0x8668>
  40aaac:	ldr	x0, [x29, #24]
  40aab0:	bl	40a5f8 <ferror@plt+0x8188>
  40aab4:	ldr	x8, [x29, #24]
  40aab8:	mov	w19, w0
  40aabc:	cbnz	w0, 40aac4 <ferror@plt+0x8654>
  40aac0:	ldr	w19, [x8, #20]
  40aac4:	mov	x0, x8
  40aac8:	bl	402230 <free@plt>
  40aacc:	b	40aadc <ferror@plt+0x866c>
  40aad0:	mov	w19, wzr
  40aad4:	b	40aae4 <ferror@plt+0x8674>
  40aad8:	mov	w19, wzr
  40aadc:	mov	x0, sp
  40aae0:	bl	40cc5c <ferror@plt+0xa7ec>
  40aae4:	mov	w0, w19
  40aae8:	add	sp, sp, #0x460
  40aaec:	ldp	x20, x19, [sp, #32]
  40aaf0:	ldr	x28, [sp, #16]
  40aaf4:	ldp	x29, x30, [sp], #48
  40aaf8:	ret
  40aafc:	cbz	w0, 40ab28 <ferror@plt+0x86b8>
  40ab00:	adrp	x9, 422000 <ferror@plt+0x1fb90>
  40ab04:	and	w8, w0, #0x3ff
  40ab08:	add	x9, x9, #0xe48
  40ab0c:	ldr	x8, [x9, w8, uxtw #3]
  40ab10:	cbz	x8, 40ab28 <ferror@plt+0x86b8>
  40ab14:	ldr	w9, [x8, #36]
  40ab18:	cmp	w9, w0
  40ab1c:	b.eq	40ab30 <ferror@plt+0x86c0>  // b.none
  40ab20:	ldr	x8, [x8]
  40ab24:	cbnz	x8, 40ab14 <ferror@plt+0x86a4>
  40ab28:	mov	w0, #0xffffffff            	// #-1
  40ab2c:	ret
  40ab30:	ldrh	w0, [x8, #40]
  40ab34:	ret
  40ab38:	cbz	w0, 40ab70 <ferror@plt+0x8700>
  40ab3c:	adrp	x9, 422000 <ferror@plt+0x1fb90>
  40ab40:	and	w8, w0, #0x3ff
  40ab44:	add	x9, x9, #0xe48
  40ab48:	ldr	x8, [x9, w8, uxtw #3]
  40ab4c:	cbz	x8, 40ab64 <ferror@plt+0x86f4>
  40ab50:	ldr	w9, [x8, #36]
  40ab54:	cmp	w9, w0
  40ab58:	b.eq	40ab6c <ferror@plt+0x86fc>  // b.none
  40ab5c:	ldr	x8, [x8]
  40ab60:	cbnz	x8, 40ab50 <ferror@plt+0x86e0>
  40ab64:	mov	w0, #0xffffffff            	// #-1
  40ab68:	ret
  40ab6c:	ldr	w0, [x8, #32]
  40ab70:	ret
  40ab74:	sub	sp, sp, #0x30
  40ab78:	stp	x29, x30, [sp, #16]
  40ab7c:	stp	x20, x19, [sp, #32]
  40ab80:	add	x29, sp, #0x10
  40ab84:	cbz	x0, 40ac24 <ferror@plt+0x87b4>
  40ab88:	ldrb	w8, [x0]
  40ab8c:	mov	x19, x0
  40ab90:	cbz	w8, 40abb4 <ferror@plt+0x8744>
  40ab94:	add	x9, x19, #0x1
  40ab98:	mov	w10, #0x1505                	// #5381
  40ab9c:	add	w10, w10, w10, lsl #5
  40aba0:	add	w10, w10, w8, uxtb
  40aba4:	ldrb	w8, [x9], #1
  40aba8:	cbnz	w8, 40ab9c <ferror@plt+0x872c>
  40abac:	and	w8, w10, #0x3ff
  40abb0:	b	40abb8 <ferror@plt+0x8748>
  40abb4:	mov	w8, #0x105                 	// #261
  40abb8:	adrp	x9, 424000 <stdin@@GLIBC_2.17+0x1c80>
  40abbc:	add	x9, x9, #0xe48
  40abc0:	ldr	x20, [x9, x8, lsl #3]
  40abc4:	cbz	x20, 40abe0 <ferror@plt+0x8770>
  40abc8:	add	x0, x20, #0x30
  40abcc:	mov	x1, x19
  40abd0:	bl	4021b0 <strcmp@plt>
  40abd4:	cbz	w0, 40ac20 <ferror@plt+0x87b0>
  40abd8:	ldr	x20, [x20]
  40abdc:	cbnz	x20, 40abc8 <ferror@plt+0x8758>
  40abe0:	mov	x0, x19
  40abe4:	mov	w1, wzr
  40abe8:	bl	40a9e4 <ferror@plt+0x8574>
  40abec:	cbnz	w0, 40ac24 <ferror@plt+0x87b4>
  40abf0:	mov	x0, x19
  40abf4:	bl	402360 <if_nametoindex@plt>
  40abf8:	cbnz	w0, 40ac24 <ferror@plt+0x87b4>
  40abfc:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40ac00:	add	x1, x1, #0x7d9
  40ac04:	sub	x2, x29, #0x4
  40ac08:	mov	x0, x19
  40ac0c:	bl	402390 <__isoc99_sscanf@plt>
  40ac10:	ldur	w8, [x29, #-4]
  40ac14:	cmp	w0, #0x1
  40ac18:	csel	w0, w8, wzr, eq  // eq = none
  40ac1c:	b	40ac24 <ferror@plt+0x87b4>
  40ac20:	ldr	w0, [x20, #20]
  40ac24:	ldp	x20, x19, [sp, #32]
  40ac28:	ldp	x29, x30, [sp, #16]
  40ac2c:	add	sp, sp, #0x30
  40ac30:	ret
  40ac34:	adrp	x10, 422000 <ferror@plt+0x1fb90>
  40ac38:	and	w9, w0, #0x3ff
  40ac3c:	add	x10, x10, #0xe48
  40ac40:	mov	w8, w0
  40ac44:	ldr	x0, [x10, w9, uxtw #3]
  40ac48:	cbz	x0, 40ac64 <ferror@plt+0x87f4>
  40ac4c:	ldr	w10, [x0, #36]
  40ac50:	ldr	x9, [x0]
  40ac54:	cmp	w10, w8
  40ac58:	b.eq	40ac68 <ferror@plt+0x87f8>  // b.none
  40ac5c:	mov	x0, x9
  40ac60:	cbnz	x9, 40ac4c <ferror@plt+0x87dc>
  40ac64:	ret
  40ac68:	ldr	x8, [x0, #8]
  40ac6c:	str	x9, [x8]
  40ac70:	cbz	x9, 40ac78 <ferror@plt+0x8808>
  40ac74:	str	x8, [x9, #8]
  40ac78:	ldp	x8, x9, [x0, #16]
  40ac7c:	str	x8, [x9]
  40ac80:	cbz	x8, 40ac88 <ferror@plt+0x8818>
  40ac84:	str	x9, [x8, #8]
  40ac88:	b	402230 <free@plt>
  40ac8c:	stp	x29, x30, [sp, #-32]!
  40ac90:	stp	x20, x19, [sp, #16]
  40ac94:	adrp	x20, 422000 <ferror@plt+0x1fb90>
  40ac98:	ldrb	w8, [x20, #3648]
  40ac9c:	mov	x29, sp
  40aca0:	tbnz	w8, #0, 40acd8 <ferror@plt+0x8868>
  40aca4:	mov	w1, wzr
  40aca8:	mov	x19, x0
  40acac:	bl	40d2cc <ferror@plt+0xae5c>
  40acb0:	tbnz	w0, #31, 40ace4 <ferror@plt+0x8874>
  40acb4:	adrp	x1, 421000 <ferror@plt+0x1eb90>
  40acb8:	ldr	x1, [x1, #4008]
  40acbc:	mov	x0, x19
  40acc0:	mov	x2, xzr
  40acc4:	mov	w3, wzr
  40acc8:	bl	40d78c <ferror@plt+0xb31c>
  40accc:	tbnz	w0, #31, 40acf4 <ferror@plt+0x8884>
  40acd0:	mov	w8, #0x1                   	// #1
  40acd4:	strb	w8, [x20, #3648]
  40acd8:	ldp	x20, x19, [sp, #16]
  40acdc:	ldp	x29, x30, [sp], #32
  40ace0:	ret
  40ace4:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  40ace8:	add	x0, x0, #0x410
  40acec:	bl	401ed0 <perror@plt>
  40acf0:	b	40ad14 <ferror@plt+0x88a4>
  40acf4:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40acf8:	ldr	x8, [x8, #3992]
  40acfc:	adrp	x0, 40f000 <ferror@plt+0xcb90>
  40ad00:	add	x0, x0, #0x429
  40ad04:	mov	w1, #0x10                  	// #16
  40ad08:	ldr	x3, [x8]
  40ad0c:	mov	w2, #0x1                   	// #1
  40ad10:	bl	4022a0 <fwrite@plt>
  40ad14:	mov	w0, #0x1                   	// #1
  40ad18:	bl	401eb0 <exit@plt>
  40ad1c:	stp	x29, x30, [sp, #-48]!
  40ad20:	stp	x22, x21, [sp, #16]
  40ad24:	stp	x20, x19, [sp, #32]
  40ad28:	ldr	x8, [x2, #416]
  40ad2c:	mov	x29, sp
  40ad30:	cbz	x8, 40ad9c <ferror@plt+0x892c>
  40ad34:	ldrh	w9, [x8]
  40ad38:	cmp	w9, #0x8
  40ad3c:	b.cc	40ad9c <ferror@plt+0x892c>  // b.lo, b.ul, b.last
  40ad40:	mov	x19, x1
  40ad44:	mov	x20, x0
  40ad48:	add	x21, x8, #0x4
  40ad4c:	sub	w22, w9, #0x4
  40ad50:	ldrh	w8, [x21]
  40ad54:	cmp	w8, #0x4
  40ad58:	b.cc	40ad9c <ferror@plt+0x892c>  // b.lo, b.ul, b.last
  40ad5c:	cmp	w22, w8
  40ad60:	b.lt	40ad9c <ferror@plt+0x892c>  // b.tstop
  40ad64:	ldrh	w9, [x21, #2]
  40ad68:	cmp	w9, #0x35
  40ad6c:	b.ne	40ad84 <ferror@plt+0x8914>  // b.any
  40ad70:	add	x1, x21, #0x4
  40ad74:	mov	x0, x19
  40ad78:	mov	x2, x20
  40ad7c:	bl	40adac <ferror@plt+0x893c>
  40ad80:	ldrh	w8, [x21]
  40ad84:	add	w8, w8, #0x3
  40ad88:	and	w8, w8, #0x1fffc
  40ad8c:	sub	w22, w22, w8
  40ad90:	cmp	w22, #0x3
  40ad94:	add	x21, x21, x8
  40ad98:	b.gt	40ad50 <ferror@plt+0x88e0>
  40ad9c:	ldp	x20, x19, [sp, #32]
  40ada0:	ldp	x22, x21, [sp, #16]
  40ada4:	ldp	x29, x30, [sp], #48
  40ada8:	ret
  40adac:	stp	x29, x30, [sp, #-48]!
  40adb0:	stp	x22, x21, [sp, #16]
  40adb4:	mov	x22, x0
  40adb8:	mov	x0, x1
  40adbc:	stp	x20, x19, [sp, #32]
  40adc0:	mov	x29, sp
  40adc4:	mov	x21, x2
  40adc8:	mov	x20, x1
  40adcc:	bl	401e90 <strlen@plt>
  40add0:	add	x0, x0, #0x41
  40add4:	bl	402030 <malloc@plt>
  40add8:	mov	x19, x0
  40addc:	cbz	x0, 40aeac <ferror@plt+0x8a3c>
  40ade0:	ldr	w8, [x22, #4]
  40ade4:	add	x0, x19, #0x40
  40ade8:	mov	x1, x20
  40adec:	str	w8, [x19, #36]
  40adf0:	bl	4022d0 <strcpy@plt>
  40adf4:	ldrh	w8, [x22, #2]
  40adf8:	strh	w8, [x19, #40]
  40adfc:	ldr	w8, [x22, #8]
  40ae00:	str	w8, [x19, #32]
  40ae04:	cbz	x21, 40ae24 <ferror@plt+0x89b4>
  40ae08:	ldr	x9, [x21, #56]
  40ae0c:	add	x8, x19, #0x30
  40ae10:	add	x10, x21, #0x30
  40ae14:	str	x8, [x21, #56]
  40ae18:	stp	x10, x9, [x19, #48]
  40ae1c:	str	x8, [x9]
  40ae20:	b	40ae58 <ferror@plt+0x89e8>
  40ae24:	ldr	w8, [x22, #4]
  40ae28:	adrp	x9, 422000 <ferror@plt+0x1fb90>
  40ae2c:	add	x9, x9, #0xe48
  40ae30:	and	x8, x8, #0x3ff
  40ae34:	add	x8, x9, x8, lsl #3
  40ae38:	ldr	x9, [x8]
  40ae3c:	str	x9, [x19]
  40ae40:	cbz	x9, 40ae48 <ferror@plt+0x89d8>
  40ae44:	str	x19, [x9, #8]
  40ae48:	str	x19, [x8]
  40ae4c:	str	x8, [x19, #8]
  40ae50:	add	x8, x19, #0x30
  40ae54:	stp	x8, x8, [x19, #48]
  40ae58:	ldrb	w8, [x20]
  40ae5c:	cbz	w8, 40ae80 <ferror@plt+0x8a10>
  40ae60:	add	x9, x20, #0x1
  40ae64:	mov	w10, #0x1505                	// #5381
  40ae68:	add	w10, w10, w10, lsl #5
  40ae6c:	add	w10, w10, w8, uxtb
  40ae70:	ldrb	w8, [x9], #1
  40ae74:	cbnz	w8, 40ae68 <ferror@plt+0x89f8>
  40ae78:	and	w8, w10, #0x3ff
  40ae7c:	b	40ae84 <ferror@plt+0x8a14>
  40ae80:	mov	w8, #0x105                 	// #261
  40ae84:	adrp	x9, 424000 <stdin@@GLIBC_2.17+0x1c80>
  40ae88:	add	x9, x9, #0xe48
  40ae8c:	add	x8, x9, x8, lsl #3
  40ae90:	ldr	x10, [x8]
  40ae94:	mov	x9, x19
  40ae98:	str	x10, [x9, #16]!
  40ae9c:	cbz	x10, 40aea4 <ferror@plt+0x8a34>
  40aea0:	str	x9, [x10, #8]
  40aea4:	str	x9, [x8]
  40aea8:	str	x8, [x19, #24]
  40aeac:	mov	x0, x19
  40aeb0:	ldp	x20, x19, [sp, #32]
  40aeb4:	ldp	x22, x21, [sp, #16]
  40aeb8:	ldp	x29, x30, [sp], #48
  40aebc:	ret
  40aec0:	stp	x29, x30, [sp, #-80]!
  40aec4:	stp	x22, x21, [sp, #48]
  40aec8:	stp	x20, x19, [sp, #64]
  40aecc:	mov	w19, w4
  40aed0:	mov	x20, x3
  40aed4:	mov	w22, w1
  40aed8:	cmp	w1, #0x10
  40aedc:	mov	x21, x0
  40aee0:	stp	x26, x25, [sp, #16]
  40aee4:	stp	x24, x23, [sp, #32]
  40aee8:	mov	x29, sp
  40aeec:	b.eq	40af20 <ferror@plt+0x8ab0>  // b.none
  40aef0:	cmp	w22, #0x4
  40aef4:	b.ne	40af58 <ferror@plt+0x8ae8>  // b.any
  40aef8:	sub	w8, w2, #0x300
  40aefc:	cmp	w8, #0xa
  40af00:	b.hi	40af58 <ferror@plt+0x8ae8>  // b.pmore
  40af04:	mov	w9, #0x1                   	// #1
  40af08:	lsl	w8, w9, w8
  40af0c:	mov	w9, #0x501                 	// #1281
  40af10:	tst	w8, w9
  40af14:	b.eq	40af58 <ferror@plt+0x8ae8>  // b.none
  40af18:	mov	w0, #0x2                   	// #2
  40af1c:	b	40af34 <ferror@plt+0x8ac4>
  40af20:	cmp	w2, #0x337
  40af24:	b.eq	40af30 <ferror@plt+0x8ac0>  // b.none
  40af28:	cmp	w2, #0x301
  40af2c:	b.ne	40af58 <ferror@plt+0x8ae8>  // b.any
  40af30:	mov	w0, #0xa                   	// #10
  40af34:	mov	x1, x21
  40af38:	mov	x2, x20
  40af3c:	mov	w3, w19
  40af40:	ldp	x20, x19, [sp, #64]
  40af44:	ldp	x22, x21, [sp, #48]
  40af48:	ldp	x24, x23, [sp, #32]
  40af4c:	ldp	x26, x25, [sp, #16]
  40af50:	ldp	x29, x30, [sp], #80
  40af54:	b	402460 <inet_ntop@plt>
  40af58:	ldrb	w3, [x21]
  40af5c:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40af60:	sxtw	x1, w19
  40af64:	add	x2, x2, #0x7e1
  40af68:	mov	x0, x20
  40af6c:	bl	401fc0 <snprintf@plt>
  40af70:	cmp	w22, #0x2
  40af74:	b.lt	40afc8 <ferror@plt+0x8b58>  // b.tstop
  40af78:	cmp	w19, #0x3
  40af7c:	b.lt	40afc8 <ferror@plt+0x8b58>  // b.tstop
  40af80:	mov	w23, w22
  40af84:	adrp	x22, 410000 <ferror@plt+0xdb90>
  40af88:	sub	w24, w19, #0x2
  40af8c:	mov	w25, #0x2                   	// #2
  40af90:	mov	w26, #0x1                   	// #1
  40af94:	add	x22, x22, #0x7e0
  40af98:	ldrb	w3, [x21, x26]
  40af9c:	add	x0, x20, x25
  40afa0:	sxtw	x1, w24
  40afa4:	mov	x2, x22
  40afa8:	bl	401fc0 <snprintf@plt>
  40afac:	add	x26, x26, #0x1
  40afb0:	cmp	x26, x23
  40afb4:	b.cs	40afc8 <ferror@plt+0x8b58>  // b.hs, b.nlast
  40afb8:	add	x25, x25, #0x3
  40afbc:	cmp	w25, w19
  40afc0:	sub	w24, w24, #0x3
  40afc4:	b.lt	40af98 <ferror@plt+0x8b28>  // b.tstop
  40afc8:	mov	x0, x20
  40afcc:	ldp	x20, x19, [sp, #64]
  40afd0:	ldp	x22, x21, [sp, #48]
  40afd4:	ldp	x24, x23, [sp, #32]
  40afd8:	ldp	x26, x25, [sp, #16]
  40afdc:	ldp	x29, x30, [sp], #80
  40afe0:	ret
  40afe4:	sub	sp, sp, #0x160
  40afe8:	stp	x22, x21, [sp, #320]
  40afec:	stp	x20, x19, [sp, #336]
  40aff0:	mov	w21, w1
  40aff4:	mov	x20, x0
  40aff8:	mov	w1, #0x2e                  	// #46
  40affc:	mov	x0, x2
  40b000:	stp	x29, x30, [sp, #272]
  40b004:	str	x28, [sp, #288]
  40b008:	stp	x24, x23, [sp, #304]
  40b00c:	add	x29, sp, #0x110
  40b010:	mov	x19, x2
  40b014:	bl	402280 <strchr@plt>
  40b018:	cbz	x0, 40b048 <ferror@plt+0x8bd8>
  40b01c:	add	x0, sp, #0x8
  40b020:	mov	w2, #0x2                   	// #2
  40b024:	mov	x1, x19
  40b028:	bl	408480 <ferror@plt+0x6010>
  40b02c:	cbnz	w0, 40b0bc <ferror@plt+0x8c4c>
  40b030:	cmp	w21, #0x4
  40b034:	b.lt	40b0d8 <ferror@plt+0x8c68>  // b.tstop
  40b038:	ldr	w8, [sp, #16]
  40b03c:	mov	w0, #0x4                   	// #4
  40b040:	str	w8, [x20]
  40b044:	b	40b0e8 <ferror@plt+0x8c78>
  40b048:	cmp	w21, #0x1
  40b04c:	b.lt	40b0e0 <ferror@plt+0x8c70>  // b.tstop
  40b050:	mov	w24, w21
  40b054:	adrp	x21, 40f000 <ferror@plt+0xcb90>
  40b058:	mov	x23, xzr
  40b05c:	add	x21, x21, #0x7c7
  40b060:	mov	w1, #0x3a                  	// #58
  40b064:	mov	x0, x19
  40b068:	bl	402280 <strchr@plt>
  40b06c:	mov	x22, x0
  40b070:	cbz	x0, 40b078 <ferror@plt+0x8c08>
  40b074:	strb	wzr, [x22], #1
  40b078:	add	x2, sp, #0x8
  40b07c:	mov	x0, x19
  40b080:	mov	x1, x21
  40b084:	bl	402390 <__isoc99_sscanf@plt>
  40b088:	cmp	w0, #0x1
  40b08c:	b.ne	40b0bc <ferror@plt+0x8c4c>  // b.any
  40b090:	ldr	w8, [sp, #8]
  40b094:	cmp	w8, #0xff
  40b098:	b.hi	40b0bc <ferror@plt+0x8c4c>  // b.pmore
  40b09c:	strb	w8, [x20, x23]
  40b0a0:	cbz	x22, 40b0e4 <ferror@plt+0x8c74>
  40b0a4:	add	x23, x23, #0x1
  40b0a8:	cmp	x24, x23
  40b0ac:	mov	x19, x22
  40b0b0:	b.ne	40b060 <ferror@plt+0x8bf0>  // b.any
  40b0b4:	mov	w23, w24
  40b0b8:	b	40b0e4 <ferror@plt+0x8c74>
  40b0bc:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b0c0:	ldr	x8, [x8, #3992]
  40b0c4:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40b0c8:	add	x1, x1, #0x7e6
  40b0cc:	mov	x2, x19
  40b0d0:	ldr	x0, [x8]
  40b0d4:	bl	402440 <fprintf@plt>
  40b0d8:	mov	w0, #0xffffffff            	// #-1
  40b0dc:	b	40b0e8 <ferror@plt+0x8c78>
  40b0e0:	mov	w23, wzr
  40b0e4:	add	w0, w23, #0x1
  40b0e8:	ldp	x20, x19, [sp, #336]
  40b0ec:	ldp	x22, x21, [sp, #320]
  40b0f0:	ldp	x24, x23, [sp, #304]
  40b0f4:	ldr	x28, [sp, #288]
  40b0f8:	ldp	x29, x30, [sp, #272]
  40b0fc:	add	sp, sp, #0x160
  40b100:	ret
  40b104:	stp	x29, x30, [sp, #-96]!
  40b108:	stp	x28, x27, [sp, #16]
  40b10c:	stp	x26, x25, [sp, #32]
  40b110:	stp	x24, x23, [sp, #48]
  40b114:	stp	x22, x21, [sp, #64]
  40b118:	stp	x20, x19, [sp, #80]
  40b11c:	mov	x29, sp
  40b120:	sub	sp, sp, #0x3, lsl #12
  40b124:	sub	sp, sp, #0x180
  40b128:	mov	x19, x0
  40b12c:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40b130:	adrp	x3, 410000 <ferror@plt+0xdb90>
  40b134:	add	x2, x2, #0x39d
  40b138:	add	x3, x3, #0x7ff
  40b13c:	add	x0, sp, #0x74
  40b140:	mov	w1, #0x1000                	// #4096
  40b144:	mov	x4, x19
  40b148:	bl	401fc0 <snprintf@plt>
  40b14c:	add	x0, sp, #0x74
  40b150:	mov	w1, #0x80000               	// #524288
  40b154:	bl	402330 <open64@plt>
  40b158:	tbnz	w0, #31, 40b360 <ferror@plt+0x8ef0>
  40b15c:	mov	w1, #0x40000000            	// #1073741824
  40b160:	mov	w20, w0
  40b164:	bl	4022f0 <setns@plt>
  40b168:	tbnz	w0, #31, 40b394 <ferror@plt+0x8f24>
  40b16c:	mov	w0, w20
  40b170:	bl	402140 <close@plt>
  40b174:	mov	w0, #0x20000               	// #131072
  40b178:	bl	401fb0 <unshare@plt>
  40b17c:	tbnz	w0, #31, 40b3d0 <ferror@plt+0x8f60>
  40b180:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40b184:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40b188:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40b18c:	mov	w3, #0x4000                	// #16384
  40b190:	add	x0, x0, #0xe3c
  40b194:	add	x1, x1, #0x879
  40b198:	add	x2, x2, #0x87b
  40b19c:	movk	w3, #0x8, lsl #16
  40b1a0:	mov	x4, xzr
  40b1a4:	bl	401ec0 <mount@plt>
  40b1a8:	cbnz	w0, 40b3f8 <ferror@plt+0x8f88>
  40b1ac:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40b1b0:	add	x0, x0, #0x8a4
  40b1b4:	mov	w1, #0x2                   	// #2
  40b1b8:	bl	401fd0 <umount2@plt>
  40b1bc:	tbz	w0, #31, 40b1d4 <ferror@plt+0x8d64>
  40b1c0:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40b1c4:	add	x0, x0, #0x8a4
  40b1c8:	mov	x1, sp
  40b1cc:	bl	402220 <statvfs64@plt>
  40b1d0:	cbz	w0, 40b354 <ferror@plt+0x8ee4>
  40b1d4:	mov	x3, xzr
  40b1d8:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40b1dc:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40b1e0:	add	x1, x1, #0x8a4
  40b1e4:	add	x2, x2, #0x8a9
  40b1e8:	mov	x0, x19
  40b1ec:	mov	x4, xzr
  40b1f0:	bl	401ec0 <mount@plt>
  40b1f4:	tbnz	w0, #31, 40b420 <ferror@plt+0x8fb0>
  40b1f8:	mov	x0, x19
  40b1fc:	bl	401e90 <strlen@plt>
  40b200:	cmp	x0, #0xfe
  40b204:	b.hi	40b34c <ferror@plt+0x8edc>  // b.pmore
  40b208:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40b20c:	adrp	x3, 410000 <ferror@plt+0xdb90>
  40b210:	add	x0, sp, #0x3, lsl #12
  40b214:	add	x2, x2, #0x39d
  40b218:	add	x3, x3, #0x8cc
  40b21c:	add	x0, x0, #0x74
  40b220:	mov	w1, #0x10a                 	// #266
  40b224:	mov	x4, x19
  40b228:	bl	401fc0 <snprintf@plt>
  40b22c:	add	x0, sp, #0x3, lsl #12
  40b230:	add	x0, x0, #0x74
  40b234:	bl	401f80 <opendir@plt>
  40b238:	cbz	x0, 40b34c <ferror@plt+0x8edc>
  40b23c:	mov	x19, x0
  40b240:	bl	402250 <readdir64@plt>
  40b244:	cbz	x0, 40b344 <ferror@plt+0x8ed4>
  40b248:	adrp	x27, 421000 <ferror@plt+0x1eb90>
  40b24c:	ldr	x27, [x27, #3992]
  40b250:	adrp	x20, 410000 <ferror@plt+0xdb90>
  40b254:	adrp	x21, 410000 <ferror@plt+0xdb90>
  40b258:	adrp	x22, 410000 <ferror@plt+0xdb90>
  40b25c:	adrp	x23, 410000 <ferror@plt+0xdb90>
  40b260:	adrp	x24, 410000 <ferror@plt+0xdb90>
  40b264:	adrp	x25, 410000 <ferror@plt+0xdb90>
  40b268:	add	x20, x20, #0x8ca
  40b26c:	add	x21, x21, #0x8c9
  40b270:	add	x22, x22, #0x39d
  40b274:	add	x23, x23, #0x8d7
  40b278:	add	x24, x24, #0x87b
  40b27c:	add	x25, x25, #0x8df
  40b280:	add	x26, x0, #0x13
  40b284:	mov	x0, x26
  40b288:	mov	x1, x20
  40b28c:	bl	4021b0 <strcmp@plt>
  40b290:	cbz	w0, 40b300 <ferror@plt+0x8e90>
  40b294:	mov	x0, x26
  40b298:	mov	x1, x21
  40b29c:	bl	4021b0 <strcmp@plt>
  40b2a0:	cbz	w0, 40b300 <ferror@plt+0x8e90>
  40b2a4:	add	x0, sp, #0x2, lsl #12
  40b2a8:	add	x3, sp, #0x3, lsl #12
  40b2ac:	add	x0, x0, #0x74
  40b2b0:	add	x3, x3, #0x74
  40b2b4:	mov	w1, #0x1000                	// #4096
  40b2b8:	mov	x2, x22
  40b2bc:	mov	x4, x26
  40b2c0:	bl	401fc0 <snprintf@plt>
  40b2c4:	add	x0, sp, #0x1, lsl #12
  40b2c8:	add	x0, x0, #0x74
  40b2cc:	mov	w1, #0x1000                	// #4096
  40b2d0:	mov	x2, x23
  40b2d4:	mov	x3, x26
  40b2d8:	bl	401fc0 <snprintf@plt>
  40b2dc:	add	x0, sp, #0x2, lsl #12
  40b2e0:	add	x1, sp, #0x1, lsl #12
  40b2e4:	add	x0, x0, #0x74
  40b2e8:	add	x1, x1, #0x74
  40b2ec:	mov	w3, #0x1000                	// #4096
  40b2f0:	mov	x2, x24
  40b2f4:	mov	x4, xzr
  40b2f8:	bl	401ec0 <mount@plt>
  40b2fc:	tbnz	w0, #31, 40b310 <ferror@plt+0x8ea0>
  40b300:	mov	x0, x19
  40b304:	bl	402250 <readdir64@plt>
  40b308:	cbnz	x0, 40b280 <ferror@plt+0x8e10>
  40b30c:	b	40b344 <ferror@plt+0x8ed4>
  40b310:	ldr	x26, [x27]
  40b314:	bl	4023f0 <__errno_location@plt>
  40b318:	ldr	w0, [x0]
  40b31c:	bl	402130 <strerror@plt>
  40b320:	add	x2, sp, #0x2, lsl #12
  40b324:	add	x3, sp, #0x1, lsl #12
  40b328:	mov	x4, x0
  40b32c:	add	x2, x2, #0x74
  40b330:	add	x3, x3, #0x74
  40b334:	mov	x0, x26
  40b338:	mov	x1, x25
  40b33c:	bl	402440 <fprintf@plt>
  40b340:	b	40b300 <ferror@plt+0x8e90>
  40b344:	mov	x0, x19
  40b348:	bl	402120 <closedir@plt>
  40b34c:	mov	w0, wzr
  40b350:	b	40b450 <ferror@plt+0x8fe0>
  40b354:	ldr	x8, [sp, #72]
  40b358:	and	x3, x8, #0x1
  40b35c:	b	40b1d8 <ferror@plt+0x8d68>
  40b360:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b364:	ldr	x8, [x8, #3992]
  40b368:	ldr	x20, [x8]
  40b36c:	bl	4023f0 <__errno_location@plt>
  40b370:	ldr	w0, [x0]
  40b374:	bl	402130 <strerror@plt>
  40b378:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40b37c:	mov	x3, x0
  40b380:	add	x1, x1, #0x80e
  40b384:	mov	x0, x20
  40b388:	mov	x2, x19
  40b38c:	bl	402440 <fprintf@plt>
  40b390:	b	40b44c <ferror@plt+0x8fdc>
  40b394:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b398:	ldr	x8, [x8, #3992]
  40b39c:	ldr	x21, [x8]
  40b3a0:	bl	4023f0 <__errno_location@plt>
  40b3a4:	ldr	w0, [x0]
  40b3a8:	bl	402130 <strerror@plt>
  40b3ac:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40b3b0:	mov	x3, x0
  40b3b4:	add	x1, x1, #0x836
  40b3b8:	mov	x0, x21
  40b3bc:	mov	x2, x19
  40b3c0:	bl	402440 <fprintf@plt>
  40b3c4:	mov	w0, w20
  40b3c8:	bl	402140 <close@plt>
  40b3cc:	b	40b44c <ferror@plt+0x8fdc>
  40b3d0:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b3d4:	ldr	x8, [x8, #3992]
  40b3d8:	ldr	x19, [x8]
  40b3dc:	bl	4023f0 <__errno_location@plt>
  40b3e0:	ldr	w0, [x0]
  40b3e4:	bl	402130 <strerror@plt>
  40b3e8:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40b3ec:	mov	x2, x0
  40b3f0:	add	x1, x1, #0x865
  40b3f4:	b	40b444 <ferror@plt+0x8fd4>
  40b3f8:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b3fc:	ldr	x8, [x8, #3992]
  40b400:	ldr	x19, [x8]
  40b404:	bl	4023f0 <__errno_location@plt>
  40b408:	ldr	w0, [x0]
  40b40c:	bl	402130 <strerror@plt>
  40b410:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40b414:	mov	x2, x0
  40b418:	add	x1, x1, #0x880
  40b41c:	b	40b444 <ferror@plt+0x8fd4>
  40b420:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b424:	ldr	x8, [x8, #3992]
  40b428:	ldr	x19, [x8]
  40b42c:	bl	4023f0 <__errno_location@plt>
  40b430:	ldr	w0, [x0]
  40b434:	bl	402130 <strerror@plt>
  40b438:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40b43c:	mov	x2, x0
  40b440:	add	x1, x1, #0x8af
  40b444:	mov	x0, x19
  40b448:	bl	402440 <fprintf@plt>
  40b44c:	mov	w0, #0xffffffff            	// #-1
  40b450:	add	sp, sp, #0x3, lsl #12
  40b454:	add	sp, sp, #0x180
  40b458:	ldp	x20, x19, [sp, #80]
  40b45c:	ldp	x22, x21, [sp, #64]
  40b460:	ldp	x24, x23, [sp, #48]
  40b464:	ldp	x26, x25, [sp, #32]
  40b468:	ldp	x28, x27, [sp, #16]
  40b46c:	ldp	x29, x30, [sp], #96
  40b470:	ret
  40b474:	stp	x29, x30, [sp, #-32]!
  40b478:	stp	x28, x19, [sp, #16]
  40b47c:	mov	x29, sp
  40b480:	sub	sp, sp, #0x1, lsl #12
  40b484:	mov	w1, #0x2f                  	// #47
  40b488:	mov	x19, x0
  40b48c:	bl	402280 <strchr@plt>
  40b490:	cbnz	x0, 40b4b8 <ferror@plt+0x9048>
  40b494:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40b498:	adrp	x3, 410000 <ferror@plt+0xdb90>
  40b49c:	add	x2, x2, #0x39d
  40b4a0:	add	x3, x3, #0x7ff
  40b4a4:	mov	x0, sp
  40b4a8:	mov	w1, #0x1000                	// #4096
  40b4ac:	mov	x4, x19
  40b4b0:	bl	401fc0 <snprintf@plt>
  40b4b4:	mov	x19, sp
  40b4b8:	mov	x0, x19
  40b4bc:	mov	w1, wzr
  40b4c0:	bl	402330 <open64@plt>
  40b4c4:	add	sp, sp, #0x1, lsl #12
  40b4c8:	ldp	x28, x19, [sp, #16]
  40b4cc:	ldp	x29, x30, [sp], #32
  40b4d0:	ret
  40b4d4:	stp	x29, x30, [sp, #-64]!
  40b4d8:	stp	x20, x19, [sp, #48]
  40b4dc:	mov	x20, x0
  40b4e0:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40b4e4:	add	x0, x0, #0x7ff
  40b4e8:	stp	x24, x23, [sp, #16]
  40b4ec:	stp	x22, x21, [sp, #32]
  40b4f0:	mov	x29, sp
  40b4f4:	mov	x19, x1
  40b4f8:	bl	401f80 <opendir@plt>
  40b4fc:	cbz	x0, 40b56c <ferror@plt+0x90fc>
  40b500:	mov	x21, x0
  40b504:	bl	402250 <readdir64@plt>
  40b508:	cbz	x0, 40b55c <ferror@plt+0x90ec>
  40b50c:	adrp	x22, 410000 <ferror@plt+0xdb90>
  40b510:	adrp	x23, 410000 <ferror@plt+0xdb90>
  40b514:	add	x22, x22, #0x8ca
  40b518:	add	x23, x23, #0x8c9
  40b51c:	add	x24, x0, #0x13
  40b520:	mov	x0, x24
  40b524:	mov	x1, x22
  40b528:	bl	4021b0 <strcmp@plt>
  40b52c:	cbz	w0, 40b550 <ferror@plt+0x90e0>
  40b530:	mov	x0, x24
  40b534:	mov	x1, x23
  40b538:	bl	4021b0 <strcmp@plt>
  40b53c:	cbz	w0, 40b550 <ferror@plt+0x90e0>
  40b540:	mov	x0, x24
  40b544:	mov	x1, x19
  40b548:	blr	x20
  40b54c:	cbnz	w0, 40b55c <ferror@plt+0x90ec>
  40b550:	mov	x0, x21
  40b554:	bl	402250 <readdir64@plt>
  40b558:	cbnz	x0, 40b51c <ferror@plt+0x90ac>
  40b55c:	mov	x0, x21
  40b560:	bl	402120 <closedir@plt>
  40b564:	mov	w0, wzr
  40b568:	b	40b570 <ferror@plt+0x9100>
  40b56c:	mov	w0, #0xffffffff            	// #-1
  40b570:	ldp	x20, x19, [sp, #48]
  40b574:	ldp	x22, x21, [sp, #32]
  40b578:	ldp	x24, x23, [sp, #16]
  40b57c:	ldp	x29, x30, [sp], #64
  40b580:	ret
  40b584:	mov	w1, #0x1                   	// #1
  40b588:	b	40b58c <ferror@plt+0x911c>
  40b58c:	stp	x29, x30, [sp, #-32]!
  40b590:	stp	x20, x19, [sp, #16]
  40b594:	mov	x29, sp
  40b598:	cbz	w0, 40b5e8 <ferror@plt+0x9178>
  40b59c:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b5a0:	ldr	x8, [x8, #4016]
  40b5a4:	mov	w19, w1
  40b5a8:	ldr	x0, [x8]
  40b5ac:	bl	40c318 <ferror@plt+0x9ea8>
  40b5b0:	adrp	x20, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b5b4:	str	x0, [x20, #3656]
  40b5b8:	cbz	x0, 40b5f4 <ferror@plt+0x9184>
  40b5bc:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b5c0:	ldr	x8, [x8, #4056]
  40b5c4:	ldr	w8, [x8]
  40b5c8:	cbz	w8, 40b5d4 <ferror@plt+0x9164>
  40b5cc:	mov	w1, #0x1                   	// #1
  40b5d0:	bl	40c3b8 <ferror@plt+0x9f48>
  40b5d4:	tbz	w19, #0, 40b5e8 <ferror@plt+0x9178>
  40b5d8:	ldr	x0, [x20, #3656]
  40b5dc:	ldp	x20, x19, [sp, #16]
  40b5e0:	ldp	x29, x30, [sp], #32
  40b5e4:	b	40c760 <ferror@plt+0xa2f0>
  40b5e8:	ldp	x20, x19, [sp, #16]
  40b5ec:	ldp	x29, x30, [sp], #32
  40b5f0:	ret
  40b5f4:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40b5f8:	add	x0, x0, #0x918
  40b5fc:	bl	401ed0 <perror@plt>
  40b600:	mov	w0, #0x1                   	// #1
  40b604:	bl	401eb0 <exit@plt>
  40b608:	mov	w0, #0x1                   	// #1
  40b60c:	b	40b610 <ferror@plt+0x91a0>
  40b610:	stp	x29, x30, [sp, #-16]!
  40b614:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b618:	ldr	x8, [x8, #3656]
  40b61c:	mov	x29, sp
  40b620:	cbz	x8, 40b640 <ferror@plt+0x91d0>
  40b624:	tbz	w0, #0, 40b630 <ferror@plt+0x91c0>
  40b628:	mov	x0, x8
  40b62c:	bl	40c7cc <ferror@plt+0xa35c>
  40b630:	adrp	x0, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b634:	add	x0, x0, #0xe48
  40b638:	ldp	x29, x30, [sp], #16
  40b63c:	b	40c34c <ferror@plt+0x9edc>
  40b640:	ldp	x29, x30, [sp], #16
  40b644:	ret
  40b648:	mov	w1, wzr
  40b64c:	b	40b58c <ferror@plt+0x911c>
  40b650:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b654:	ldr	x8, [x8, #3656]
  40b658:	cbz	x8, 40b668 <ferror@plt+0x91f8>
  40b65c:	adrp	x0, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b660:	add	x0, x0, #0xe48
  40b664:	b	40c34c <ferror@plt+0x9edc>
  40b668:	ret
  40b66c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b670:	ldr	x8, [x8, #3656]
  40b674:	cmp	x8, #0x0
  40b678:	cset	w0, ne  // ne = any
  40b67c:	ret
  40b680:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b684:	ldr	x0, [x8, #3656]
  40b688:	ret
  40b68c:	stp	x29, x30, [sp, #-32]!
  40b690:	str	x19, [sp, #16]
  40b694:	adrp	x19, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b698:	ldr	x8, [x19, #3656]
  40b69c:	mov	x29, sp
  40b6a0:	cbz	x8, 40b6c8 <ferror@plt+0x9258>
  40b6a4:	mov	x1, x0
  40b6a8:	cbz	x0, 40b6b8 <ferror@plt+0x9248>
  40b6ac:	mov	x0, x8
  40b6b0:	bl	40c3c4 <ferror@plt+0x9f54>
  40b6b4:	ldr	x8, [x19, #3656]
  40b6b8:	ldr	x19, [sp, #16]
  40b6bc:	mov	x0, x8
  40b6c0:	ldp	x29, x30, [sp], #32
  40b6c4:	b	40c694 <ferror@plt+0xa224>
  40b6c8:	ldr	x19, [sp, #16]
  40b6cc:	ldp	x29, x30, [sp], #32
  40b6d0:	ret
  40b6d4:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b6d8:	ldr	x0, [x8, #3656]
  40b6dc:	cbz	x0, 40b6e4 <ferror@plt+0x9274>
  40b6e0:	b	40c6e4 <ferror@plt+0xa274>
  40b6e4:	ret
  40b6e8:	stp	x29, x30, [sp, #-32]!
  40b6ec:	str	x19, [sp, #16]
  40b6f0:	adrp	x19, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b6f4:	ldr	x8, [x19, #3656]
  40b6f8:	tst	w0, #0x6
  40b6fc:	mov	x29, sp
  40b700:	b.eq	40b728 <ferror@plt+0x92b8>  // b.none
  40b704:	cbz	x8, 40b72c <ferror@plt+0x92bc>
  40b708:	cbz	x1, 40b718 <ferror@plt+0x92a8>
  40b70c:	mov	x0, x8
  40b710:	bl	40c3c4 <ferror@plt+0x9f54>
  40b714:	ldr	x8, [x19, #3656]
  40b718:	ldr	x19, [sp, #16]
  40b71c:	mov	x0, x8
  40b720:	ldp	x29, x30, [sp], #32
  40b724:	b	40c760 <ferror@plt+0xa2f0>
  40b728:	cbnz	x8, 40b74c <ferror@plt+0x92dc>
  40b72c:	mov	w8, #0x5                   	// #5
  40b730:	tst	w0, w8
  40b734:	b.eq	40b74c <ferror@plt+0x92dc>  // b.none
  40b738:	ldr	x19, [sp, #16]
  40b73c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40b740:	add	x0, x0, #0x439
  40b744:	ldp	x29, x30, [sp], #32
  40b748:	b	4023d0 <printf@plt>
  40b74c:	ldr	x19, [sp, #16]
  40b750:	ldp	x29, x30, [sp], #32
  40b754:	ret
  40b758:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b75c:	ldr	x8, [x8, #3656]
  40b760:	tst	w0, #0x6
  40b764:	b.eq	40b774 <ferror@plt+0x9304>  // b.none
  40b768:	cbz	x8, 40b778 <ferror@plt+0x9308>
  40b76c:	mov	x0, x8
  40b770:	b	40c7cc <ferror@plt+0xa35c>
  40b774:	cbnz	x8, 40b790 <ferror@plt+0x9320>
  40b778:	mov	w8, #0x5                   	// #5
  40b77c:	tst	w0, w8
  40b780:	b.eq	40b790 <ferror@plt+0x9320>  // b.none
  40b784:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40b788:	add	x0, x0, #0x439
  40b78c:	b	4023d0 <printf@plt>
  40b790:	ret
  40b794:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b798:	ldr	x8, [x8, #3656]
  40b79c:	tst	w0, #0x6
  40b7a0:	b.eq	40b7bc <ferror@plt+0x934c>  // b.none
  40b7a4:	cbz	x8, 40b7c0 <ferror@plt+0x9350>
  40b7a8:	mov	x0, x8
  40b7ac:	cbz	x2, 40b7e8 <ferror@plt+0x9378>
  40b7b0:	mov	x1, x2
  40b7b4:	mov	w2, w4
  40b7b8:	b	40cb38 <ferror@plt+0xa6c8>
  40b7bc:	cbnz	x8, 40b7e4 <ferror@plt+0x9374>
  40b7c0:	mov	w8, #0x5                   	// #5
  40b7c4:	tst	w0, w8
  40b7c8:	b.eq	40b7e4 <ferror@plt+0x9374>  // b.none
  40b7cc:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b7d0:	ldr	x8, [x8, #4016]
  40b7d4:	mov	x2, x3
  40b7d8:	mov	w3, w4
  40b7dc:	ldr	x0, [x8]
  40b7e0:	b	40bfd0 <ferror@plt+0x9b60>
  40b7e4:	ret
  40b7e8:	mov	w1, w4
  40b7ec:	b	40c8fc <ferror@plt+0xa48c>
  40b7f0:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b7f4:	ldr	x8, [x8, #3656]
  40b7f8:	tst	w0, #0x6
  40b7fc:	b.eq	40b818 <ferror@plt+0x93a8>  // b.none
  40b800:	cbz	x8, 40b81c <ferror@plt+0x93ac>
  40b804:	mov	x0, x8
  40b808:	cbz	x2, 40b844 <ferror@plt+0x93d4>
  40b80c:	mov	x1, x2
  40b810:	mov	x2, x4
  40b814:	b	40cb6c <ferror@plt+0xa6fc>
  40b818:	cbnz	x8, 40b840 <ferror@plt+0x93d0>
  40b81c:	mov	w8, #0x5                   	// #5
  40b820:	tst	w0, w8
  40b824:	b.eq	40b840 <ferror@plt+0x93d0>  // b.none
  40b828:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b82c:	ldr	x8, [x8, #4016]
  40b830:	mov	x2, x3
  40b834:	mov	x3, x4
  40b838:	ldr	x0, [x8]
  40b83c:	b	40bfd0 <ferror@plt+0x9b60>
  40b840:	ret
  40b844:	mov	x1, x4
  40b848:	b	40c90c <ferror@plt+0xa49c>
  40b84c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b850:	ldr	x8, [x8, #3656]
  40b854:	tst	w0, #0x6
  40b858:	b.eq	40b874 <ferror@plt+0x9404>  // b.none
  40b85c:	cbz	x8, 40b878 <ferror@plt+0x9408>
  40b860:	mov	x0, x8
  40b864:	cbz	x2, 40b8a4 <ferror@plt+0x9434>
  40b868:	mov	x1, x2
  40b86c:	mov	w2, w4
  40b870:	b	40ca68 <ferror@plt+0xa5f8>
  40b874:	cbnz	x8, 40b8a0 <ferror@plt+0x9430>
  40b878:	mov	w8, #0x5                   	// #5
  40b87c:	tst	w0, w8
  40b880:	b.eq	40b8a0 <ferror@plt+0x9430>  // b.none
  40b884:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b888:	ldr	x8, [x8, #4016]
  40b88c:	mov	x2, x3
  40b890:	ldr	x0, [x8]
  40b894:	and	w8, w4, #0xff
  40b898:	mov	w3, w8
  40b89c:	b	40bfd0 <ferror@plt+0x9b60>
  40b8a0:	ret
  40b8a4:	mov	w1, w4
  40b8a8:	b	40c88c <ferror@plt+0xa41c>
  40b8ac:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b8b0:	ldr	x8, [x8, #3656]
  40b8b4:	tst	w0, #0x6
  40b8b8:	b.eq	40b8d4 <ferror@plt+0x9464>  // b.none
  40b8bc:	cbz	x8, 40b8d8 <ferror@plt+0x9468>
  40b8c0:	mov	x0, x8
  40b8c4:	cbz	x2, 40b904 <ferror@plt+0x9494>
  40b8c8:	mov	x1, x2
  40b8cc:	mov	w2, w4
  40b8d0:	b	40ca9c <ferror@plt+0xa62c>
  40b8d4:	cbnz	x8, 40b900 <ferror@plt+0x9490>
  40b8d8:	mov	w8, #0x5                   	// #5
  40b8dc:	tst	w0, w8
  40b8e0:	b.eq	40b900 <ferror@plt+0x9490>  // b.none
  40b8e4:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b8e8:	ldr	x8, [x8, #4016]
  40b8ec:	mov	x2, x3
  40b8f0:	ldr	x0, [x8]
  40b8f4:	and	w8, w4, #0xffff
  40b8f8:	mov	w3, w8
  40b8fc:	b	40bfd0 <ferror@plt+0x9b60>
  40b900:	ret
  40b904:	mov	w1, w4
  40b908:	b	40c89c <ferror@plt+0xa42c>
  40b90c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b910:	ldr	x8, [x8, #3656]
  40b914:	tst	w0, #0x6
  40b918:	b.eq	40b934 <ferror@plt+0x94c4>  // b.none
  40b91c:	cbz	x8, 40b938 <ferror@plt+0x94c8>
  40b920:	mov	x0, x8
  40b924:	cbz	x2, 40b960 <ferror@plt+0x94f0>
  40b928:	mov	x1, x2
  40b92c:	mov	w2, w4
  40b930:	b	40c9cc <ferror@plt+0xa55c>
  40b934:	cbnz	x8, 40b95c <ferror@plt+0x94ec>
  40b938:	mov	w8, #0x5                   	// #5
  40b93c:	tst	w0, w8
  40b940:	b.eq	40b95c <ferror@plt+0x94ec>  // b.none
  40b944:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b948:	ldr	x8, [x8, #4016]
  40b94c:	mov	x2, x3
  40b950:	mov	w3, w4
  40b954:	ldr	x0, [x8]
  40b958:	b	40bfd0 <ferror@plt+0x9b60>
  40b95c:	ret
  40b960:	mov	w1, w4
  40b964:	b	40c8ac <ferror@plt+0xa43c>
  40b968:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b96c:	ldr	x8, [x8, #3656]
  40b970:	tst	w0, #0x6
  40b974:	b.eq	40b990 <ferror@plt+0x9520>  // b.none
  40b978:	cbz	x8, 40b994 <ferror@plt+0x9524>
  40b97c:	mov	x0, x8
  40b980:	cbz	x2, 40b9bc <ferror@plt+0x954c>
  40b984:	mov	x1, x2
  40b988:	mov	x2, x4
  40b98c:	b	40ca00 <ferror@plt+0xa590>
  40b990:	cbnz	x8, 40b9b8 <ferror@plt+0x9548>
  40b994:	mov	w8, #0x5                   	// #5
  40b998:	tst	w0, w8
  40b99c:	b.eq	40b9b8 <ferror@plt+0x9548>  // b.none
  40b9a0:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40b9a4:	ldr	x8, [x8, #4016]
  40b9a8:	mov	x2, x3
  40b9ac:	mov	x3, x4
  40b9b0:	ldr	x0, [x8]
  40b9b4:	b	40bfd0 <ferror@plt+0x9b60>
  40b9b8:	ret
  40b9bc:	mov	x1, x4
  40b9c0:	b	40c8bc <ferror@plt+0xa44c>
  40b9c4:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40b9c8:	ldr	x8, [x8, #3656]
  40b9cc:	tst	w0, #0x6
  40b9d0:	b.eq	40b9ec <ferror@plt+0x957c>  // b.none
  40b9d4:	cbz	x8, 40b9f0 <ferror@plt+0x9580>
  40b9d8:	mov	x0, x8
  40b9dc:	cbz	x2, 40ba18 <ferror@plt+0x95a8>
  40b9e0:	mov	x1, x2
  40b9e4:	mov	x2, x4
  40b9e8:	b	40cad0 <ferror@plt+0xa660>
  40b9ec:	cbnz	x8, 40ba14 <ferror@plt+0x95a4>
  40b9f0:	mov	w8, #0x5                   	// #5
  40b9f4:	tst	w0, w8
  40b9f8:	b.eq	40ba14 <ferror@plt+0x95a4>  // b.none
  40b9fc:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40ba00:	ldr	x8, [x8, #4016]
  40ba04:	mov	x2, x3
  40ba08:	mov	x3, x4
  40ba0c:	ldr	x0, [x8]
  40ba10:	b	40bfd0 <ferror@plt+0x9b60>
  40ba14:	ret
  40ba18:	mov	x1, x4
  40ba1c:	b	40c8dc <ferror@plt+0xa46c>
  40ba20:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40ba24:	ldr	x8, [x8, #3656]
  40ba28:	tst	w0, #0x6
  40ba2c:	b.eq	40ba48 <ferror@plt+0x95d8>  // b.none
  40ba30:	cbz	x8, 40ba4c <ferror@plt+0x95dc>
  40ba34:	mov	x0, x8
  40ba38:	cbz	x2, 40ba74 <ferror@plt+0x9604>
  40ba3c:	mov	x1, x2
  40ba40:	mov	x2, x4
  40ba44:	b	40cb04 <ferror@plt+0xa694>
  40ba48:	cbnz	x8, 40ba70 <ferror@plt+0x9600>
  40ba4c:	mov	w8, #0x5                   	// #5
  40ba50:	tst	w0, w8
  40ba54:	b.eq	40ba70 <ferror@plt+0x9600>  // b.none
  40ba58:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40ba5c:	ldr	x8, [x8, #4016]
  40ba60:	mov	x2, x3
  40ba64:	mov	x3, x4
  40ba68:	ldr	x0, [x8]
  40ba6c:	b	40bfd0 <ferror@plt+0x9b60>
  40ba70:	ret
  40ba74:	mov	x1, x4
  40ba78:	b	40c8ec <ferror@plt+0xa47c>
  40ba7c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40ba80:	ldr	x8, [x8, #3656]
  40ba84:	tst	w0, #0x6
  40ba88:	b.eq	40baa0 <ferror@plt+0x9630>  // b.none
  40ba8c:	cbz	x8, 40baa4 <ferror@plt+0x9634>
  40ba90:	mov	x0, x8
  40ba94:	cbz	x2, 40bac8 <ferror@plt+0x9658>
  40ba98:	mov	x1, x2
  40ba9c:	b	40c990 <ferror@plt+0xa520>
  40baa0:	cbnz	x8, 40bac4 <ferror@plt+0x9654>
  40baa4:	mov	w8, #0x5                   	// #5
  40baa8:	tst	w0, w8
  40baac:	b.eq	40bac4 <ferror@plt+0x9654>  // b.none
  40bab0:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40bab4:	ldr	x8, [x8, #4016]
  40bab8:	mov	x2, x3
  40babc:	ldr	x0, [x8]
  40bac0:	b	40bfd0 <ferror@plt+0x9b60>
  40bac4:	ret
  40bac8:	b	40c880 <ferror@plt+0xa410>
  40bacc:	sub	sp, sp, #0x60
  40bad0:	stp	x20, x19, [sp, #80]
  40bad4:	mov	x20, x0
  40bad8:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40badc:	mov	w19, w1
  40bae0:	add	x2, x2, #0x8f9
  40bae4:	mov	x0, sp
  40bae8:	mov	w1, #0x40                  	// #64
  40baec:	mov	x3, x20
  40baf0:	stp	x29, x30, [sp, #64]
  40baf4:	add	x29, sp, #0x40
  40baf8:	bl	401fc0 <snprintf@plt>
  40bafc:	mov	x3, sp
  40bb00:	mov	w0, #0x4                   	// #4
  40bb04:	mov	w1, #0x6                   	// #6
  40bb08:	mov	x2, x20
  40bb0c:	mov	w4, w19
  40bb10:	bl	40b90c <ferror@plt+0x949c>
  40bb14:	ldp	x20, x19, [sp, #80]
  40bb18:	ldp	x29, x30, [sp, #64]
  40bb1c:	add	sp, sp, #0x60
  40bb20:	ret
  40bb24:	sub	sp, sp, #0x60
  40bb28:	stp	x20, x19, [sp, #80]
  40bb2c:	mov	x20, x0
  40bb30:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40bb34:	mov	x19, x1
  40bb38:	add	x2, x2, #0x900
  40bb3c:	mov	x0, sp
  40bb40:	mov	w1, #0x40                  	// #64
  40bb44:	mov	x3, x20
  40bb48:	stp	x29, x30, [sp, #64]
  40bb4c:	add	x29, sp, #0x40
  40bb50:	bl	401fc0 <snprintf@plt>
  40bb54:	mov	x3, sp
  40bb58:	mov	w0, #0x4                   	// #4
  40bb5c:	mov	w1, #0x6                   	// #6
  40bb60:	mov	x2, x20
  40bb64:	mov	x4, x19
  40bb68:	bl	40bb7c <ferror@plt+0x970c>
  40bb6c:	ldp	x20, x19, [sp, #80]
  40bb70:	ldp	x29, x30, [sp, #64]
  40bb74:	add	sp, sp, #0x60
  40bb78:	ret
  40bb7c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40bb80:	ldr	x8, [x8, #3656]
  40bb84:	tst	w0, #0x6
  40bb88:	b.eq	40bba4 <ferror@plt+0x9734>  // b.none
  40bb8c:	cbz	x8, 40bba8 <ferror@plt+0x9738>
  40bb90:	cbz	x2, 40bbd0 <ferror@plt+0x9760>
  40bb94:	cbnz	x4, 40bbd0 <ferror@plt+0x9760>
  40bb98:	mov	x0, x8
  40bb9c:	mov	x1, x2
  40bba0:	b	40c3c4 <ferror@plt+0x9f54>
  40bba4:	cbnz	x8, 40bbcc <ferror@plt+0x975c>
  40bba8:	mov	w8, #0x5                   	// #5
  40bbac:	tst	w0, w8
  40bbb0:	b.eq	40bbcc <ferror@plt+0x975c>  // b.none
  40bbb4:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40bbb8:	ldr	x8, [x8, #4016]
  40bbbc:	mov	x2, x3
  40bbc0:	mov	x3, x4
  40bbc4:	ldr	x0, [x8]
  40bbc8:	b	40bfd0 <ferror@plt+0x9b60>
  40bbcc:	ret
  40bbd0:	cbnz	x2, 40bbe4 <ferror@plt+0x9774>
  40bbd4:	cbz	x4, 40bbe4 <ferror@plt+0x9774>
  40bbd8:	mov	x0, x8
  40bbdc:	mov	x1, x4
  40bbe0:	b	40c810 <ferror@plt+0xa3a0>
  40bbe4:	mov	x0, x8
  40bbe8:	mov	x1, x2
  40bbec:	mov	x2, x4
  40bbf0:	b	40c91c <ferror@plt+0xa4ac>
  40bbf4:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40bbf8:	ldr	x8, [x8, #3656]
  40bbfc:	tst	w0, #0x6
  40bc00:	b.eq	40bc20 <ferror@plt+0x97b0>  // b.none
  40bc04:	cbz	x8, 40bc24 <ferror@plt+0x97b4>
  40bc08:	cbz	x2, 40bc64 <ferror@plt+0x97f4>
  40bc0c:	and	w9, w4, #0x1
  40bc10:	mov	x0, x8
  40bc14:	mov	x1, x2
  40bc18:	mov	w2, w9
  40bc1c:	b	40c948 <ferror@plt+0xa4d8>
  40bc20:	cbnz	x8, 40bc60 <ferror@plt+0x97f0>
  40bc24:	mov	w8, #0x5                   	// #5
  40bc28:	tst	w0, w8
  40bc2c:	b.eq	40bc60 <ferror@plt+0x97f0>  // b.none
  40bc30:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40bc34:	ldr	x8, [x8, #4016]
  40bc38:	adrp	x9, 410000 <ferror@plt+0xdb90>
  40bc3c:	add	x9, x9, #0x907
  40bc40:	tst	w4, #0x1
  40bc44:	ldr	x0, [x8]
  40bc48:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40bc4c:	add	x8, x8, #0x90c
  40bc50:	csel	x8, x9, x8, ne  // ne = any
  40bc54:	mov	x2, x3
  40bc58:	mov	x3, x8
  40bc5c:	b	40bfd0 <ferror@plt+0x9b60>
  40bc60:	ret
  40bc64:	and	w1, w4, #0x1
  40bc68:	mov	x0, x8
  40bc6c:	b	40c850 <ferror@plt+0xa3e0>
  40bc70:	sub	sp, sp, #0x60
  40bc74:	stp	x29, x30, [sp, #64]
  40bc78:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40bc7c:	ldr	x8, [x8, #3656]
  40bc80:	tst	w0, #0x6
  40bc84:	str	x19, [sp, #80]
  40bc88:	add	x29, sp, #0x40
  40bc8c:	b.eq	40bccc <ferror@plt+0x985c>  // b.none
  40bc90:	cbz	x8, 40bccc <ferror@plt+0x985c>
  40bc94:	mov	x19, x2
  40bc98:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40bc9c:	add	x2, x2, #0x912
  40bca0:	mov	x0, sp
  40bca4:	mov	w1, #0x40                  	// #64
  40bca8:	mov	x3, x4
  40bcac:	bl	401fc0 <snprintf@plt>
  40bcb0:	mov	x4, sp
  40bcb4:	mov	w0, #0x2                   	// #2
  40bcb8:	mov	w1, #0x6                   	// #6
  40bcbc:	mov	x2, x19
  40bcc0:	mov	x3, xzr
  40bcc4:	bl	40bb7c <ferror@plt+0x970c>
  40bcc8:	b	40bd00 <ferror@plt+0x9890>
  40bccc:	mov	w9, #0x5                   	// #5
  40bcd0:	tst	w0, w9
  40bcd4:	b.eq	40bd00 <ferror@plt+0x9890>  // b.none
  40bcd8:	cbnz	x8, 40bd00 <ferror@plt+0x9890>
  40bcdc:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40bce0:	ldr	x8, [x8, #4016]
  40bce4:	ldr	x19, [sp, #80]
  40bce8:	ldp	x29, x30, [sp, #64]
  40bcec:	mov	x2, x3
  40bcf0:	ldr	x0, [x8]
  40bcf4:	mov	x3, x4
  40bcf8:	add	sp, sp, #0x60
  40bcfc:	b	40bfd0 <ferror@plt+0x9b60>
  40bd00:	ldr	x19, [sp, #80]
  40bd04:	ldp	x29, x30, [sp, #64]
  40bd08:	add	sp, sp, #0x60
  40bd0c:	ret
  40bd10:	sub	sp, sp, #0x60
  40bd14:	stp	x29, x30, [sp, #64]
  40bd18:	stp	x20, x19, [sp, #80]
  40bd1c:	adrp	x20, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40bd20:	ldr	x8, [x20, #3656]
  40bd24:	tst	w0, #0x6
  40bd28:	add	x29, sp, #0x40
  40bd2c:	b.eq	40bd68 <ferror@plt+0x98f8>  // b.none
  40bd30:	cbz	x8, 40bd68 <ferror@plt+0x98f8>
  40bd34:	mov	x19, x2
  40bd38:	adrp	x2, 40f000 <ferror@plt+0xcb90>
  40bd3c:	add	x2, x2, #0x7c7
  40bd40:	mov	x0, sp
  40bd44:	mov	w1, #0x40                  	// #64
  40bd48:	mov	w3, w4
  40bd4c:	bl	401fc0 <snprintf@plt>
  40bd50:	ldr	x0, [x20, #3656]
  40bd54:	cbz	x19, 40bd9c <ferror@plt+0x992c>
  40bd58:	mov	x2, sp
  40bd5c:	mov	x1, x19
  40bd60:	bl	40c91c <ferror@plt+0xa4ac>
  40bd64:	b	40bda4 <ferror@plt+0x9934>
  40bd68:	mov	w9, #0x5                   	// #5
  40bd6c:	tst	w0, w9
  40bd70:	b.eq	40bda4 <ferror@plt+0x9934>  // b.none
  40bd74:	cbnz	x8, 40bda4 <ferror@plt+0x9934>
  40bd78:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40bd7c:	ldr	x8, [x8, #4016]
  40bd80:	ldp	x20, x19, [sp, #80]
  40bd84:	ldp	x29, x30, [sp, #64]
  40bd88:	mov	x2, x3
  40bd8c:	ldr	x0, [x8]
  40bd90:	mov	w3, w4
  40bd94:	add	sp, sp, #0x60
  40bd98:	b	40bfd0 <ferror@plt+0x9b60>
  40bd9c:	mov	x1, sp
  40bda0:	bl	40c810 <ferror@plt+0xa3a0>
  40bda4:	ldp	x20, x19, [sp, #80]
  40bda8:	ldp	x29, x30, [sp, #64]
  40bdac:	add	sp, sp, #0x60
  40bdb0:	ret
  40bdb4:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40bdb8:	ldr	x8, [x8, #3656]
  40bdbc:	tst	w0, #0x6
  40bdc0:	b.eq	40bdd8 <ferror@plt+0x9968>  // b.none
  40bdc4:	cbz	x8, 40bddc <ferror@plt+0x996c>
  40bdc8:	mov	x0, x8
  40bdcc:	cbz	x2, 40be04 <ferror@plt+0x9994>
  40bdd0:	mov	x1, x2
  40bdd4:	b	40cba0 <ferror@plt+0xa730>
  40bdd8:	cbnz	x8, 40be00 <ferror@plt+0x9990>
  40bddc:	mov	w8, #0x5                   	// #5
  40bde0:	tst	w0, w8
  40bde4:	b.eq	40be00 <ferror@plt+0x9990>  // b.none
  40bde8:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40bdec:	ldr	x8, [x8, #4016]
  40bdf0:	mov	x2, x3
  40bdf4:	mov	x3, x4
  40bdf8:	ldr	x0, [x8]
  40bdfc:	b	40bfd0 <ferror@plt+0x9b60>
  40be00:	ret
  40be04:	b	40c874 <ferror@plt+0xa404>
  40be08:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40be0c:	ldr	x8, [x8, #3656]
  40be10:	cbz	x8, 40be18 <ferror@plt+0x99a8>
  40be14:	ret
  40be18:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40be1c:	ldr	x8, [x8, #4048]
  40be20:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40be24:	add	x0, x0, #0x439
  40be28:	ldr	x1, [x8]
  40be2c:	b	4023d0 <printf@plt>
  40be30:	stp	x29, x30, [sp, #-32]!
  40be34:	str	x19, [sp, #16]
  40be38:	mov	w19, wzr
  40be3c:	mov	x29, sp
  40be40:	cbz	w0, 40becc <ferror@plt+0x9a5c>
  40be44:	cbnz	w1, 40becc <ferror@plt+0x9a5c>
  40be48:	cmp	w0, #0x2
  40be4c:	b.eq	40be68 <ferror@plt+0x99f8>  // b.none
  40be50:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40be54:	ldr	x8, [x8, #4016]
  40be58:	ldr	x0, [x8]
  40be5c:	bl	401fe0 <fileno@plt>
  40be60:	bl	402310 <isatty@plt>
  40be64:	cbz	w0, 40beb8 <ferror@plt+0x9a48>
  40be68:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40be6c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40be70:	mov	w19, #0x1                   	// #1
  40be74:	add	x0, x0, #0x93d
  40be78:	strb	w19, [x8, #3664]
  40be7c:	bl	402400 <getenv@plt>
  40be80:	cbz	x0, 40becc <ferror@plt+0x9a5c>
  40be84:	mov	w1, #0x3b                  	// #59
  40be88:	bl	402150 <strrchr@plt>
  40be8c:	cbz	x0, 40bec8 <ferror@plt+0x9a58>
  40be90:	ldrb	w8, [x0, #1]
  40be94:	sub	w9, w8, #0x30
  40be98:	cmp	w9, #0x7
  40be9c:	b.cs	40bec0 <ferror@plt+0x9a50>  // b.hs, b.nlast
  40bea0:	ldrb	w8, [x0, #2]
  40bea4:	mov	w19, #0x1                   	// #1
  40bea8:	cbnz	w8, 40becc <ferror@plt+0x9a5c>
  40beac:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40beb0:	strb	w19, [x8, #3668]
  40beb4:	b	40becc <ferror@plt+0x9a5c>
  40beb8:	mov	w19, wzr
  40bebc:	b	40becc <ferror@plt+0x9a5c>
  40bec0:	cmp	w8, #0x38
  40bec4:	b.eq	40bea0 <ferror@plt+0x9a30>  // b.none
  40bec8:	mov	w19, #0x1                   	// #1
  40becc:	mov	w0, w19
  40bed0:	ldr	x19, [sp, #16]
  40bed4:	ldp	x29, x30, [sp], #32
  40bed8:	ret
  40bedc:	stp	x29, x30, [sp, #-48]!
  40bee0:	str	x21, [sp, #16]
  40bee4:	stp	x20, x19, [sp, #32]
  40bee8:	mov	x29, sp
  40beec:	cbz	x1, 40bf50 <ferror@plt+0x9ae0>
  40bef0:	mov	x19, x1
  40bef4:	mov	x20, x0
  40bef8:	bl	401e90 <strlen@plt>
  40befc:	add	x9, x0, #0x10
  40bf00:	mov	x8, sp
  40bf04:	and	x9, x9, #0xfffffffffffffff0
  40bf08:	sub	x21, x8, x9
  40bf0c:	add	x2, x0, #0x1
  40bf10:	mov	sp, x21
  40bf14:	mov	x0, x21
  40bf18:	mov	x1, x20
  40bf1c:	bl	401e50 <memcpy@plt>
  40bf20:	mov	w1, #0x3d                  	// #61
  40bf24:	mov	x0, x21
  40bf28:	bl	402370 <strchrnul@plt>
  40bf2c:	ldrb	w8, [x0]
  40bf30:	mov	x20, x0
  40bf34:	cbz	w8, 40bf3c <ferror@plt+0x9acc>
  40bf38:	strb	wzr, [x20], #1
  40bf3c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40bf40:	add	x1, x1, #0x924
  40bf44:	mov	x0, x21
  40bf48:	bl	408e94 <ferror@plt+0x6a24>
  40bf4c:	tbz	w0, #0, 40bf58 <ferror@plt+0x9ae8>
  40bf50:	mov	w0, wzr
  40bf54:	b	40bfb0 <ferror@plt+0x9b40>
  40bf58:	ldrb	w8, [x20]
  40bf5c:	cbz	w8, 40bfa4 <ferror@plt+0x9b34>
  40bf60:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40bf64:	add	x1, x1, #0x92b
  40bf68:	mov	x0, x20
  40bf6c:	bl	4021b0 <strcmp@plt>
  40bf70:	cbz	w0, 40bfa4 <ferror@plt+0x9b34>
  40bf74:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40bf78:	add	x1, x1, #0x932
  40bf7c:	mov	x0, x20
  40bf80:	bl	4021b0 <strcmp@plt>
  40bf84:	cbz	w0, 40bfc4 <ferror@plt+0x9b54>
  40bf88:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40bf8c:	add	x1, x1, #0x937
  40bf90:	mov	x0, x20
  40bf94:	bl	4021b0 <strcmp@plt>
  40bf98:	cbnz	w0, 40bf50 <ferror@plt+0x9ae0>
  40bf9c:	str	wzr, [x19]
  40bfa0:	b	40bfac <ferror@plt+0x9b3c>
  40bfa4:	mov	w8, #0x2                   	// #2
  40bfa8:	str	w8, [x19]
  40bfac:	mov	w0, #0x1                   	// #1
  40bfb0:	mov	sp, x29
  40bfb4:	ldp	x20, x19, [sp, #32]
  40bfb8:	ldr	x21, [sp, #16]
  40bfbc:	ldp	x29, x30, [sp], #48
  40bfc0:	ret
  40bfc4:	mov	w0, #0x1                   	// #1
  40bfc8:	str	w0, [x19]
  40bfcc:	b	40bfb0 <ferror@plt+0x9b40>
  40bfd0:	sub	sp, sp, #0x130
  40bfd4:	stp	x29, x30, [sp, #240]
  40bfd8:	add	x29, sp, #0xf0
  40bfdc:	mov	x8, #0xffffffffffffffd8    	// #-40
  40bfe0:	mov	x9, sp
  40bfe4:	sub	x10, x29, #0x68
  40bfe8:	stp	x20, x19, [sp, #288]
  40bfec:	mov	x20, x2
  40bff0:	mov	x19, x0
  40bff4:	movk	x8, #0xff80, lsl #32
  40bff8:	add	x11, x29, #0x40
  40bffc:	cmp	w1, #0x6
  40c000:	add	x9, x9, #0x80
  40c004:	add	x10, x10, #0x28
  40c008:	str	x28, [sp, #256]
  40c00c:	stp	x22, x21, [sp, #272]
  40c010:	stp	x3, x4, [x29, #-104]
  40c014:	stp	x5, x6, [x29, #-88]
  40c018:	stur	x7, [x29, #-72]
  40c01c:	stp	q1, q2, [sp, #16]
  40c020:	stp	q3, q4, [sp, #48]
  40c024:	str	q0, [sp]
  40c028:	stp	q5, q6, [sp, #80]
  40c02c:	str	q7, [sp, #112]
  40c030:	stp	x9, x8, [x29, #-16]
  40c034:	stp	x11, x10, [x29, #-32]
  40c038:	b.eq	40c0c8 <ferror@plt+0x9c58>  // b.none
  40c03c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40c040:	ldrb	w8, [x8, #3664]
  40c044:	cbz	w8, 40c0c8 <ferror@plt+0x9c58>
  40c048:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c80>
  40c04c:	ldrb	w8, [x8, #3668]
  40c050:	adrp	x9, 410000 <ferror@plt+0xdb90>
  40c054:	adrp	x10, 410000 <ferror@plt+0xdb90>
  40c058:	add	x9, x9, #0x9cc
  40c05c:	add	x10, x10, #0x9b0
  40c060:	cmp	w8, #0x0
  40c064:	csel	x8, x10, x9, ne  // ne = any
  40c068:	ldr	w8, [x8, w1, uxtw #2]
  40c06c:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40c070:	add	x9, x9, #0xd20
  40c074:	adrp	x21, 410000 <ferror@plt+0xdb90>
  40c078:	ldr	x2, [x9, x8, lsl #3]
  40c07c:	add	x21, x21, #0x439
  40c080:	mov	x0, x19
  40c084:	mov	x1, x21
  40c088:	bl	402440 <fprintf@plt>
  40c08c:	ldp	q0, q1, [x29, #-32]
  40c090:	mov	w22, w0
  40c094:	sub	x2, x29, #0x40
  40c098:	mov	x0, x19
  40c09c:	mov	x1, x20
  40c0a0:	stp	q0, q1, [x29, #-64]
  40c0a4:	bl	4023c0 <vfprintf@plt>
  40c0a8:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40c0ac:	add	w20, w0, w22
  40c0b0:	add	x2, x2, #0x9a9
  40c0b4:	mov	x0, x19
  40c0b8:	mov	x1, x21
  40c0bc:	bl	402440 <fprintf@plt>
  40c0c0:	add	w0, w20, w0
  40c0c4:	b	40c0e0 <ferror@plt+0x9c70>
  40c0c8:	ldp	q0, q1, [x29, #-32]
  40c0cc:	sub	x2, x29, #0x40
  40c0d0:	mov	x0, x19
  40c0d4:	mov	x1, x20
  40c0d8:	stp	q0, q1, [x29, #-64]
  40c0dc:	bl	4023c0 <vfprintf@plt>
  40c0e0:	ldp	x20, x19, [sp, #288]
  40c0e4:	ldp	x22, x21, [sp, #272]
  40c0e8:	ldr	x28, [sp, #256]
  40c0ec:	ldp	x29, x30, [sp, #240]
  40c0f0:	add	sp, sp, #0x130
  40c0f4:	ret
  40c0f8:	and	w8, w0, #0xff
  40c0fc:	mov	w9, #0x6                   	// #6
  40c100:	mov	w10, #0x3                   	// #3
  40c104:	cmp	w8, #0xa
  40c108:	csel	w9, w10, w9, eq  // eq = none
  40c10c:	cmp	w8, #0x2
  40c110:	csel	w0, w8, w9, eq  // eq = none
  40c114:	ret
  40c118:	and	w8, w0, #0xff
  40c11c:	mov	w9, #0x5                   	// #5
  40c120:	cmp	w8, #0x2
  40c124:	cinc	w9, w9, ne  // ne = any
  40c128:	cmp	w8, #0x6
  40c12c:	mov	w8, #0x4                   	// #4
  40c130:	csel	w0, w8, w9, eq  // eq = none
  40c134:	ret
  40c138:	stp	x29, x30, [sp, #-80]!
  40c13c:	stp	x26, x25, [sp, #16]
  40c140:	stp	x24, x23, [sp, #32]
  40c144:	stp	x22, x21, [sp, #48]
  40c148:	stp	x20, x19, [sp, #64]
  40c14c:	mov	x29, sp
  40c150:	mov	x21, x3
  40c154:	mov	x19, x2
  40c158:	mov	x22, x1
  40c15c:	mov	w20, w0
  40c160:	bl	4023f0 <__errno_location@plt>
  40c164:	cmp	w20, #0x1c
  40c168:	mov	x20, x0
  40c16c:	b.ne	40c204 <ferror@plt+0x9d94>  // b.any
  40c170:	str	wzr, [x20]
  40c174:	ldr	w8, [x22]
  40c178:	adrp	x2, 410000 <ferror@plt+0xdb90>
  40c17c:	add	x2, x2, #0xa
  40c180:	mov	x0, x19
  40c184:	rev	w26, w8
  40c188:	lsr	w3, w26, #12
  40c18c:	mov	x1, x21
  40c190:	bl	401fc0 <snprintf@plt>
  40c194:	sxtw	x8, w0
  40c198:	cmp	x8, x21
  40c19c:	b.cs	40c1fc <ferror@plt+0x9d8c>  // b.hs, b.nlast
  40c1a0:	add	x24, x22, #0x4
  40c1a4:	adrp	x22, 410000 <ferror@plt+0xdb90>
  40c1a8:	add	x22, x22, #0xa
  40c1ac:	mov	w25, #0x2f                  	// #47
  40c1b0:	mov	x23, x19
  40c1b4:	tbnz	w26, #8, 40c210 <ferror@plt+0x9da0>
  40c1b8:	subs	x9, x21, x8
  40c1bc:	add	x23, x23, x8
  40c1c0:	b.eq	40c1d0 <ferror@plt+0x9d60>  // b.none
  40c1c4:	strb	w25, [x23], #1
  40c1c8:	sub	x21, x9, #0x1
  40c1cc:	b	40c1d4 <ferror@plt+0x9d64>
  40c1d0:	mov	x21, xzr
  40c1d4:	ldr	w8, [x24], #4
  40c1d8:	mov	x0, x23
  40c1dc:	mov	x1, x21
  40c1e0:	mov	x2, x22
  40c1e4:	rev	w26, w8
  40c1e8:	lsr	w3, w26, #12
  40c1ec:	bl	401fc0 <snprintf@plt>
  40c1f0:	cmp	x21, w0, sxtw
  40c1f4:	sxtw	x8, w0
  40c1f8:	b.hi	40c1b4 <ferror@plt+0x9d44>  // b.pmore
  40c1fc:	mov	w8, #0xfffffff9            	// #-7
  40c200:	b	40c208 <ferror@plt+0x9d98>
  40c204:	mov	w8, #0x61                  	// #97
  40c208:	mov	x19, xzr
  40c20c:	str	w8, [x20]
  40c210:	mov	x0, x19
  40c214:	ldp	x20, x19, [sp, #64]
  40c218:	ldp	x22, x21, [sp, #48]
  40c21c:	ldp	x24, x23, [sp, #32]
  40c220:	ldp	x26, x25, [sp, #16]
  40c224:	ldp	x29, x30, [sp], #80
  40c228:	ret
  40c22c:	sub	sp, sp, #0x40
  40c230:	stp	x29, x30, [sp, #16]
  40c234:	stp	x22, x21, [sp, #32]
  40c238:	stp	x20, x19, [sp, #48]
  40c23c:	add	x29, sp, #0x10
  40c240:	mov	x21, x3
  40c244:	mov	x19, x2
  40c248:	mov	x20, x1
  40c24c:	mov	w22, w0
  40c250:	bl	4023f0 <__errno_location@plt>
  40c254:	cmp	w22, #0x1c
  40c258:	b.ne	40c2e4 <ferror@plt+0x9e74>  // b.any
  40c25c:	lsr	x21, x21, #2
  40c260:	str	wzr, [x0]
  40c264:	cbz	w21, 40c2bc <ferror@plt+0x9e4c>
  40c268:	add	x1, sp, #0x8
  40c26c:	mov	x0, x20
  40c270:	mov	w2, wzr
  40c274:	bl	401e80 <strtoul@plt>
  40c278:	mov	x8, x0
  40c27c:	lsr	x9, x0, #20
  40c280:	mov	w0, wzr
  40c284:	cbnz	x9, 40c2f0 <ferror@plt+0x9e80>
  40c288:	ldr	x9, [sp, #8]
  40c28c:	cmp	x9, x20
  40c290:	b.eq	40c2f0 <ferror@plt+0x9e80>  // b.none
  40c294:	lsl	w8, w8, #12
  40c298:	rev	w8, w8
  40c29c:	str	w8, [x19]
  40c2a0:	ldrb	w10, [x9]
  40c2a4:	cmp	w10, #0x2f
  40c2a8:	b.ne	40c304 <ferror@plt+0x9e94>  // b.any
  40c2ac:	add	x20, x9, #0x1
  40c2b0:	subs	w21, w21, #0x1
  40c2b4:	add	x19, x19, #0x4
  40c2b8:	b.ne	40c268 <ferror@plt+0x9df8>  // b.any
  40c2bc:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40c2c0:	ldr	x8, [x8, #3992]
  40c2c4:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40c2c8:	add	x0, x0, #0x9e8
  40c2cc:	mov	w1, #0x18                  	// #24
  40c2d0:	ldr	x3, [x8]
  40c2d4:	mov	w2, #0x1                   	// #1
  40c2d8:	bl	4022a0 <fwrite@plt>
  40c2dc:	mov	w0, wzr
  40c2e0:	b	40c2f0 <ferror@plt+0x9e80>
  40c2e4:	mov	w8, #0x61                  	// #97
  40c2e8:	str	w8, [x0]
  40c2ec:	mov	w0, #0xffffffff            	// #-1
  40c2f0:	ldp	x20, x19, [sp, #48]
  40c2f4:	ldp	x22, x21, [sp, #32]
  40c2f8:	ldp	x29, x30, [sp, #16]
  40c2fc:	add	sp, sp, #0x40
  40c300:	ret
  40c304:	cbnz	w10, 40c2dc <ferror@plt+0x9e6c>
  40c308:	orr	w8, w8, #0x10000
  40c30c:	str	w8, [x19]
  40c310:	mov	w0, #0x1                   	// #1
  40c314:	b	40c2f0 <ferror@plt+0x9e80>
  40c318:	stp	x29, x30, [sp, #-32]!
  40c31c:	str	x19, [sp, #16]
  40c320:	mov	x19, x0
  40c324:	mov	w0, #0x10                  	// #16
  40c328:	mov	x29, sp
  40c32c:	bl	402030 <malloc@plt>
  40c330:	cbz	x0, 40c340 <ferror@plt+0x9ed0>
  40c334:	str	x19, [x0]
  40c338:	str	wzr, [x0, #8]
  40c33c:	strh	wzr, [x0, #12]
  40c340:	ldr	x19, [sp, #16]
  40c344:	ldp	x29, x30, [sp], #32
  40c348:	ret
  40c34c:	stp	x29, x30, [sp, #-32]!
  40c350:	stp	x20, x19, [sp, #16]
  40c354:	ldr	x20, [x0]
  40c358:	mov	x29, sp
  40c35c:	ldr	w8, [x20, #8]
  40c360:	cbnz	w8, 40c398 <ferror@plt+0x9f28>
  40c364:	ldr	x1, [x20]
  40c368:	mov	x19, x0
  40c36c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40c370:	add	x0, x0, #0xe3b
  40c374:	bl	401ea0 <fputs@plt>
  40c378:	ldr	x0, [x20]
  40c37c:	bl	4022c0 <fflush@plt>
  40c380:	mov	x0, x20
  40c384:	bl	402230 <free@plt>
  40c388:	str	xzr, [x19]
  40c38c:	ldp	x20, x19, [sp, #16]
  40c390:	ldp	x29, x30, [sp], #32
  40c394:	ret
  40c398:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40c39c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c3a0:	adrp	x3, 410000 <ferror@plt+0xdb90>
  40c3a4:	add	x0, x0, #0xa0f
  40c3a8:	add	x1, x1, #0xa20
  40c3ac:	add	x3, x3, #0xa2e
  40c3b0:	mov	w2, #0x6e                  	// #110
  40c3b4:	bl	4023e0 <__assert_fail@plt>
  40c3b8:	and	w8, w1, #0x1
  40c3bc:	strb	w8, [x0, #12]
  40c3c0:	ret
  40c3c4:	stp	x29, x30, [sp, #-32]!
  40c3c8:	stp	x20, x19, [sp, #16]
  40c3cc:	mov	x19, x0
  40c3d0:	ldrb	w0, [x0, #13]
  40c3d4:	mov	x20, x1
  40c3d8:	mov	x29, sp
  40c3dc:	cbz	w0, 40c3e8 <ferror@plt+0x9f78>
  40c3e0:	ldr	x1, [x19]
  40c3e4:	bl	401f70 <putc@plt>
  40c3e8:	mov	w8, #0x2c                  	// #44
  40c3ec:	mov	x0, x19
  40c3f0:	strb	w8, [x19, #13]
  40c3f4:	bl	40c43c <ferror@plt+0x9fcc>
  40c3f8:	mov	x0, x19
  40c3fc:	mov	x1, x20
  40c400:	strb	wzr, [x19, #13]
  40c404:	bl	40c4a4 <ferror@plt+0xa034>
  40c408:	ldr	x1, [x19]
  40c40c:	mov	w0, #0x3a                  	// #58
  40c410:	bl	401f70 <putc@plt>
  40c414:	ldrb	w8, [x19, #12]
  40c418:	cbz	w8, 40c430 <ferror@plt+0x9fc0>
  40c41c:	ldr	x1, [x19]
  40c420:	ldp	x20, x19, [sp, #16]
  40c424:	mov	w0, #0x20                  	// #32
  40c428:	ldp	x29, x30, [sp], #32
  40c42c:	b	401f70 <putc@plt>
  40c430:	ldp	x20, x19, [sp, #16]
  40c434:	ldp	x29, x30, [sp], #32
  40c438:	ret
  40c43c:	stp	x29, x30, [sp, #-48]!
  40c440:	stp	x20, x19, [sp, #32]
  40c444:	ldrb	w8, [x0, #12]
  40c448:	str	x21, [sp, #16]
  40c44c:	mov	x29, sp
  40c450:	cbz	w8, 40c494 <ferror@plt+0xa024>
  40c454:	ldr	x1, [x0]
  40c458:	mov	x19, x0
  40c45c:	mov	w0, #0xa                   	// #10
  40c460:	bl	401f70 <putc@plt>
  40c464:	ldr	w8, [x19, #8]
  40c468:	cbz	w8, 40c494 <ferror@plt+0xa024>
  40c46c:	adrp	x20, 40f000 <ferror@plt+0xcb90>
  40c470:	mov	w21, wzr
  40c474:	add	x20, x20, #0x7fe
  40c478:	ldr	x1, [x19]
  40c47c:	mov	x0, x20
  40c480:	bl	401ea0 <fputs@plt>
  40c484:	ldr	w8, [x19, #8]
  40c488:	add	w21, w21, #0x1
  40c48c:	cmp	w21, w8
  40c490:	b.cc	40c478 <ferror@plt+0xa008>  // b.lo, b.ul, b.last
  40c494:	ldp	x20, x19, [sp, #32]
  40c498:	ldr	x21, [sp, #16]
  40c49c:	ldp	x29, x30, [sp], #48
  40c4a0:	ret
  40c4a4:	stp	x29, x30, [sp, #-96]!
  40c4a8:	stp	x28, x27, [sp, #16]
  40c4ac:	stp	x26, x25, [sp, #32]
  40c4b0:	stp	x24, x23, [sp, #48]
  40c4b4:	stp	x22, x21, [sp, #64]
  40c4b8:	stp	x20, x19, [sp, #80]
  40c4bc:	ldr	x8, [x0]
  40c4c0:	mov	x19, x0
  40c4c4:	mov	x20, x1
  40c4c8:	mov	w0, #0x22                  	// #34
  40c4cc:	mov	x1, x8
  40c4d0:	mov	x29, sp
  40c4d4:	bl	401f70 <putc@plt>
  40c4d8:	adrp	x21, 410000 <ferror@plt+0xdb90>
  40c4dc:	adrp	x22, 410000 <ferror@plt+0xdb90>
  40c4e0:	adrp	x23, 410000 <ferror@plt+0xdb90>
  40c4e4:	adrp	x24, 410000 <ferror@plt+0xdb90>
  40c4e8:	adrp	x25, 410000 <ferror@plt+0xdb90>
  40c4ec:	adrp	x26, 410000 <ferror@plt+0xdb90>
  40c4f0:	adrp	x27, 410000 <ferror@plt+0xdb90>
  40c4f4:	adrp	x28, 410000 <ferror@plt+0xdb90>
  40c4f8:	add	x21, x21, #0xa01
  40c4fc:	add	x22, x22, #0xa71
  40c500:	add	x23, x23, #0xa74
  40c504:	add	x24, x24, #0xa7a
  40c508:	add	x25, x25, #0xa77
  40c50c:	add	x26, x26, #0xa83
  40c510:	add	x27, x27, #0xa86
  40c514:	add	x28, x28, #0xa80
  40c518:	ldrb	w0, [x20]
  40c51c:	cmp	w0, #0x21
  40c520:	b.gt	40c54c <ferror@plt+0xa0dc>
  40c524:	cmp	w0, #0xd
  40c528:	b.hi	40c5c0 <ferror@plt+0xa150>  // b.pmore
  40c52c:	adr	x8, 40c53c <ferror@plt+0xa0cc>
  40c530:	ldrb	w9, [x21, x0]
  40c534:	add	x8, x8, x9, lsl #2
  40c538:	br	x8
  40c53c:	ldr	x1, [x19]
  40c540:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40c544:	add	x0, x0, #0xa7d
  40c548:	b	40c5b4 <ferror@plt+0xa144>
  40c54c:	cmp	w0, #0x22
  40c550:	b.eq	40c5a0 <ferror@plt+0xa130>  // b.none
  40c554:	cmp	w0, #0x27
  40c558:	b.eq	40c5ac <ferror@plt+0xa13c>  // b.none
  40c55c:	cmp	w0, #0x5c
  40c560:	b.ne	40c5c0 <ferror@plt+0xa150>  // b.any
  40c564:	ldr	x1, [x19]
  40c568:	mov	x0, x28
  40c56c:	b	40c5b4 <ferror@plt+0xa144>
  40c570:	ldr	x1, [x19]
  40c574:	mov	x0, x22
  40c578:	b	40c5b4 <ferror@plt+0xa144>
  40c57c:	ldr	x1, [x19]
  40c580:	mov	x0, x23
  40c584:	b	40c5b4 <ferror@plt+0xa144>
  40c588:	ldr	x1, [x19]
  40c58c:	mov	x0, x24
  40c590:	b	40c5b4 <ferror@plt+0xa144>
  40c594:	ldr	x1, [x19]
  40c598:	mov	x0, x25
  40c59c:	b	40c5b4 <ferror@plt+0xa144>
  40c5a0:	ldr	x1, [x19]
  40c5a4:	mov	x0, x26
  40c5a8:	b	40c5b4 <ferror@plt+0xa144>
  40c5ac:	ldr	x1, [x19]
  40c5b0:	mov	x0, x27
  40c5b4:	bl	401ea0 <fputs@plt>
  40c5b8:	add	x20, x20, #0x1
  40c5bc:	b	40c518 <ferror@plt+0xa0a8>
  40c5c0:	ldr	x1, [x19]
  40c5c4:	bl	401f70 <putc@plt>
  40c5c8:	b	40c5b8 <ferror@plt+0xa148>
  40c5cc:	ldr	x1, [x19]
  40c5d0:	ldp	x20, x19, [sp, #80]
  40c5d4:	ldp	x22, x21, [sp, #64]
  40c5d8:	ldp	x24, x23, [sp, #48]
  40c5dc:	ldp	x26, x25, [sp, #32]
  40c5e0:	ldp	x28, x27, [sp, #16]
  40c5e4:	mov	w0, #0x22                  	// #34
  40c5e8:	ldp	x29, x30, [sp], #96
  40c5ec:	b	401f70 <putc@plt>
  40c5f0:	sub	sp, sp, #0x120
  40c5f4:	stp	x29, x30, [sp, #240]
  40c5f8:	add	x29, sp, #0xf0
  40c5fc:	mov	x8, #0xffffffffffffffd0    	// #-48
  40c600:	mov	x9, sp
  40c604:	sub	x10, x29, #0x70
  40c608:	movk	x8, #0xff80, lsl #32
  40c60c:	add	x11, x29, #0x30
  40c610:	add	x9, x9, #0x80
  40c614:	add	x10, x10, #0x30
  40c618:	stp	x20, x19, [sp, #272]
  40c61c:	stp	x2, x3, [x29, #-112]
  40c620:	stp	x4, x5, [x29, #-96]
  40c624:	stp	x6, x7, [x29, #-80]
  40c628:	stp	q1, q2, [sp, #16]
  40c62c:	stp	q3, q4, [sp, #48]
  40c630:	str	q0, [sp]
  40c634:	stp	q5, q6, [sp, #80]
  40c638:	str	q7, [sp, #112]
  40c63c:	stp	x9, x8, [x29, #-16]
  40c640:	stp	x11, x10, [x29, #-32]
  40c644:	mov	x19, x0
  40c648:	ldrb	w0, [x0, #13]
  40c64c:	mov	x20, x1
  40c650:	str	x28, [sp, #256]
  40c654:	cbz	w0, 40c660 <ferror@plt+0xa1f0>
  40c658:	ldr	x1, [x19]
  40c65c:	bl	401f70 <putc@plt>
  40c660:	mov	w8, #0x2c                  	// #44
  40c664:	strb	w8, [x19, #13]
  40c668:	ldp	q0, q1, [x29, #-32]
  40c66c:	ldr	x0, [x19]
  40c670:	sub	x2, x29, #0x40
  40c674:	mov	x1, x20
  40c678:	stp	q0, q1, [x29, #-64]
  40c67c:	bl	4023c0 <vfprintf@plt>
  40c680:	ldp	x20, x19, [sp, #272]
  40c684:	ldr	x28, [sp, #256]
  40c688:	ldp	x29, x30, [sp, #240]
  40c68c:	add	sp, sp, #0x120
  40c690:	ret
  40c694:	stp	x29, x30, [sp, #-32]!
  40c698:	str	x19, [sp, #16]
  40c69c:	mov	x19, x0
  40c6a0:	ldrb	w0, [x0, #13]
  40c6a4:	mov	x29, sp
  40c6a8:	cbz	w0, 40c6b4 <ferror@plt+0xa244>
  40c6ac:	ldr	x1, [x19]
  40c6b0:	bl	401f70 <putc@plt>
  40c6b4:	ldr	x1, [x19]
  40c6b8:	mov	w8, #0x2c                  	// #44
  40c6bc:	mov	w0, #0x7b                  	// #123
  40c6c0:	strb	w8, [x19, #13]
  40c6c4:	bl	401f70 <putc@plt>
  40c6c8:	ldr	w8, [x19, #8]
  40c6cc:	strb	wzr, [x19, #13]
  40c6d0:	add	w8, w8, #0x1
  40c6d4:	str	w8, [x19, #8]
  40c6d8:	ldr	x19, [sp, #16]
  40c6dc:	ldp	x29, x30, [sp], #32
  40c6e0:	ret
  40c6e4:	mov	w1, #0x7d                  	// #125
  40c6e8:	b	40c6ec <ferror@plt+0xa27c>
  40c6ec:	stp	x29, x30, [sp, #-32]!
  40c6f0:	stp	x20, x19, [sp, #16]
  40c6f4:	ldr	w8, [x0, #8]
  40c6f8:	mov	x29, sp
  40c6fc:	cbz	w8, 40c740 <ferror@plt+0xa2d0>
  40c700:	ldrb	w9, [x0, #13]
  40c704:	mov	x19, x0
  40c708:	mov	w20, w1
  40c70c:	sub	w8, w8, #0x1
  40c710:	str	w8, [x0, #8]
  40c714:	cbz	w9, 40c720 <ferror@plt+0xa2b0>
  40c718:	mov	x0, x19
  40c71c:	bl	40c43c <ferror@plt+0x9fcc>
  40c720:	ldr	x1, [x19]
  40c724:	mov	w0, w20
  40c728:	bl	401f70 <putc@plt>
  40c72c:	mov	w8, #0x2c                  	// #44
  40c730:	strb	w8, [x19, #13]
  40c734:	ldp	x20, x19, [sp, #16]
  40c738:	ldp	x29, x30, [sp], #32
  40c73c:	ret
  40c740:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40c744:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c748:	adrp	x3, 410000 <ferror@plt+0xdb90>
  40c74c:	add	x0, x0, #0xa89
  40c750:	add	x1, x1, #0xa20
  40c754:	add	x3, x3, #0xa99
  40c758:	mov	w2, #0x85                  	// #133
  40c75c:	bl	4023e0 <__assert_fail@plt>
  40c760:	stp	x29, x30, [sp, #-32]!
  40c764:	str	x19, [sp, #16]
  40c768:	mov	x19, x0
  40c76c:	ldrb	w0, [x0, #13]
  40c770:	mov	x29, sp
  40c774:	cbz	w0, 40c780 <ferror@plt+0xa310>
  40c778:	ldr	x1, [x19]
  40c77c:	bl	401f70 <putc@plt>
  40c780:	ldr	x1, [x19]
  40c784:	mov	w8, #0x2c                  	// #44
  40c788:	mov	w0, #0x5b                  	// #91
  40c78c:	strb	w8, [x19, #13]
  40c790:	bl	401f70 <putc@plt>
  40c794:	ldr	w8, [x19, #8]
  40c798:	ldrb	w9, [x19, #12]
  40c79c:	strb	wzr, [x19, #13]
  40c7a0:	add	w8, w8, #0x1
  40c7a4:	str	w8, [x19, #8]
  40c7a8:	cbz	w9, 40c7c0 <ferror@plt+0xa350>
  40c7ac:	ldr	x1, [x19]
  40c7b0:	ldr	x19, [sp, #16]
  40c7b4:	mov	w0, #0x20                  	// #32
  40c7b8:	ldp	x29, x30, [sp], #32
  40c7bc:	b	401f70 <putc@plt>
  40c7c0:	ldr	x19, [sp, #16]
  40c7c4:	ldp	x29, x30, [sp], #32
  40c7c8:	ret
  40c7cc:	stp	x29, x30, [sp, #-32]!
  40c7d0:	ldrb	w8, [x0, #12]
  40c7d4:	str	x19, [sp, #16]
  40c7d8:	mov	x19, x0
  40c7dc:	mov	x29, sp
  40c7e0:	cbz	w8, 40c7f8 <ferror@plt+0xa388>
  40c7e4:	ldrb	w8, [x19, #13]
  40c7e8:	cbz	w8, 40c7f8 <ferror@plt+0xa388>
  40c7ec:	ldr	x1, [x19]
  40c7f0:	mov	w0, #0x20                  	// #32
  40c7f4:	bl	401f70 <putc@plt>
  40c7f8:	strb	wzr, [x19, #13]
  40c7fc:	mov	x0, x19
  40c800:	ldr	x19, [sp, #16]
  40c804:	mov	w1, #0x5d                  	// #93
  40c808:	ldp	x29, x30, [sp], #32
  40c80c:	b	40c6ec <ferror@plt+0xa27c>
  40c810:	stp	x29, x30, [sp, #-32]!
  40c814:	stp	x20, x19, [sp, #16]
  40c818:	mov	x19, x0
  40c81c:	ldrb	w0, [x0, #13]
  40c820:	mov	x20, x1
  40c824:	mov	x29, sp
  40c828:	cbz	w0, 40c834 <ferror@plt+0xa3c4>
  40c82c:	ldr	x1, [x19]
  40c830:	bl	401f70 <putc@plt>
  40c834:	mov	w8, #0x2c                  	// #44
  40c838:	strb	w8, [x19, #13]
  40c83c:	mov	x0, x19
  40c840:	mov	x1, x20
  40c844:	ldp	x20, x19, [sp, #16]
  40c848:	ldp	x29, x30, [sp], #32
  40c84c:	b	40c4a4 <ferror@plt+0xa034>
  40c850:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40c854:	adrp	x9, 410000 <ferror@plt+0xdb90>
  40c858:	add	x8, x8, #0x90c
  40c85c:	add	x9, x9, #0x907
  40c860:	tst	w1, #0x1
  40c864:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c868:	csel	x2, x9, x8, ne  // ne = any
  40c86c:	add	x1, x1, #0x439
  40c870:	b	40c5f0 <ferror@plt+0xa180>
  40c874:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c878:	add	x1, x1, #0xa53
  40c87c:	b	40c5f0 <ferror@plt+0xa180>
  40c880:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c884:	add	x1, x1, #0xa58
  40c888:	b	40c5f0 <ferror@plt+0xa180>
  40c88c:	and	w2, w1, #0xff
  40c890:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c894:	add	x1, x1, #0xa5b
  40c898:	b	40c5f0 <ferror@plt+0xa180>
  40c89c:	and	w2, w1, #0xffff
  40c8a0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c8a4:	add	x1, x1, #0x17d
  40c8a8:	b	40c5f0 <ferror@plt+0xa180>
  40c8ac:	mov	w2, w1
  40c8b0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c8b4:	add	x1, x1, #0xa
  40c8b8:	b	40c5f0 <ferror@plt+0xa180>
  40c8bc:	mov	x2, x1
  40c8c0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c8c4:	add	x1, x1, #0xa60
  40c8c8:	b	40c5f0 <ferror@plt+0xa180>
  40c8cc:	mov	x2, x1
  40c8d0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c8d4:	add	x1, x1, #0xa64
  40c8d8:	b	40c5f0 <ferror@plt+0xa180>
  40c8dc:	mov	x2, x1
  40c8e0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c8e4:	add	x1, x1, #0xa60
  40c8e8:	b	40c5f0 <ferror@plt+0xa180>
  40c8ec:	mov	x2, x1
  40c8f0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c8f4:	add	x1, x1, #0xa68
  40c8f8:	b	40c5f0 <ferror@plt+0xa180>
  40c8fc:	mov	w2, w1
  40c900:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c904:	add	x1, x1, #0x77d
  40c908:	b	40c5f0 <ferror@plt+0xa180>
  40c90c:	mov	x2, x1
  40c910:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c914:	add	x1, x1, #0xa6d
  40c918:	b	40c5f0 <ferror@plt+0xa180>
  40c91c:	stp	x29, x30, [sp, #-32]!
  40c920:	stp	x20, x19, [sp, #16]
  40c924:	mov	x29, sp
  40c928:	mov	x19, x2
  40c92c:	mov	x20, x0
  40c930:	bl	40c3c4 <ferror@plt+0x9f54>
  40c934:	mov	x0, x20
  40c938:	mov	x1, x19
  40c93c:	ldp	x20, x19, [sp, #16]
  40c940:	ldp	x29, x30, [sp], #32
  40c944:	b	40c810 <ferror@plt+0xa3a0>
  40c948:	stp	x29, x30, [sp, #-32]!
  40c94c:	stp	x20, x19, [sp, #16]
  40c950:	mov	x29, sp
  40c954:	mov	w19, w2
  40c958:	mov	x20, x0
  40c95c:	bl	40c3c4 <ferror@plt+0x9f54>
  40c960:	tst	w19, #0x1
  40c964:	mov	x0, x20
  40c968:	ldp	x20, x19, [sp, #16]
  40c96c:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40c970:	adrp	x9, 410000 <ferror@plt+0xdb90>
  40c974:	add	x8, x8, #0x90c
  40c978:	add	x9, x9, #0x907
  40c97c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c980:	csel	x2, x9, x8, ne  // ne = any
  40c984:	add	x1, x1, #0x439
  40c988:	ldp	x29, x30, [sp], #32
  40c98c:	b	40c5f0 <ferror@plt+0xa180>
  40c990:	str	d8, [sp, #-32]!
  40c994:	stp	x29, x30, [sp, #8]
  40c998:	str	x19, [sp, #24]
  40c99c:	mov	x29, sp
  40c9a0:	mov	v8.16b, v0.16b
  40c9a4:	mov	x19, x0
  40c9a8:	bl	40c3c4 <ferror@plt+0x9f54>
  40c9ac:	mov	x0, x19
  40c9b0:	ldr	x19, [sp, #24]
  40c9b4:	ldp	x29, x30, [sp, #8]
  40c9b8:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c9bc:	add	x1, x1, #0xa58
  40c9c0:	mov	v0.16b, v8.16b
  40c9c4:	ldr	d8, [sp], #32
  40c9c8:	b	40c5f0 <ferror@plt+0xa180>
  40c9cc:	stp	x29, x30, [sp, #-32]!
  40c9d0:	stp	x20, x19, [sp, #16]
  40c9d4:	mov	x29, sp
  40c9d8:	mov	w19, w2
  40c9dc:	mov	x20, x0
  40c9e0:	bl	40c3c4 <ferror@plt+0x9f54>
  40c9e4:	mov	x0, x20
  40c9e8:	mov	w2, w19
  40c9ec:	ldp	x20, x19, [sp, #16]
  40c9f0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40c9f4:	add	x1, x1, #0xa
  40c9f8:	ldp	x29, x30, [sp], #32
  40c9fc:	b	40c5f0 <ferror@plt+0xa180>
  40ca00:	stp	x29, x30, [sp, #-32]!
  40ca04:	stp	x20, x19, [sp, #16]
  40ca08:	mov	x29, sp
  40ca0c:	mov	x19, x2
  40ca10:	mov	x20, x0
  40ca14:	bl	40c3c4 <ferror@plt+0x9f54>
  40ca18:	mov	x0, x20
  40ca1c:	mov	x2, x19
  40ca20:	ldp	x20, x19, [sp, #16]
  40ca24:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40ca28:	add	x1, x1, #0xa60
  40ca2c:	ldp	x29, x30, [sp], #32
  40ca30:	b	40c5f0 <ferror@plt+0xa180>
  40ca34:	stp	x29, x30, [sp, #-32]!
  40ca38:	stp	x20, x19, [sp, #16]
  40ca3c:	mov	x29, sp
  40ca40:	mov	x19, x2
  40ca44:	mov	x20, x0
  40ca48:	bl	40c3c4 <ferror@plt+0x9f54>
  40ca4c:	mov	x0, x20
  40ca50:	mov	x2, x19
  40ca54:	ldp	x20, x19, [sp, #16]
  40ca58:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40ca5c:	add	x1, x1, #0xa64
  40ca60:	ldp	x29, x30, [sp], #32
  40ca64:	b	40c5f0 <ferror@plt+0xa180>
  40ca68:	stp	x29, x30, [sp, #-32]!
  40ca6c:	stp	x20, x19, [sp, #16]
  40ca70:	mov	x29, sp
  40ca74:	mov	w19, w2
  40ca78:	mov	x20, x0
  40ca7c:	bl	40c3c4 <ferror@plt+0x9f54>
  40ca80:	and	w2, w19, #0xff
  40ca84:	mov	x0, x20
  40ca88:	ldp	x20, x19, [sp, #16]
  40ca8c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40ca90:	add	x1, x1, #0xa5b
  40ca94:	ldp	x29, x30, [sp], #32
  40ca98:	b	40c5f0 <ferror@plt+0xa180>
  40ca9c:	stp	x29, x30, [sp, #-32]!
  40caa0:	stp	x20, x19, [sp, #16]
  40caa4:	mov	x29, sp
  40caa8:	mov	w19, w2
  40caac:	mov	x20, x0
  40cab0:	bl	40c3c4 <ferror@plt+0x9f54>
  40cab4:	and	w2, w19, #0xffff
  40cab8:	mov	x0, x20
  40cabc:	ldp	x20, x19, [sp, #16]
  40cac0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40cac4:	add	x1, x1, #0x17d
  40cac8:	ldp	x29, x30, [sp], #32
  40cacc:	b	40c5f0 <ferror@plt+0xa180>
  40cad0:	stp	x29, x30, [sp, #-32]!
  40cad4:	stp	x20, x19, [sp, #16]
  40cad8:	mov	x29, sp
  40cadc:	mov	x19, x2
  40cae0:	mov	x20, x0
  40cae4:	bl	40c3c4 <ferror@plt+0x9f54>
  40cae8:	mov	x0, x20
  40caec:	mov	x2, x19
  40caf0:	ldp	x20, x19, [sp, #16]
  40caf4:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40caf8:	add	x1, x1, #0xa60
  40cafc:	ldp	x29, x30, [sp], #32
  40cb00:	b	40c5f0 <ferror@plt+0xa180>
  40cb04:	stp	x29, x30, [sp, #-32]!
  40cb08:	stp	x20, x19, [sp, #16]
  40cb0c:	mov	x29, sp
  40cb10:	mov	x19, x2
  40cb14:	mov	x20, x0
  40cb18:	bl	40c3c4 <ferror@plt+0x9f54>
  40cb1c:	mov	x0, x20
  40cb20:	mov	x2, x19
  40cb24:	ldp	x20, x19, [sp, #16]
  40cb28:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40cb2c:	add	x1, x1, #0xa68
  40cb30:	ldp	x29, x30, [sp], #32
  40cb34:	b	40c5f0 <ferror@plt+0xa180>
  40cb38:	stp	x29, x30, [sp, #-32]!
  40cb3c:	stp	x20, x19, [sp, #16]
  40cb40:	mov	x29, sp
  40cb44:	mov	w19, w2
  40cb48:	mov	x20, x0
  40cb4c:	bl	40c3c4 <ferror@plt+0x9f54>
  40cb50:	mov	x0, x20
  40cb54:	mov	w2, w19
  40cb58:	ldp	x20, x19, [sp, #16]
  40cb5c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40cb60:	add	x1, x1, #0x77d
  40cb64:	ldp	x29, x30, [sp], #32
  40cb68:	b	40c5f0 <ferror@plt+0xa180>
  40cb6c:	stp	x29, x30, [sp, #-32]!
  40cb70:	stp	x20, x19, [sp, #16]
  40cb74:	mov	x29, sp
  40cb78:	mov	x19, x2
  40cb7c:	mov	x20, x0
  40cb80:	bl	40c3c4 <ferror@plt+0x9f54>
  40cb84:	mov	x0, x20
  40cb88:	mov	x2, x19
  40cb8c:	ldp	x20, x19, [sp, #16]
  40cb90:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40cb94:	add	x1, x1, #0xa6d
  40cb98:	ldp	x29, x30, [sp], #32
  40cb9c:	b	40c5f0 <ferror@plt+0xa180>
  40cba0:	stp	x29, x30, [sp, #-32]!
  40cba4:	str	x19, [sp, #16]
  40cba8:	mov	x29, sp
  40cbac:	mov	x19, x0
  40cbb0:	bl	40c3c4 <ferror@plt+0x9f54>
  40cbb4:	mov	x0, x19
  40cbb8:	ldr	x19, [sp, #16]
  40cbbc:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40cbc0:	add	x1, x1, #0xa53
  40cbc4:	ldp	x29, x30, [sp], #32
  40cbc8:	b	40c5f0 <ferror@plt+0xa180>
  40cbcc:	mov	w0, wzr
  40cbd0:	ret
  40cbd4:	mov	w0, wzr
  40cbd8:	ret
  40cbdc:	stp	x29, x30, [sp, #-32]!
  40cbe0:	mov	x29, sp
  40cbe4:	mov	w8, #0x1                   	// #1
  40cbe8:	str	w8, [x29, #28]
  40cbec:	str	x19, [sp, #16]
  40cbf0:	mov	x19, x0
  40cbf4:	ldr	w0, [x0]
  40cbf8:	add	x3, x29, #0x1c
  40cbfc:	mov	w1, #0x10e                 	// #270
  40cc00:	mov	w2, #0xc                   	// #12
  40cc04:	mov	w4, #0x4                   	// #4
  40cc08:	bl	402040 <setsockopt@plt>
  40cc0c:	tbnz	w0, #31, 40cc1c <ferror@plt+0xa7ac>
  40cc10:	ldr	w8, [x19, #48]
  40cc14:	orr	w8, w8, #0x4
  40cc18:	str	w8, [x19, #48]
  40cc1c:	ldr	x19, [sp, #16]
  40cc20:	ldp	x29, x30, [sp], #32
  40cc24:	ret
  40cc28:	sub	sp, sp, #0x20
  40cc2c:	stp	x29, x30, [sp, #16]
  40cc30:	add	x29, sp, #0x10
  40cc34:	stur	w1, [x29, #-4]
  40cc38:	ldr	w0, [x0]
  40cc3c:	sub	x3, x29, #0x4
  40cc40:	mov	w1, #0x10e                 	// #270
  40cc44:	mov	w2, #0x1                   	// #1
  40cc48:	mov	w4, #0x4                   	// #4
  40cc4c:	bl	402040 <setsockopt@plt>
  40cc50:	ldp	x29, x30, [sp, #16]
  40cc54:	add	sp, sp, #0x20
  40cc58:	ret
  40cc5c:	stp	x29, x30, [sp, #-32]!
  40cc60:	str	x19, [sp, #16]
  40cc64:	mov	x19, x0
  40cc68:	ldr	w0, [x0]
  40cc6c:	mov	x29, sp
  40cc70:	tbnz	w0, #31, 40cc80 <ferror@plt+0xa810>
  40cc74:	bl	402140 <close@plt>
  40cc78:	mov	w8, #0xffffffff            	// #-1
  40cc7c:	str	w8, [x19]
  40cc80:	ldr	x19, [sp, #16]
  40cc84:	ldp	x29, x30, [sp], #32
  40cc88:	ret
  40cc8c:	sub	sp, sp, #0x40
  40cc90:	stp	x29, x30, [sp, #16]
  40cc94:	stp	x20, x19, [sp, #48]
  40cc98:	add	x29, sp, #0x10
  40cc9c:	mov	w20, w1
  40cca0:	mov	w8, #0x8000                	// #32768
  40cca4:	mov	w9, #0x1                   	// #1
  40cca8:	movi	v0.2d, #0x0
  40ccac:	mov	w1, #0x3                   	// #3
  40ccb0:	str	x21, [sp, #32]
  40ccb4:	mov	x19, x0
  40ccb8:	str	w8, [x29, #24]
  40ccbc:	stur	w9, [x29, #-4]
  40ccc0:	stp	q0, q0, [x0, #16]
  40ccc4:	str	xzr, [x0, #48]
  40ccc8:	str	q0, [x0]
  40cccc:	str	w2, [x0, #36]
  40ccd0:	mov	w0, #0x10                  	// #16
  40ccd4:	movk	w1, #0x8, lsl #16
  40ccd8:	bl	4022b0 <socket@plt>
  40ccdc:	str	w0, [x19]
  40cce0:	tbnz	w0, #31, 40cda8 <ferror@plt+0xa938>
  40cce4:	add	x3, x29, #0x18
  40cce8:	mov	w1, #0x1                   	// #1
  40ccec:	mov	w2, #0x7                   	// #7
  40ccf0:	mov	w4, #0x4                   	// #4
  40ccf4:	bl	402040 <setsockopt@plt>
  40ccf8:	tbnz	w0, #31, 40cdb4 <ferror@plt+0xa944>
  40ccfc:	adrp	x3, 421000 <ferror@plt+0x1eb90>
  40cd00:	ldr	w0, [x19]
  40cd04:	ldr	x3, [x3, #4024]
  40cd08:	mov	w1, #0x1                   	// #1
  40cd0c:	mov	w2, #0x8                   	// #8
  40cd10:	mov	w4, #0x4                   	// #4
  40cd14:	bl	402040 <setsockopt@plt>
  40cd18:	tbnz	w0, #31, 40cdc0 <ferror@plt+0xa950>
  40cd1c:	ldr	w0, [x19]
  40cd20:	sub	x3, x29, #0x4
  40cd24:	mov	w1, #0x10e                 	// #270
  40cd28:	mov	w2, #0xb                   	// #11
  40cd2c:	mov	w4, #0x4                   	// #4
  40cd30:	bl	402040 <setsockopt@plt>
  40cd34:	mov	x21, x19
  40cd38:	str	xzr, [x21, #4]!
  40cd3c:	mov	w8, #0x10                  	// #16
  40cd40:	strh	w8, [x21]
  40cd44:	ldr	w0, [x19]
  40cd48:	mov	w2, #0xc                   	// #12
  40cd4c:	mov	x1, x21
  40cd50:	str	w20, [x19, #12]
  40cd54:	mov	w20, #0xc                   	// #12
  40cd58:	bl	401f30 <bind@plt>
  40cd5c:	tbnz	w0, #31, 40cdcc <ferror@plt+0xa95c>
  40cd60:	str	w20, [x29, #28]
  40cd64:	ldr	w0, [x19]
  40cd68:	add	x2, x29, #0x1c
  40cd6c:	mov	x1, x21
  40cd70:	bl	402420 <getsockname@plt>
  40cd74:	tbnz	w0, #31, 40cdd8 <ferror@plt+0xa968>
  40cd78:	ldr	w2, [x29, #28]
  40cd7c:	cmp	w2, #0xc
  40cd80:	b.ne	40cde8 <ferror@plt+0xa978>  // b.any
  40cd84:	ldrh	w2, [x21]
  40cd88:	cmp	w2, #0x10
  40cd8c:	b.ne	40cdfc <ferror@plt+0xa98c>  // b.any
  40cd90:	mov	x0, xzr
  40cd94:	bl	402020 <time@plt>
  40cd98:	mov	x8, x0
  40cd9c:	mov	w0, wzr
  40cda0:	str	w8, [x19, #28]
  40cda4:	b	40ce18 <ferror@plt+0xa9a8>
  40cda8:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40cdac:	add	x0, x0, #0xabe
  40cdb0:	b	40cde0 <ferror@plt+0xa970>
  40cdb4:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40cdb8:	add	x0, x0, #0xad9
  40cdbc:	b	40cde0 <ferror@plt+0xa970>
  40cdc0:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40cdc4:	add	x0, x0, #0xae3
  40cdc8:	b	40cde0 <ferror@plt+0xa970>
  40cdcc:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40cdd0:	add	x0, x0, #0xaed
  40cdd4:	b	40cde0 <ferror@plt+0xa970>
  40cdd8:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40cddc:	add	x0, x0, #0xb08
  40cde0:	bl	401ed0 <perror@plt>
  40cde4:	b	40ce14 <ferror@plt+0xa9a4>
  40cde8:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40cdec:	ldr	x8, [x8, #3992]
  40cdf0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40cdf4:	add	x1, x1, #0xb1b
  40cdf8:	b	40ce0c <ferror@plt+0xa99c>
  40cdfc:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40ce00:	ldr	x8, [x8, #3992]
  40ce04:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40ce08:	add	x1, x1, #0xb34
  40ce0c:	ldr	x0, [x8]
  40ce10:	bl	402440 <fprintf@plt>
  40ce14:	mov	w0, #0xffffffff            	// #-1
  40ce18:	ldp	x20, x19, [sp, #48]
  40ce1c:	ldr	x21, [sp, #32]
  40ce20:	ldp	x29, x30, [sp, #16]
  40ce24:	add	sp, sp, #0x40
  40ce28:	ret
  40ce2c:	mov	w2, wzr
  40ce30:	b	40cc8c <ferror@plt+0xa81c>
  40ce34:	sub	sp, sp, #0xd0
  40ce38:	add	x8, sp, #0x8
  40ce3c:	str	x21, [sp, #176]
  40ce40:	stp	x20, x19, [sp, #192]
  40ce44:	mov	x20, x2
  40ce48:	mov	w21, w1
  40ce4c:	mov	x19, x0
  40ce50:	add	x0, x8, #0xc
  40ce54:	mov	w2, #0x8c                  	// #140
  40ce58:	mov	w1, wzr
  40ce5c:	stp	x29, x30, [sp, #160]
  40ce60:	add	x29, sp, #0xa0
  40ce64:	bl	402090 <memset@plt>
  40ce68:	mov	x8, #0x18                  	// #24
  40ce6c:	movk	x8, #0x6a, lsl #32
  40ce70:	movk	x8, #0x301, lsl #48
  40ce74:	str	x8, [sp, #8]
  40ce78:	ldr	w8, [x19, #28]
  40ce7c:	add	w8, w8, #0x1
  40ce80:	stp	w8, w8, [x19, #28]
  40ce84:	str	w8, [sp, #16]
  40ce88:	strb	w21, [sp, #24]
  40ce8c:	cbz	x20, 40cea0 <ferror@plt+0xaa30>
  40ce90:	add	x0, sp, #0x8
  40ce94:	mov	w1, #0x98                  	// #152
  40ce98:	blr	x20
  40ce9c:	cbnz	w0, 40ceb4 <ferror@plt+0xaa44>
  40cea0:	ldr	w0, [x19]
  40cea4:	add	x1, sp, #0x8
  40cea8:	mov	w2, #0x98                  	// #152
  40ceac:	mov	w3, wzr
  40ceb0:	bl	402260 <send@plt>
  40ceb4:	ldp	x20, x19, [sp, #192]
  40ceb8:	ldr	x21, [sp, #176]
  40cebc:	ldp	x29, x30, [sp, #160]
  40cec0:	add	sp, sp, #0xd0
  40cec4:	ret
  40cec8:	sub	sp, sp, #0xd0
  40cecc:	add	x8, sp, #0x8
  40ced0:	str	x21, [sp, #176]
  40ced4:	stp	x20, x19, [sp, #192]
  40ced8:	mov	x20, x2
  40cedc:	mov	w21, w1
  40cee0:	mov	x19, x0
  40cee4:	add	x0, x8, #0xc
  40cee8:	mov	w2, #0x8c                  	// #140
  40ceec:	mov	w1, wzr
  40cef0:	stp	x29, x30, [sp, #160]
  40cef4:	add	x29, sp, #0xa0
  40cef8:	bl	402090 <memset@plt>
  40cefc:	mov	x8, #0x18                  	// #24
  40cf00:	movk	x8, #0x16, lsl #32
  40cf04:	movk	x8, #0x301, lsl #48
  40cf08:	str	x8, [sp, #8]
  40cf0c:	ldr	w8, [x19, #28]
  40cf10:	add	w8, w8, #0x1
  40cf14:	stp	w8, w8, [x19, #28]
  40cf18:	str	w8, [sp, #16]
  40cf1c:	strb	w21, [sp, #24]
  40cf20:	cbz	x20, 40cf34 <ferror@plt+0xaac4>
  40cf24:	add	x0, sp, #0x8
  40cf28:	mov	w1, #0x98                  	// #152
  40cf2c:	blr	x20
  40cf30:	cbnz	w0, 40cf48 <ferror@plt+0xaad8>
  40cf34:	ldr	w0, [x19]
  40cf38:	add	x1, sp, #0x8
  40cf3c:	mov	w2, #0x98                  	// #152
  40cf40:	mov	w3, wzr
  40cf44:	bl	402260 <send@plt>
  40cf48:	ldp	x20, x19, [sp, #192]
  40cf4c:	ldr	x21, [sp, #176]
  40cf50:	ldp	x29, x30, [sp, #160]
  40cf54:	add	sp, sp, #0xd0
  40cf58:	ret
  40cf5c:	sub	sp, sp, #0x30
  40cf60:	mov	x8, #0x1c                  	// #28
  40cf64:	movk	x8, #0x4a, lsl #32
  40cf68:	movk	x8, #0x301, lsl #48
  40cf6c:	stp	x29, x30, [sp, #32]
  40cf70:	str	x8, [sp]
  40cf74:	ldr	w8, [x0, #28]
  40cf78:	mov	w2, #0x1c                  	// #28
  40cf7c:	mov	w3, wzr
  40cf80:	add	x29, sp, #0x20
  40cf84:	add	w8, w8, #0x1
  40cf88:	stp	w8, w8, [x0, #28]
  40cf8c:	stp	w8, wzr, [sp, #8]
  40cf90:	strb	w1, [sp, #16]
  40cf94:	stur	xzr, [sp, #17]
  40cf98:	str	wzr, [sp, #24]
  40cf9c:	ldr	w0, [x0]
  40cfa0:	mov	x1, sp
  40cfa4:	bl	402260 <send@plt>
  40cfa8:	ldp	x29, x30, [sp, #32]
  40cfac:	add	sp, sp, #0x30
  40cfb0:	ret
  40cfb4:	sub	sp, sp, #0xd0
  40cfb8:	mov	x8, sp
  40cfbc:	str	x21, [sp, #176]
  40cfc0:	stp	x20, x19, [sp, #192]
  40cfc4:	mov	x20, x2
  40cfc8:	mov	w21, w1
  40cfcc:	mov	x19, x0
  40cfd0:	add	x0, x8, #0xc
  40cfd4:	mov	w2, #0x90                  	// #144
  40cfd8:	mov	w1, wzr
  40cfdc:	stp	x29, x30, [sp, #160]
  40cfe0:	add	x29, sp, #0xa0
  40cfe4:	bl	402090 <memset@plt>
  40cfe8:	mov	x8, #0x1c                  	// #28
  40cfec:	movk	x8, #0x1a, lsl #32
  40cff0:	movk	x8, #0x301, lsl #48
  40cff4:	str	x8, [sp]
  40cff8:	ldr	w8, [x19, #28]
  40cffc:	add	w8, w8, #0x1
  40d000:	stp	w8, w8, [x19, #28]
  40d004:	str	w8, [sp, #8]
  40d008:	strb	w21, [sp, #16]
  40d00c:	cbz	x20, 40d020 <ferror@plt+0xabb0>
  40d010:	mov	x0, sp
  40d014:	mov	w1, #0x9c                  	// #156
  40d018:	blr	x20
  40d01c:	cbnz	w0, 40d034 <ferror@plt+0xabc4>
  40d020:	ldr	w0, [x19]
  40d024:	mov	x1, sp
  40d028:	mov	w2, #0x9c                  	// #156
  40d02c:	mov	w3, wzr
  40d030:	bl	402260 <send@plt>
  40d034:	ldp	x20, x19, [sp, #192]
  40d038:	ldr	x21, [sp, #176]
  40d03c:	ldp	x29, x30, [sp, #160]
  40d040:	add	sp, sp, #0xd0
  40d044:	ret
  40d048:	sub	sp, sp, #0x30
  40d04c:	mov	x8, #0x1c                  	// #28
  40d050:	movk	x8, #0x22, lsl #32
  40d054:	movk	x8, #0x301, lsl #48
  40d058:	stp	x29, x30, [sp, #32]
  40d05c:	str	x8, [sp]
  40d060:	ldr	w8, [x0, #28]
  40d064:	mov	w2, #0x1c                  	// #28
  40d068:	mov	w3, wzr
  40d06c:	add	x29, sp, #0x20
  40d070:	add	w8, w8, #0x1
  40d074:	stp	w8, w8, [x0, #28]
  40d078:	stp	w8, wzr, [sp, #8]
  40d07c:	strb	w1, [sp, #16]
  40d080:	stur	xzr, [sp, #17]
  40d084:	str	wzr, [sp, #24]
  40d088:	ldr	w0, [x0]
  40d08c:	mov	x1, sp
  40d090:	bl	402260 <send@plt>
  40d094:	ldp	x29, x30, [sp, #32]
  40d098:	add	sp, sp, #0x30
  40d09c:	ret
  40d0a0:	sub	sp, sp, #0x150
  40d0a4:	mov	x8, sp
  40d0a8:	stp	x28, x21, [sp, #304]
  40d0ac:	stp	x20, x19, [sp, #320]
  40d0b0:	mov	x20, x2
  40d0b4:	mov	w21, w1
  40d0b8:	mov	x19, x0
  40d0bc:	add	x0, x8, #0xc
  40d0c0:	mov	w2, #0x110                 	// #272
  40d0c4:	mov	w1, wzr
  40d0c8:	stp	x29, x30, [sp, #288]
  40d0cc:	add	x29, sp, #0x120
  40d0d0:	bl	402090 <memset@plt>
  40d0d4:	mov	x8, #0x1c                  	// #28
  40d0d8:	movk	x8, #0x1e, lsl #32
  40d0dc:	movk	x8, #0x301, lsl #48
  40d0e0:	str	x8, [sp]
  40d0e4:	ldr	w8, [x19, #28]
  40d0e8:	add	w8, w8, #0x1
  40d0ec:	stp	w8, w8, [x19, #28]
  40d0f0:	str	w8, [sp, #8]
  40d0f4:	strb	w21, [sp, #16]
  40d0f8:	cbz	x20, 40d10c <ferror@plt+0xac9c>
  40d0fc:	mov	x0, sp
  40d100:	mov	w1, #0x11c                 	// #284
  40d104:	blr	x20
  40d108:	cbnz	w0, 40d120 <ferror@plt+0xacb0>
  40d10c:	ldr	w0, [x19]
  40d110:	mov	x1, sp
  40d114:	mov	w2, #0x11c                 	// #284
  40d118:	mov	w3, wzr
  40d11c:	bl	402260 <send@plt>
  40d120:	ldp	x20, x19, [sp, #320]
  40d124:	ldp	x28, x21, [sp, #304]
  40d128:	ldp	x29, x30, [sp, #288]
  40d12c:	add	sp, sp, #0x150
  40d130:	ret
  40d134:	sub	sp, sp, #0x30
  40d138:	mov	x8, #0x14                  	// #20
  40d13c:	movk	x8, #0x42, lsl #32
  40d140:	movk	x8, #0x301, lsl #48
  40d144:	stp	x29, x30, [sp, #32]
  40d148:	str	x8, [sp, #8]
  40d14c:	ldr	w8, [x0, #28]
  40d150:	mov	w2, #0x14                  	// #20
  40d154:	mov	w3, wzr
  40d158:	add	x29, sp, #0x20
  40d15c:	add	w8, w8, #0x1
  40d160:	stp	w8, w8, [x0, #28]
  40d164:	stp	w8, wzr, [sp, #16]
  40d168:	strb	w1, [sp, #24]
  40d16c:	strb	wzr, [sp, #25]
  40d170:	strh	wzr, [sp, #26]
  40d174:	ldr	w0, [x0]
  40d178:	add	x1, sp, #0x8
  40d17c:	bl	402260 <send@plt>
  40d180:	ldp	x29, x30, [sp, #32]
  40d184:	add	sp, sp, #0x30
  40d188:	ret
  40d18c:	sub	sp, sp, #0x30
  40d190:	mov	x8, #0x18                  	// #24
  40d194:	movk	x8, #0x56, lsl #32
  40d198:	movk	x8, #0x301, lsl #48
  40d19c:	stp	x29, x30, [sp, #32]
  40d1a0:	str	x8, [sp, #8]
  40d1a4:	ldr	w8, [x0, #28]
  40d1a8:	mov	w2, #0x18                  	// #24
  40d1ac:	mov	w3, wzr
  40d1b0:	add	x29, sp, #0x20
  40d1b4:	add	w8, w8, #0x1
  40d1b8:	stp	w8, w8, [x0, #28]
  40d1bc:	stp	w8, wzr, [sp, #16]
  40d1c0:	strb	w1, [sp, #24]
  40d1c4:	str	wzr, [sp, #28]
  40d1c8:	ldr	w0, [x0]
  40d1cc:	add	x1, sp, #0x8
  40d1d0:	bl	402260 <send@plt>
  40d1d4:	ldp	x29, x30, [sp, #32]
  40d1d8:	add	sp, sp, #0x30
  40d1dc:	ret
  40d1e0:	sub	sp, sp, #0x30
  40d1e4:	mov	x8, #0x14                  	// #20
  40d1e8:	movk	x8, #0x52, lsl #32
  40d1ec:	movk	x8, #0x301, lsl #48
  40d1f0:	stp	x29, x30, [sp, #32]
  40d1f4:	str	x8, [sp, #8]
  40d1f8:	ldr	w8, [x0, #28]
  40d1fc:	mov	w2, #0x14                  	// #20
  40d200:	mov	w3, wzr
  40d204:	add	x29, sp, #0x20
  40d208:	add	w8, w8, #0x1
  40d20c:	stp	w8, w8, [x0, #28]
  40d210:	stp	w8, wzr, [sp, #16]
  40d214:	strb	w1, [sp, #24]
  40d218:	ldr	w0, [x0]
  40d21c:	add	x1, sp, #0x8
  40d220:	bl	402260 <send@plt>
  40d224:	ldp	x29, x30, [sp, #32]
  40d228:	add	sp, sp, #0x30
  40d22c:	ret
  40d230:	stp	x29, x30, [sp, #-48]!
  40d234:	stp	x28, x21, [sp, #16]
  40d238:	stp	x20, x19, [sp, #32]
  40d23c:	mov	x29, sp
  40d240:	sub	sp, sp, #0x420
  40d244:	add	x8, sp, #0x8
  40d248:	mov	x20, x2
  40d24c:	mov	w21, w1
  40d250:	mov	x19, x0
  40d254:	add	x0, x8, #0xc
  40d258:	mov	w2, #0x408                 	// #1032
  40d25c:	mov	w1, wzr
  40d260:	bl	402090 <memset@plt>
  40d264:	mov	x8, #0x14                  	// #20
  40d268:	movk	x8, #0x5a, lsl #32
  40d26c:	movk	x8, #0x301, lsl #48
  40d270:	str	x8, [sp, #8]
  40d274:	ldr	w8, [x19, #28]
  40d278:	add	w8, w8, #0x1
  40d27c:	stp	w8, w8, [x19, #28]
  40d280:	str	w8, [sp, #16]
  40d284:	strb	w21, [sp, #24]
  40d288:	cbz	x20, 40d2b4 <ferror@plt+0xae44>
  40d28c:	add	x0, sp, #0x8
  40d290:	mov	w1, #0x414                 	// #1044
  40d294:	blr	x20
  40d298:	cbnz	w0, 40d2b8 <ferror@plt+0xae48>
  40d29c:	ldr	w0, [x19]
  40d2a0:	ldr	w2, [sp, #8]
  40d2a4:	add	x1, sp, #0x8
  40d2a8:	mov	w3, wzr
  40d2ac:	bl	402260 <send@plt>
  40d2b0:	b	40d2b8 <ferror@plt+0xae48>
  40d2b4:	mov	w0, #0xffffffea            	// #-22
  40d2b8:	add	sp, sp, #0x420
  40d2bc:	ldp	x20, x19, [sp, #32]
  40d2c0:	ldp	x28, x21, [sp, #16]
  40d2c4:	ldp	x29, x30, [sp], #48
  40d2c8:	ret
  40d2cc:	cbz	w1, 40d2d4 <ferror@plt+0xae64>
  40d2d0:	b	40d350 <ferror@plt+0xaee0>
  40d2d4:	mov	w2, #0x1                   	// #1
  40d2d8:	b	40d2dc <ferror@plt+0xae6c>
  40d2dc:	cmp	w1, #0x7
  40d2e0:	b.eq	40d2e8 <ferror@plt+0xae78>  // b.none
  40d2e4:	cbnz	w1, 40d34c <ferror@plt+0xaedc>
  40d2e8:	sub	sp, sp, #0x40
  40d2ec:	mov	x8, #0x28                  	// #40
  40d2f0:	movk	x8, #0x12, lsl #32
  40d2f4:	movk	x8, #0x301, lsl #48
  40d2f8:	stp	x29, x30, [sp, #48]
  40d2fc:	str	x8, [sp, #8]
  40d300:	ldr	w8, [x0, #28]
  40d304:	mov	w9, #0x8                   	// #8
  40d308:	movk	w9, #0x1d, lsl #16
  40d30c:	mov	w3, wzr
  40d310:	add	w8, w8, #0x1
  40d314:	stp	w8, w8, [x0, #28]
  40d318:	stp	w8, wzr, [sp, #16]
  40d31c:	strb	w1, [sp, #24]
  40d320:	stur	xzr, [sp, #25]
  40d324:	str	xzr, [sp, #32]
  40d328:	stp	w9, w2, [sp, #40]
  40d32c:	ldr	w0, [x0]
  40d330:	add	x1, sp, #0x8
  40d334:	mov	w2, #0x28                  	// #40
  40d338:	add	x29, sp, #0x30
  40d33c:	bl	402260 <send@plt>
  40d340:	ldp	x29, x30, [sp, #48]
  40d344:	add	sp, sp, #0x40
  40d348:	ret
  40d34c:	b	40d350 <ferror@plt+0xaee0>
  40d350:	sub	sp, sp, #0x30
  40d354:	mov	x8, #0x20                  	// #32
  40d358:	movk	x8, #0x12, lsl #32
  40d35c:	movk	x8, #0x301, lsl #48
  40d360:	stp	x29, x30, [sp, #32]
  40d364:	str	x8, [sp]
  40d368:	ldr	w8, [x0, #28]
  40d36c:	mov	w2, #0x20                  	// #32
  40d370:	mov	w3, wzr
  40d374:	add	x29, sp, #0x20
  40d378:	add	w8, w8, #0x1
  40d37c:	stp	w8, w8, [x0, #28]
  40d380:	stp	w8, wzr, [sp, #8]
  40d384:	strb	w1, [sp, #16]
  40d388:	stur	xzr, [sp, #17]
  40d38c:	str	xzr, [sp, #24]
  40d390:	ldr	w0, [x0]
  40d394:	mov	x1, sp
  40d398:	bl	402260 <send@plt>
  40d39c:	ldp	x29, x30, [sp, #32]
  40d3a0:	add	sp, sp, #0x30
  40d3a4:	ret
  40d3a8:	stp	x29, x30, [sp, #-48]!
  40d3ac:	stp	x28, x21, [sp, #16]
  40d3b0:	stp	x20, x19, [sp, #32]
  40d3b4:	mov	x29, sp
  40d3b8:	sub	sp, sp, #0x420
  40d3bc:	mov	x20, x2
  40d3c0:	mov	w21, w1
  40d3c4:	cmp	w1, #0x11
  40d3c8:	mov	x19, x0
  40d3cc:	b.eq	40d3d4 <ferror@plt+0xaf64>  // b.none
  40d3d0:	cbnz	w21, 40d438 <ferror@plt+0xafc8>
  40d3d4:	mov	x8, sp
  40d3d8:	add	x0, x8, #0xc
  40d3dc:	mov	w2, #0x414                 	// #1044
  40d3e0:	mov	w1, wzr
  40d3e4:	bl	402090 <memset@plt>
  40d3e8:	mov	x8, #0x20                  	// #32
  40d3ec:	movk	x8, #0x12, lsl #32
  40d3f0:	movk	x8, #0x301, lsl #48
  40d3f4:	str	x8, [sp]
  40d3f8:	ldr	w8, [x19, #28]
  40d3fc:	add	w8, w8, #0x1
  40d400:	stp	w8, w8, [x19, #28]
  40d404:	str	w8, [sp, #8]
  40d408:	strb	w21, [sp, #16]
  40d40c:	cbz	x20, 40d454 <ferror@plt+0xafe4>
  40d410:	mov	x0, sp
  40d414:	mov	w1, #0x420                 	// #1056
  40d418:	blr	x20
  40d41c:	cbnz	w0, 40d458 <ferror@plt+0xafe8>
  40d420:	ldr	w0, [x19]
  40d424:	ldr	w2, [sp]
  40d428:	mov	x1, sp
  40d42c:	mov	w3, wzr
  40d430:	bl	402260 <send@plt>
  40d434:	b	40d458 <ferror@plt+0xafe8>
  40d438:	mov	x0, x19
  40d43c:	mov	w1, w21
  40d440:	add	sp, sp, #0x420
  40d444:	ldp	x20, x19, [sp, #32]
  40d448:	ldp	x28, x21, [sp, #16]
  40d44c:	ldp	x29, x30, [sp], #48
  40d450:	b	40d350 <ferror@plt+0xaee0>
  40d454:	mov	w0, #0xffffffea            	// #-22
  40d458:	add	sp, sp, #0x420
  40d45c:	ldp	x20, x19, [sp, #32]
  40d460:	ldp	x28, x21, [sp, #16]
  40d464:	ldp	x29, x30, [sp], #48
  40d468:	ret
  40d46c:	sub	sp, sp, #0xc0
  40d470:	mov	x8, sp
  40d474:	stp	x20, x19, [sp, #176]
  40d478:	mov	x20, x1
  40d47c:	mov	x19, x0
  40d480:	add	x0, x8, #0xc
  40d484:	mov	w2, #0x94                  	// #148
  40d488:	mov	w1, wzr
  40d48c:	stp	x29, x30, [sp, #160]
  40d490:	add	x29, sp, #0xa0
  40d494:	bl	402090 <memset@plt>
  40d498:	mov	x8, #0x20                  	// #32
  40d49c:	movk	x8, #0x1e, lsl #32
  40d4a0:	movk	x8, #0x301, lsl #48
  40d4a4:	str	x8, [sp]
  40d4a8:	ldr	w8, [x19, #28]
  40d4ac:	mov	w9, #0x7                   	// #7
  40d4b0:	mov	x0, sp
  40d4b4:	mov	w1, #0xa0                  	// #160
  40d4b8:	add	w8, w8, #0x1
  40d4bc:	stp	w8, w8, [x19, #28]
  40d4c0:	str	w8, [sp, #8]
  40d4c4:	strb	w9, [sp, #16]
  40d4c8:	blr	x20
  40d4cc:	cbnz	w0, 40d4e4 <ferror@plt+0xb074>
  40d4d0:	ldr	w0, [x19]
  40d4d4:	mov	x1, sp
  40d4d8:	mov	w2, #0xa0                  	// #160
  40d4dc:	mov	w3, wzr
  40d4e0:	bl	402260 <send@plt>
  40d4e4:	ldp	x20, x19, [sp, #176]
  40d4e8:	ldp	x29, x30, [sp, #160]
  40d4ec:	add	sp, sp, #0xc0
  40d4f0:	ret
  40d4f4:	sub	sp, sp, #0x30
  40d4f8:	mov	x8, #0x1c                  	// #28
  40d4fc:	movk	x8, #0x5e, lsl #32
  40d500:	movk	x8, #0x301, lsl #48
  40d504:	stp	x29, x30, [sp, #32]
  40d508:	stp	xzr, xzr, [sp, #8]
  40d50c:	str	x8, [sp]
  40d510:	ldr	w8, [x0, #28]
  40d514:	mov	w3, wzr
  40d518:	add	x29, sp, #0x20
  40d51c:	add	w8, w8, #0x1
  40d520:	stp	w8, w8, [x0, #28]
  40d524:	stp	w8, wzr, [sp, #8]
  40d528:	strb	w1, [sp, #16]
  40d52c:	str	w2, [sp, #24]
  40d530:	ldr	w0, [x0]
  40d534:	mov	x1, sp
  40d538:	mov	w2, #0x1c                  	// #28
  40d53c:	bl	402260 <send@plt>
  40d540:	ldp	x29, x30, [sp, #32]
  40d544:	add	sp, sp, #0x30
  40d548:	ret
  40d54c:	stp	x29, x30, [sp, #-16]!
  40d550:	ldr	w0, [x0]
  40d554:	mov	w3, wzr
  40d558:	sxtw	x2, w2
  40d55c:	mov	x29, sp
  40d560:	bl	402260 <send@plt>
  40d564:	ldp	x29, x30, [sp], #16
  40d568:	ret
  40d56c:	stp	x29, x30, [sp, #-32]!
  40d570:	stp	x28, x19, [sp, #16]
  40d574:	mov	x29, sp
  40d578:	sub	sp, sp, #0x400
  40d57c:	mov	x19, x0
  40d580:	ldr	w0, [x0]
  40d584:	mov	w3, wzr
  40d588:	sxtw	x2, w2
  40d58c:	bl	402260 <send@plt>
  40d590:	mov	x8, x0
  40d594:	tbnz	w8, #31, 40d630 <ferror@plt+0xb1c0>
  40d598:	ldr	w0, [x19]
  40d59c:	mov	x1, sp
  40d5a0:	mov	w2, #0x400                 	// #1024
  40d5a4:	mov	w3, #0x42                  	// #66
  40d5a8:	bl	402160 <recv@plt>
  40d5ac:	tbnz	w0, #31, 40d600 <ferror@plt+0xb190>
  40d5b0:	cmp	w0, #0x10
  40d5b4:	b.lt	40d5f8 <ferror@plt+0xb188>  // b.tstop
  40d5b8:	mov	x9, sp
  40d5bc:	ldr	w10, [x9]
  40d5c0:	mov	w8, wzr
  40d5c4:	cmp	w10, #0x10
  40d5c8:	b.cc	40d630 <ferror@plt+0xb1c0>  // b.lo, b.ul, b.last
  40d5cc:	cmp	w10, w0
  40d5d0:	b.hi	40d630 <ferror@plt+0xb1c0>  // b.pmore
  40d5d4:	ldrh	w8, [x9, #4]
  40d5d8:	cmp	w8, #0x2
  40d5dc:	b.eq	40d614 <ferror@plt+0xb1a4>  // b.none
  40d5e0:	add	w8, w10, #0x3
  40d5e4:	and	w8, w8, #0xfffffffc
  40d5e8:	sub	w0, w0, w8
  40d5ec:	cmp	w0, #0xf
  40d5f0:	add	x9, x9, x8
  40d5f4:	b.gt	40d5bc <ferror@plt+0xb14c>
  40d5f8:	mov	w8, wzr
  40d5fc:	b	40d630 <ferror@plt+0xb1c0>
  40d600:	bl	4023f0 <__errno_location@plt>
  40d604:	ldr	w8, [x0]
  40d608:	cmp	w8, #0xb
  40d60c:	csetm	w8, ne  // ne = any
  40d610:	b	40d630 <ferror@plt+0xb1c0>
  40d614:	cmp	w10, #0x23
  40d618:	b.ls	40d644 <ferror@plt+0xb1d4>  // b.plast
  40d61c:	ldr	w8, [x9, #16]
  40d620:	neg	w19, w8
  40d624:	bl	4023f0 <__errno_location@plt>
  40d628:	str	w19, [x0]
  40d62c:	mov	w8, #0xffffffff            	// #-1
  40d630:	mov	w0, w8
  40d634:	add	sp, sp, #0x400
  40d638:	ldp	x28, x19, [sp, #16]
  40d63c:	ldp	x29, x30, [sp], #32
  40d640:	ret
  40d644:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40d648:	ldr	x8, [x8, #3992]
  40d64c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40d650:	add	x0, x0, #0xb4d
  40d654:	mov	w1, #0x10                  	// #16
  40d658:	ldr	x3, [x8]
  40d65c:	mov	w2, #0x1                   	// #1
  40d660:	bl	4022a0 <fwrite@plt>
  40d664:	b	40d62c <ferror@plt+0xb1bc>
  40d668:	sub	sp, sp, #0x90
  40d66c:	stp	x29, x30, [sp, #128]
  40d670:	add	x29, sp, #0x80
  40d674:	add	w8, w3, #0x10
  40d678:	mov	w9, #0x301                 	// #769
  40d67c:	sturh	w1, [x29, #-12]
  40d680:	adrp	x10, 410000 <ferror@plt+0xdb90>
  40d684:	stur	w8, [x29, #-16]
  40d688:	sturh	w9, [x29, #-10]
  40d68c:	add	x10, x10, #0xe54
  40d690:	ldr	w8, [x0, #28]
  40d694:	ldr	x13, [x10]
  40d698:	ldr	w10, [x10, #8]
  40d69c:	sub	x11, x29, #0x10
  40d6a0:	mov	w12, #0x10                  	// #16
  40d6a4:	sxtw	x9, w3
  40d6a8:	add	w8, w8, #0x1
  40d6ac:	stp	w8, w8, [x0, #28]
  40d6b0:	stur	x13, [x29, #-32]
  40d6b4:	sub	x13, x29, #0x20
  40d6b8:	stur	w10, [x29, #-24]
  40d6bc:	mov	w10, #0xc                   	// #12
  40d6c0:	stp	x11, x12, [sp, #64]
  40d6c4:	add	x11, sp, #0x40
  40d6c8:	stp	x2, x9, [sp, #80]
  40d6cc:	mov	w9, #0x2                   	// #2
  40d6d0:	stp	w8, wzr, [x29, #-8]
  40d6d4:	str	x13, [sp, #8]
  40d6d8:	str	w10, [sp, #16]
  40d6dc:	stp	x11, x9, [sp, #24]
  40d6e0:	stp	xzr, xzr, [sp, #40]
  40d6e4:	str	wzr, [sp, #56]
  40d6e8:	ldr	w0, [x0]
  40d6ec:	add	x1, sp, #0x8
  40d6f0:	mov	w2, wzr
  40d6f4:	bl	4020b0 <sendmsg@plt>
  40d6f8:	ldp	x29, x30, [sp, #128]
  40d6fc:	add	sp, sp, #0x90
  40d700:	ret
  40d704:	sub	sp, sp, #0x70
  40d708:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40d70c:	add	x8, x8, #0xe54
  40d710:	ldr	x9, [x8]
  40d714:	ldr	w8, [x8, #8]
  40d718:	stp	x29, x30, [sp, #96]
  40d71c:	add	x29, sp, #0x60
  40d720:	stur	x9, [x29, #-16]
  40d724:	stur	w8, [x29, #-8]
  40d728:	ldr	w8, [x1]
  40d72c:	sub	x10, x29, #0x10
  40d730:	mov	w9, #0xc                   	// #12
  40d734:	str	x10, [sp, #8]
  40d738:	sub	x10, x29, #0x20
  40d73c:	str	w9, [sp, #16]
  40d740:	mov	w9, #0x1                   	// #1
  40d744:	stp	x10, x9, [sp, #24]
  40d748:	mov	w9, #0x301                 	// #769
  40d74c:	stp	xzr, xzr, [sp, #40]
  40d750:	str	wzr, [sp, #56]
  40d754:	stp	x1, x8, [x29, #-32]
  40d758:	strh	w9, [x1, #6]
  40d75c:	str	wzr, [x1, #12]
  40d760:	ldr	w8, [x0, #28]
  40d764:	mov	w2, wzr
  40d768:	add	w8, w8, #0x1
  40d76c:	stp	w8, w8, [x0, #28]
  40d770:	str	w8, [x1, #8]
  40d774:	ldr	w0, [x0]
  40d778:	add	x1, sp, #0x8
  40d77c:	bl	4020b0 <sendmsg@plt>
  40d780:	ldp	x29, x30, [sp, #96]
  40d784:	add	sp, sp, #0x70
  40d788:	ret
  40d78c:	sub	sp, sp, #0xf0
  40d790:	stp	x29, x30, [sp, #144]
  40d794:	add	x29, sp, #0x90
  40d798:	sub	x8, x29, #0x10
  40d79c:	mov	w9, #0xc                   	// #12
  40d7a0:	str	x8, [sp, #56]
  40d7a4:	sub	x8, x29, #0x20
  40d7a8:	str	w9, [sp, #64]
  40d7ac:	mov	w9, #0x1                   	// #1
  40d7b0:	stp	x28, x27, [sp, #160]
  40d7b4:	stp	x26, x25, [sp, #176]
  40d7b8:	stp	x24, x23, [sp, #192]
  40d7bc:	stp	x22, x21, [sp, #208]
  40d7c0:	stp	x20, x19, [sp, #224]
  40d7c4:	stp	x1, x2, [sp]
  40d7c8:	strh	w3, [sp, #16]
  40d7cc:	stp	xzr, xzr, [sp, #32]
  40d7d0:	str	xzr, [sp, #24]
  40d7d4:	stp	xzr, xzr, [sp, #88]
  40d7d8:	stp	x8, x9, [sp, #72]
  40d7dc:	str	wzr, [sp, #104]
  40d7e0:	mov	x19, x0
  40d7e4:	ldr	w0, [x0]
  40d7e8:	mov	x20, x1
  40d7ec:	add	x1, sp, #0x38
  40d7f0:	add	x2, sp, #0x30
  40d7f4:	bl	40ebc4 <ferror@plt+0xc754>
  40d7f8:	mov	w22, w0
  40d7fc:	tbnz	w0, #31, 40d9cc <ferror@plt+0xb55c>
  40d800:	adrp	x21, 410000 <ferror@plt+0xdb90>
  40d804:	mov	w27, wzr
  40d808:	add	x21, x21, #0xbf3
  40d80c:	ldr	x3, [x19, #40]
  40d810:	cbz	x3, 40d828 <ferror@plt+0xb3b8>
  40d814:	ldr	x0, [sp, #48]
  40d818:	add	w8, w22, #0x3
  40d81c:	and	w2, w8, #0xfffffffc
  40d820:	mov	w1, #0x1                   	// #1
  40d824:	bl	4022a0 <fwrite@plt>
  40d828:	cbz	x20, 40d91c <ferror@plt+0xb4ac>
  40d82c:	mov	w26, wzr
  40d830:	mov	x28, sp
  40d834:	cmp	w22, #0x10
  40d838:	b.lt	40d8e4 <ferror@plt+0xb474>  // b.tstop
  40d83c:	ldr	x24, [sp, #48]
  40d840:	mov	w23, w22
  40d844:	ldr	w8, [x24]
  40d848:	cmp	w8, #0x10
  40d84c:	b.cc	40d8e8 <ferror@plt+0xb478>  // b.lo, b.ul, b.last
  40d850:	cmp	w8, w23
  40d854:	b.hi	40d8e8 <ferror@plt+0xb478>  // b.pmore
  40d858:	ldrh	w9, [x28, #16]
  40d85c:	ldrh	w10, [x24, #6]
  40d860:	bic	w9, w10, w9
  40d864:	strh	w9, [x24, #6]
  40d868:	ldur	w10, [x29, #-12]
  40d86c:	cbnz	w10, 40d8c8 <ferror@plt+0xb458>
  40d870:	ldr	w10, [x24, #12]
  40d874:	ldr	w11, [x19, #8]
  40d878:	cmp	w10, w11
  40d87c:	b.ne	40d8c8 <ferror@plt+0xb458>  // b.any
  40d880:	ldr	w10, [x24, #8]
  40d884:	ldr	w11, [x19, #32]
  40d888:	cmp	w10, w11
  40d88c:	b.ne	40d8c8 <ferror@plt+0xb458>  // b.any
  40d890:	ldrh	w10, [x24, #4]
  40d894:	tst	w9, #0x10
  40d898:	csinc	w27, w27, wzr, eq  // eq = none
  40d89c:	cmp	w10, #0x2
  40d8a0:	b.eq	40d970 <ferror@plt+0xb500>  // b.none
  40d8a4:	cmp	w10, #0x3
  40d8a8:	b.eq	40d8f4 <ferror@plt+0xb484>  // b.none
  40d8ac:	ldr	x9, [x19, #40]
  40d8b0:	cbnz	x9, 40d8c8 <ferror@plt+0xb458>
  40d8b4:	ldp	x8, x1, [x28]
  40d8b8:	mov	x0, x24
  40d8bc:	blr	x8
  40d8c0:	tbnz	w0, #31, 40d9bc <ferror@plt+0xb54c>
  40d8c4:	ldr	w8, [x24]
  40d8c8:	add	w8, w8, #0x3
  40d8cc:	and	w8, w8, #0xfffffffc
  40d8d0:	sub	w23, w23, w8
  40d8d4:	cmp	w23, #0xf
  40d8d8:	add	x24, x24, x8
  40d8dc:	b.gt	40d844 <ferror@plt+0xb3d4>
  40d8e0:	b	40d8e8 <ferror@plt+0xb478>
  40d8e4:	mov	w23, w22
  40d8e8:	ldr	x8, [x28, #24]!
  40d8ec:	cbnz	x8, 40d834 <ferror@plt+0xb3c4>
  40d8f0:	b	40d90c <ferror@plt+0xb49c>
  40d8f4:	cmp	w8, #0x13
  40d8f8:	b.ls	40d9fc <ferror@plt+0xb58c>  // b.plast
  40d8fc:	ldr	w24, [x24, #16]
  40d900:	tbnz	w24, #31, 40da38 <ferror@plt+0xb5c8>
  40d904:	mov	w26, #0x1                   	// #1
  40d908:	b	40d8e8 <ferror@plt+0xb478>
  40d90c:	ldr	x0, [sp, #48]
  40d910:	bl	402230 <free@plt>
  40d914:	cbz	w26, 40d928 <ferror@plt+0xb4b8>
  40d918:	b	40d9f0 <ferror@plt+0xb580>
  40d91c:	ldr	x0, [sp, #48]
  40d920:	bl	402230 <free@plt>
  40d924:	mov	w23, wzr
  40d928:	ldrb	w8, [sp, #104]
  40d92c:	tbnz	w8, #5, 40d950 <ferror@plt+0xb4e0>
  40d930:	cbnz	w23, 40daa8 <ferror@plt+0xb638>
  40d934:	ldr	w0, [x19]
  40d938:	add	x1, sp, #0x38
  40d93c:	add	x2, sp, #0x30
  40d940:	bl	40ebc4 <ferror@plt+0xc754>
  40d944:	mov	w22, w0
  40d948:	tbz	w0, #31, 40d80c <ferror@plt+0xb39c>
  40d94c:	b	40d9cc <ferror@plt+0xb55c>
  40d950:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40d954:	ldr	x8, [x8, #3992]
  40d958:	mov	w1, #0x12                  	// #18
  40d95c:	mov	w2, #0x1                   	// #1
  40d960:	mov	x0, x21
  40d964:	ldr	x3, [x8]
  40d968:	bl	4022a0 <fwrite@plt>
  40d96c:	b	40d934 <ferror@plt+0xb4c4>
  40d970:	cmp	w8, #0x23
  40d974:	b.ls	40da14 <ferror@plt+0xb5a4>  // b.plast
  40d978:	ldr	w8, [x24, #16]
  40d97c:	neg	w20, w8
  40d980:	bl	4023f0 <__errno_location@plt>
  40d984:	str	w20, [x0]
  40d988:	ldr	w8, [x19, #36]
  40d98c:	cmp	w8, #0x4
  40d990:	b.ne	40d9a4 <ferror@plt+0xb534>  // b.any
  40d994:	cmp	w20, #0x2
  40d998:	b.eq	40d9ac <ferror@plt+0xb53c>  // b.none
  40d99c:	cmp	w20, #0x5f
  40d9a0:	b.eq	40d9ac <ferror@plt+0xb53c>  // b.none
  40d9a4:	ldrb	w8, [x19, #48]
  40d9a8:	tbz	w8, #1, 40da74 <ferror@plt+0xb604>
  40d9ac:	ldr	x0, [sp, #48]
  40d9b0:	bl	402230 <free@plt>
  40d9b4:	mov	w22, #0xffffffff            	// #-1
  40d9b8:	b	40d9cc <ferror@plt+0xb55c>
  40d9bc:	mov	w25, w0
  40d9c0:	ldr	x0, [sp, #48]
  40d9c4:	bl	402230 <free@plt>
  40d9c8:	mov	w22, w25
  40d9cc:	mov	w0, w22
  40d9d0:	ldp	x20, x19, [sp, #224]
  40d9d4:	ldp	x22, x21, [sp, #208]
  40d9d8:	ldp	x24, x23, [sp, #192]
  40d9dc:	ldp	x26, x25, [sp, #176]
  40d9e0:	ldp	x28, x27, [sp, #160]
  40d9e4:	ldp	x29, x30, [sp, #144]
  40d9e8:	add	sp, sp, #0xf0
  40d9ec:	ret
  40d9f0:	cbnz	w27, 40da84 <ferror@plt+0xb614>
  40d9f4:	mov	w22, wzr
  40d9f8:	b	40d9cc <ferror@plt+0xb55c>
  40d9fc:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40da00:	ldr	x8, [x8, #3992]
  40da04:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40da08:	add	x0, x0, #0xdab
  40da0c:	mov	w1, #0xf                   	// #15
  40da10:	b	40da28 <ferror@plt+0xb5b8>
  40da14:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40da18:	ldr	x8, [x8, #3992]
  40da1c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40da20:	add	x0, x0, #0xb4d
  40da24:	mov	w1, #0x10                  	// #16
  40da28:	ldr	x3, [x8]
  40da2c:	mov	w2, #0x1                   	// #1
  40da30:	bl	4022a0 <fwrite@plt>
  40da34:	b	40d9ac <ferror@plt+0xb53c>
  40da38:	neg	w19, w24
  40da3c:	bl	4023f0 <__errno_location@plt>
  40da40:	cmn	w24, #0x2
  40da44:	str	w19, [x0]
  40da48:	b.eq	40d9ac <ferror@plt+0xb53c>  // b.none
  40da4c:	cmp	w19, #0x5f
  40da50:	b.eq	40d9ac <ferror@plt+0xb53c>  // b.none
  40da54:	cmp	w19, #0x5a
  40da58:	b.ne	40da74 <ferror@plt+0xb604>  // b.any
  40da5c:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40da60:	ldr	x8, [x8, #3992]
  40da64:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40da68:	add	x0, x0, #0xdbb
  40da6c:	mov	w1, #0x24                  	// #36
  40da70:	b	40da28 <ferror@plt+0xb5b8>
  40da74:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40da78:	add	x0, x0, #0xde0
  40da7c:	bl	401ed0 <perror@plt>
  40da80:	b	40d9ac <ferror@plt+0xb53c>
  40da84:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40da88:	ldr	x8, [x8, #3992]
  40da8c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40da90:	add	x0, x0, #0xd5b
  40da94:	mov	w1, #0x2e                  	// #46
  40da98:	ldr	x3, [x8]
  40da9c:	mov	w2, #0x1                   	// #1
  40daa0:	bl	4022a0 <fwrite@plt>
  40daa4:	b	40d9f4 <ferror@plt+0xb584>
  40daa8:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40daac:	ldr	x8, [x8, #3992]
  40dab0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40dab4:	add	x1, x1, #0xc06
  40dab8:	mov	w2, w23
  40dabc:	ldr	x0, [x8]
  40dac0:	bl	402440 <fprintf@plt>
  40dac4:	mov	w0, #0x1                   	// #1
  40dac8:	bl	401eb0 <exit@plt>
  40dacc:	sub	sp, sp, #0x20
  40dad0:	stp	x29, x30, [sp, #16]
  40dad4:	ldr	w8, [x1]
  40dad8:	mov	x3, x2
  40dadc:	mov	w2, #0x1                   	// #1
  40dae0:	mov	w4, #0x1                   	// #1
  40dae4:	stp	x1, x8, [sp]
  40dae8:	mov	x1, sp
  40daec:	add	x29, sp, #0x10
  40daf0:	bl	40db08 <ferror@plt+0xb698>
  40daf4:	ldp	x29, x30, [sp, #16]
  40daf8:	add	sp, sp, #0x20
  40dafc:	ret
  40db00:	mov	w4, #0x1                   	// #1
  40db04:	b	40db08 <ferror@plt+0xb698>
  40db08:	sub	sp, sp, #0xd0
  40db0c:	stp	x29, x30, [sp, #112]
  40db10:	add	x29, sp, #0x70
  40db14:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40db18:	sub	x9, x29, #0x10
  40db1c:	add	x8, x8, #0xe54
  40db20:	str	x9, [sp, #24]
  40db24:	mov	w9, #0xc                   	// #12
  40db28:	str	w9, [sp, #32]
  40db2c:	ldr	x9, [x8]
  40db30:	ldr	w8, [x8, #8]
  40db34:	stp	x22, x21, [sp, #176]
  40db38:	stp	x20, x19, [sp, #192]
  40db3c:	mov	w22, w4
  40db40:	mov	x19, x3
  40db44:	mov	x20, x2
  40db48:	mov	x21, x0
  40db4c:	stp	x28, x27, [sp, #128]
  40db50:	stp	x26, x25, [sp, #144]
  40db54:	stp	x24, x23, [sp, #160]
  40db58:	stp	x1, x2, [sp, #40]
  40db5c:	stp	xzr, xzr, [sp, #56]
  40db60:	stur	x9, [x29, #-16]
  40db64:	stur	w8, [x29, #-8]
  40db68:	str	wzr, [sp, #72]
  40db6c:	cbz	x2, 40dba8 <ferror@plt+0xb738>
  40db70:	ldr	w27, [x21, #28]
  40db74:	mov	x8, x20
  40db78:	ldr	x9, [x1]
  40db7c:	add	w27, w27, #0x1
  40db80:	str	w27, [x9, #8]
  40db84:	cbnz	x19, 40db94 <ferror@plt+0xb724>
  40db88:	ldrh	w10, [x9, #6]
  40db8c:	orr	w10, w10, #0x4
  40db90:	strh	w10, [x9, #6]
  40db94:	subs	x8, x8, #0x1
  40db98:	add	x1, x1, #0x10
  40db9c:	b.ne	40db78 <ferror@plt+0xb708>  // b.any
  40dba0:	str	w27, [x21, #28]
  40dba4:	b	40dbac <ferror@plt+0xb73c>
  40dba8:	mov	w27, wzr
  40dbac:	ldr	w0, [x21]
  40dbb0:	add	x1, sp, #0x18
  40dbb4:	mov	w2, wzr
  40dbb8:	bl	4020b0 <sendmsg@plt>
  40dbbc:	tbnz	w0, #31, 40de48 <ferror@plt+0xb9d8>
  40dbc0:	sub	x8, x29, #0x20
  40dbc4:	mov	w9, #0x1                   	// #1
  40dbc8:	stp	x8, x9, [sp, #40]
  40dbcc:	ldr	w0, [x21]
  40dbd0:	add	x1, sp, #0x18
  40dbd4:	add	x2, sp, #0x10
  40dbd8:	bl	40ebc4 <ferror@plt+0xc754>
  40dbdc:	mov	w25, w0
  40dbe0:	tbnz	w0, #31, 40de24 <ferror@plt+0xb9b4>
  40dbe4:	adrp	x11, 421000 <ferror@plt+0x1eb90>
  40dbe8:	ldr	x11, [x11, #3992]
  40dbec:	mov	w9, w27
  40dbf0:	adrp	x13, 410000 <ferror@plt+0xdb90>
  40dbf4:	mov	w24, wzr
  40dbf8:	eor	w12, w22, #0x1
  40dbfc:	mov	w8, #0x1                   	// #1
  40dc00:	sub	x23, x9, x20
  40dc04:	add	x13, x13, #0xbf3
  40dc08:	mov	w28, w24
  40dc0c:	sxtw	x24, w8
  40dc10:	ldr	w2, [sp, #32]
  40dc14:	cmp	w2, #0xc
  40dc18:	b.ne	40de8c <ferror@plt+0xba1c>  // b.any
  40dc1c:	cmp	w25, #0x10
  40dc20:	b.cc	40dd84 <ferror@plt+0xb914>  // b.lo, b.ul, b.last
  40dc24:	ldr	x22, [sp, #16]
  40dc28:	ldr	w26, [x22]
  40dc2c:	cmp	w26, w25
  40dc30:	b.gt	40ddf8 <ferror@plt+0xb988>
  40dc34:	sub	w8, w26, #0x10
  40dc38:	tbnz	w8, #31, 40ddf8 <ferror@plt+0xb988>
  40dc3c:	ldur	w9, [x29, #-12]
  40dc40:	cbnz	w9, 40dca8 <ferror@plt+0xb838>
  40dc44:	ldr	w9, [x22, #12]
  40dc48:	ldr	w10, [x21, #8]
  40dc4c:	cmp	w9, w10
  40dc50:	b.ne	40dca8 <ferror@plt+0xb838>  // b.any
  40dc54:	ldr	w9, [x22, #8]
  40dc58:	cmp	w9, w27
  40dc5c:	b.hi	40dca8 <ferror@plt+0xb838>  // b.pmore
  40dc60:	cmp	x23, x9
  40dc64:	b.hi	40dca8 <ferror@plt+0xb838>  // b.pmore
  40dc68:	ldrh	w9, [x22, #4]
  40dc6c:	cmp	w9, #0x2
  40dc70:	b.eq	40dcc4 <ferror@plt+0xb854>  // b.none
  40dc74:	cbnz	x19, 40dde8 <ferror@plt+0xb978>
  40dc78:	ldr	x3, [x11]
  40dc7c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40dc80:	mov	w1, #0x14                  	// #20
  40dc84:	mov	w2, #0x1                   	// #1
  40dc88:	add	x0, x0, #0xe28
  40dc8c:	str	w12, [sp, #12]
  40dc90:	bl	4022a0 <fwrite@plt>
  40dc94:	adrp	x11, 421000 <ferror@plt+0x1eb90>
  40dc98:	ldr	w12, [sp, #12]
  40dc9c:	ldr	x11, [x11, #3992]
  40dca0:	adrp	x13, 410000 <ferror@plt+0xdb90>
  40dca4:	add	x13, x13, #0xbf3
  40dca8:	add	w8, w26, #0x3
  40dcac:	and	x8, x8, #0xfffffffc
  40dcb0:	sub	w25, w25, w8
  40dcb4:	cmp	w25, #0xf
  40dcb8:	add	x22, x22, x8
  40dcbc:	b.hi	40dc28 <ferror@plt+0xb7b8>  // b.pmore
  40dcc0:	b	40dd84 <ferror@plt+0xb914>
  40dcc4:	cmp	w8, #0x13
  40dcc8:	b.ls	40de58 <ferror@plt+0xb9e8>  // b.plast
  40dccc:	ldr	w26, [x22, #16]
  40dcd0:	str	w12, [sp, #12]
  40dcd4:	cbz	w26, 40dcfc <ferror@plt+0xb88c>
  40dcd8:	neg	w25, w26
  40dcdc:	bl	4023f0 <__errno_location@plt>
  40dce0:	str	w25, [x0]
  40dce4:	ldr	w8, [x21, #36]
  40dce8:	ldr	w9, [sp, #12]
  40dcec:	cmp	w8, #0x4
  40dcf0:	cset	w8, eq  // eq = none
  40dcf4:	orr	w8, w8, w9
  40dcf8:	tbz	w8, #0, 40dd54 <ferror@plt+0xb8e4>
  40dcfc:	ldr	x0, [sp, #16]
  40dd00:	cbz	x19, 40dd0c <ferror@plt+0xb89c>
  40dd04:	str	x0, [x19]
  40dd08:	b	40dd10 <ferror@plt+0xb8a0>
  40dd0c:	bl	402230 <free@plt>
  40dd10:	cmp	x24, x20
  40dd14:	b.cs	40de6c <ferror@plt+0xb9fc>  // b.hs, b.nlast
  40dd18:	ldr	w0, [x21]
  40dd1c:	add	x1, sp, #0x18
  40dd20:	add	x2, sp, #0x10
  40dd24:	bl	40ebc4 <ferror@plt+0xc754>
  40dd28:	adrp	x11, 421000 <ferror@plt+0x1eb90>
  40dd2c:	ldr	x11, [x11, #3992]
  40dd30:	ldr	w12, [sp, #12]
  40dd34:	add	x8, x24, #0x1
  40dd38:	adrp	x13, 410000 <ferror@plt+0xdb90>
  40dd3c:	mov	w25, w0
  40dd40:	mov	w28, w24
  40dd44:	mov	x24, x8
  40dd48:	add	x13, x13, #0xbf3
  40dd4c:	tbz	w0, #31, 40dc10 <ferror@plt+0xb7a0>
  40dd50:	b	40de24 <ferror@plt+0xb9b4>
  40dd54:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40dd58:	ldr	w8, [x22, #16]
  40dd5c:	ldr	x9, [x9, #3992]
  40dd60:	neg	w0, w8
  40dd64:	ldr	x25, [x9]
  40dd68:	bl	402130 <strerror@plt>
  40dd6c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40dd70:	mov	x2, x0
  40dd74:	mov	x0, x25
  40dd78:	add	x1, x1, #0xe3d
  40dd7c:	bl	402440 <fprintf@plt>
  40dd80:	b	40dcfc <ferror@plt+0xb88c>
  40dd84:	ldr	x0, [sp, #16]
  40dd88:	mov	x28, x13
  40dd8c:	mov	w26, w12
  40dd90:	mov	x22, x11
  40dd94:	bl	402230 <free@plt>
  40dd98:	ldrb	w8, [sp, #72]
  40dd9c:	tbnz	w8, #5, 40ddd0 <ferror@plt+0xb960>
  40dda0:	cbnz	w25, 40de78 <ferror@plt+0xba08>
  40dda4:	ldr	w0, [x21]
  40dda8:	add	x1, sp, #0x18
  40ddac:	add	x2, sp, #0x10
  40ddb0:	bl	40ebc4 <ferror@plt+0xc754>
  40ddb4:	mov	w25, w0
  40ddb8:	add	x8, x24, #0x1
  40ddbc:	mov	x11, x22
  40ddc0:	mov	w12, w26
  40ddc4:	mov	x13, x28
  40ddc8:	tbz	w0, #31, 40dc08 <ferror@plt+0xb798>
  40ddcc:	b	40de24 <ferror@plt+0xb9b4>
  40ddd0:	ldr	x3, [x22]
  40ddd4:	mov	w1, #0x12                  	// #18
  40ddd8:	mov	w2, #0x1                   	// #1
  40dddc:	mov	x0, x28
  40dde0:	bl	4022a0 <fwrite@plt>
  40dde4:	b	40dda4 <ferror@plt+0xb934>
  40dde8:	ldr	x8, [sp, #16]
  40ddec:	mov	w25, wzr
  40ddf0:	str	x8, [x19]
  40ddf4:	b	40de24 <ferror@plt+0xb9b4>
  40ddf8:	ldrb	w8, [sp, #72]
  40ddfc:	ldr	x3, [x11]
  40de00:	tbz	w8, #5, 40de9c <ferror@plt+0xba2c>
  40de04:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40de08:	add	x0, x0, #0xbc2
  40de0c:	mov	w1, #0x12                  	// #18
  40de10:	mov	w2, #0x1                   	// #1
  40de14:	bl	4022a0 <fwrite@plt>
  40de18:	ldr	x0, [sp, #16]
  40de1c:	bl	402230 <free@plt>
  40de20:	mov	w25, #0xffffffff            	// #-1
  40de24:	mov	w0, w25
  40de28:	ldp	x20, x19, [sp, #192]
  40de2c:	ldp	x22, x21, [sp, #176]
  40de30:	ldp	x24, x23, [sp, #160]
  40de34:	ldp	x26, x25, [sp, #144]
  40de38:	ldp	x28, x27, [sp, #128]
  40de3c:	ldp	x29, x30, [sp, #112]
  40de40:	add	sp, sp, #0xd0
  40de44:	ret
  40de48:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40de4c:	add	x0, x0, #0xdf2
  40de50:	bl	401ed0 <perror@plt>
  40de54:	b	40de20 <ferror@plt+0xb9b0>
  40de58:	ldr	x3, [x11]
  40de5c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40de60:	add	x0, x0, #0xb4d
  40de64:	mov	w1, #0x10                  	// #16
  40de68:	b	40de10 <ferror@plt+0xb9a0>
  40de6c:	cmp	w26, #0x0
  40de70:	csinv	w25, wzr, w28, eq  // eq = none
  40de74:	b	40de24 <ferror@plt+0xb9b4>
  40de78:	ldr	x0, [x22]
  40de7c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40de80:	add	x1, x1, #0xc06
  40de84:	mov	w2, w25
  40de88:	b	40deac <ferror@plt+0xba3c>
  40de8c:	ldr	x0, [x11]
  40de90:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40de94:	add	x1, x1, #0xe0b
  40de98:	b	40deac <ferror@plt+0xba3c>
  40de9c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40dea0:	add	x1, x1, #0xbd5
  40dea4:	mov	x0, x3
  40dea8:	mov	w2, w26
  40deac:	bl	402440 <fprintf@plt>
  40deb0:	mov	w0, #0x1                   	// #1
  40deb4:	bl	401eb0 <exit@plt>
  40deb8:	sub	sp, sp, #0x20
  40debc:	stp	x29, x30, [sp, #16]
  40dec0:	ldr	w8, [x1]
  40dec4:	mov	x3, x2
  40dec8:	mov	w2, #0x1                   	// #1
  40decc:	mov	w4, wzr
  40ded0:	stp	x1, x8, [sp]
  40ded4:	mov	x1, sp
  40ded8:	add	x29, sp, #0x10
  40dedc:	bl	40db08 <ferror@plt+0xb698>
  40dee0:	ldp	x29, x30, [sp, #16]
  40dee4:	add	sp, sp, #0x20
  40dee8:	ret
  40deec:	stp	x29, x30, [sp, #-32]!
  40def0:	mov	x29, sp
  40def4:	mov	w8, #0x1                   	// #1
  40def8:	str	w8, [x29, #28]
  40defc:	str	x19, [sp, #16]
  40df00:	mov	x19, x0
  40df04:	ldr	w0, [x0]
  40df08:	add	x3, x29, #0x1c
  40df0c:	mov	w1, #0x10e                 	// #270
  40df10:	mov	w2, #0x8                   	// #8
  40df14:	mov	w4, #0x4                   	// #4
  40df18:	bl	402040 <setsockopt@plt>
  40df1c:	tbnz	w0, #31, 40df3c <ferror@plt+0xbacc>
  40df20:	ldr	w8, [x19, #48]
  40df24:	mov	w0, wzr
  40df28:	orr	w8, w8, #0x1
  40df2c:	str	w8, [x19, #48]
  40df30:	ldr	x19, [sp, #16]
  40df34:	ldp	x29, x30, [sp], #32
  40df38:	ret
  40df3c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40df40:	add	x0, x0, #0xb5e
  40df44:	bl	401ed0 <perror@plt>
  40df48:	mov	w0, #0xffffffff            	// #-1
  40df4c:	b	40df30 <ferror@plt+0xbac0>
  40df50:	stp	x29, x30, [sp, #-96]!
  40df54:	stp	x28, x27, [sp, #16]
  40df58:	stp	x26, x25, [sp, #32]
  40df5c:	stp	x24, x23, [sp, #48]
  40df60:	stp	x22, x21, [sp, #64]
  40df64:	stp	x20, x19, [sp, #80]
  40df68:	mov	x29, sp
  40df6c:	sub	sp, sp, #0x6, lsl #12
  40df70:	sub	sp, sp, #0x70
  40df74:	sub	x27, x29, #0x60
  40df78:	adrp	x8, 410000 <ferror@plt+0xdb90>
  40df7c:	sub	x9, x29, #0x18
  40df80:	mov	w10, #0xc                   	// #12
  40df84:	add	x8, x8, #0xe54
  40df88:	stur	x9, [x29, #-96]
  40df8c:	sub	x9, x29, #0x28
  40df90:	str	w10, [x27, #8]
  40df94:	mov	w10, #0x1                   	// #1
  40df98:	stp	x9, x10, [x29, #-80]
  40df9c:	ldr	x9, [x8]
  40dfa0:	ldr	w8, [x8, #8]
  40dfa4:	stp	xzr, xzr, [x29, #-64]
  40dfa8:	str	wzr, [x27, #48]
  40dfac:	stur	x9, [x29, #-24]
  40dfb0:	str	w8, [x27, #80]
  40dfb4:	ldrb	w8, [x0, #48]
  40dfb8:	mov	x19, x2
  40dfbc:	mov	x20, x0
  40dfc0:	mov	x21, x1
  40dfc4:	tbz	w8, #0, 40dfd4 <ferror@plt+0xbb64>
  40dfc8:	add	x8, sp, #0x10
  40dfcc:	mov	w9, #0x2000                	// #8192
  40dfd0:	stp	x8, x9, [x29, #-64]
  40dfd4:	adrp	x28, 421000 <ferror@plt+0x1eb90>
  40dfd8:	ldr	x28, [x28, #3992]
  40dfdc:	add	x8, sp, #0x2, lsl #12
  40dfe0:	add	x8, x8, #0x10
  40dfe4:	mov	w22, #0x4000                	// #16384
  40dfe8:	mov	w23, #0xffffffff            	// #-1
  40dfec:	stur	x8, [x29, #-40]
  40dff0:	stur	x22, [x29, #-32]
  40dff4:	ldr	w0, [x20]
  40dff8:	sub	x1, x29, #0x60
  40dffc:	mov	w2, wzr
  40e000:	bl	401e70 <recvmsg@plt>
  40e004:	mov	x24, x0
  40e008:	tbnz	w24, #31, 40e0d8 <ferror@plt+0xbc68>
  40e00c:	cbz	w24, 40e188 <ferror@plt+0xbd18>
  40e010:	ldr	w2, [x27, #8]
  40e014:	cmp	w2, #0xc
  40e018:	b.ne	40e19c <ferror@plt+0xbd2c>  // b.any
  40e01c:	ldrb	w8, [x20, #48]
  40e020:	tbz	w8, #0, 40e078 <ferror@plt+0xbc08>
  40e024:	ldur	x1, [x29, #-64]
  40e028:	str	w23, [sp, #8]
  40e02c:	cbz	x1, 40e078 <ferror@plt+0xbc08>
  40e030:	ldur	x8, [x29, #-56]
  40e034:	cmp	x8, #0x10
  40e038:	b.cc	40e078 <ferror@plt+0xbc08>  // b.lo, b.ul, b.last
  40e03c:	ldr	w8, [x1, #8]
  40e040:	cmp	w8, #0x10e
  40e044:	b.ne	40e068 <ferror@plt+0xbbf8>  // b.any
  40e048:	ldr	w8, [x1, #12]
  40e04c:	cmp	w8, #0x8
  40e050:	b.ne	40e068 <ferror@plt+0xbbf8>  // b.any
  40e054:	ldr	x8, [x1]
  40e058:	cmp	x8, #0x14
  40e05c:	b.ne	40e068 <ferror@plt+0xbbf8>  // b.any
  40e060:	ldr	w8, [x1, #16]
  40e064:	str	w8, [sp, #8]
  40e068:	sub	x0, x29, #0x60
  40e06c:	bl	401ee0 <__cmsg_nxthdr@plt>
  40e070:	mov	x1, x0
  40e074:	cbnz	x0, 40e03c <ferror@plt+0xbbcc>
  40e078:	cmp	w24, #0x10
  40e07c:	b.cc	40e0c8 <ferror@plt+0xbc58>  // b.lo, b.ul, b.last
  40e080:	add	x25, sp, #0x2, lsl #12
  40e084:	add	x25, x25, #0x10
  40e088:	ldr	w26, [x25]
  40e08c:	cmp	w26, w24
  40e090:	b.gt	40e140 <ferror@plt+0xbcd0>
  40e094:	sub	w8, w26, #0x10
  40e098:	tbnz	w8, #31, 40e140 <ferror@plt+0xbcd0>
  40e09c:	add	x0, sp, #0x8
  40e0a0:	mov	x1, x25
  40e0a4:	mov	x2, x19
  40e0a8:	blr	x21
  40e0ac:	tbnz	w0, #31, 40e164 <ferror@plt+0xbcf4>
  40e0b0:	add	w8, w26, #0x3
  40e0b4:	and	x8, x8, #0xfffffffc
  40e0b8:	sub	w24, w24, w8
  40e0bc:	cmp	w24, #0xf
  40e0c0:	add	x25, x25, x8
  40e0c4:	b.hi	40e088 <ferror@plt+0xbc18>  // b.pmore
  40e0c8:	ldrb	w8, [x27, #48]
  40e0cc:	tbnz	w8, #5, 40e124 <ferror@plt+0xbcb4>
  40e0d0:	cbz	w24, 40dff0 <ferror@plt+0xbb80>
  40e0d4:	b	40e1ac <ferror@plt+0xbd3c>
  40e0d8:	bl	4023f0 <__errno_location@plt>
  40e0dc:	mov	x24, x0
  40e0e0:	ldr	w0, [x0]
  40e0e4:	cmp	w0, #0x4
  40e0e8:	b.eq	40dff0 <ferror@plt+0xbb80>  // b.none
  40e0ec:	cmp	w0, #0xb
  40e0f0:	b.eq	40dff0 <ferror@plt+0xbb80>  // b.none
  40e0f4:	ldr	x25, [x28]
  40e0f8:	bl	402130 <strerror@plt>
  40e0fc:	ldr	w3, [x24]
  40e100:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e104:	mov	x2, x0
  40e108:	mov	x0, x25
  40e10c:	add	x1, x1, #0xb76
  40e110:	bl	402440 <fprintf@plt>
  40e114:	ldr	w8, [x24]
  40e118:	cmp	w8, #0x69
  40e11c:	b.eq	40dff0 <ferror@plt+0xbb80>  // b.none
  40e120:	b	40e160 <ferror@plt+0xbcf0>
  40e124:	ldr	x3, [x28]
  40e128:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40e12c:	mov	w1, #0x12                  	// #18
  40e130:	mov	w2, #0x1                   	// #1
  40e134:	add	x0, x0, #0xbf3
  40e138:	bl	4022a0 <fwrite@plt>
  40e13c:	b	40dff0 <ferror@plt+0xbb80>
  40e140:	ldrb	w8, [x27, #48]
  40e144:	ldr	x3, [x28]
  40e148:	tbz	w8, #5, 40e1c0 <ferror@plt+0xbd50>
  40e14c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40e150:	add	x0, x0, #0xbc2
  40e154:	mov	w1, #0x12                  	// #18
  40e158:	mov	w2, #0x1                   	// #1
  40e15c:	bl	4022a0 <fwrite@plt>
  40e160:	mov	w0, #0xffffffff            	// #-1
  40e164:	add	sp, sp, #0x6, lsl #12
  40e168:	add	sp, sp, #0x70
  40e16c:	ldp	x20, x19, [sp, #80]
  40e170:	ldp	x22, x21, [sp, #64]
  40e174:	ldp	x24, x23, [sp, #48]
  40e178:	ldp	x26, x25, [sp, #32]
  40e17c:	ldp	x28, x27, [sp, #16]
  40e180:	ldp	x29, x30, [sp], #96
  40e184:	ret
  40e188:	ldr	x3, [x28]
  40e18c:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40e190:	add	x0, x0, #0xb95
  40e194:	mov	w1, #0xf                   	// #15
  40e198:	b	40e158 <ferror@plt+0xbce8>
  40e19c:	ldr	x0, [x28]
  40e1a0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e1a4:	add	x1, x1, #0xba5
  40e1a8:	b	40e1d0 <ferror@plt+0xbd60>
  40e1ac:	ldr	x0, [x28]
  40e1b0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e1b4:	add	x1, x1, #0xc06
  40e1b8:	mov	w2, w24
  40e1bc:	b	40e1d0 <ferror@plt+0xbd60>
  40e1c0:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e1c4:	add	x1, x1, #0xbd5
  40e1c8:	mov	x0, x3
  40e1cc:	mov	w2, w26
  40e1d0:	bl	402440 <fprintf@plt>
  40e1d4:	mov	w0, #0x1                   	// #1
  40e1d8:	bl	401eb0 <exit@plt>
  40e1dc:	stp	x29, x30, [sp, #-64]!
  40e1e0:	stp	x28, x23, [sp, #16]
  40e1e4:	stp	x22, x21, [sp, #32]
  40e1e8:	stp	x20, x19, [sp, #48]
  40e1ec:	mov	x29, sp
  40e1f0:	sub	sp, sp, #0x4, lsl #12
  40e1f4:	mov	x8, sp
  40e1f8:	mov	x20, x2
  40e1fc:	mov	x21, x1
  40e200:	mov	x19, x0
  40e204:	add	x22, x8, #0x10
  40e208:	mov	x0, sp
  40e20c:	mov	w1, #0x1                   	// #1
  40e210:	mov	w2, #0x10                  	// #16
  40e214:	mov	x3, x19
  40e218:	bl	4021f0 <fread@plt>
  40e21c:	cmp	x0, #0x10
  40e220:	b.ne	40e2a4 <ferror@plt+0xbe34>  // b.any
  40e224:	ldr	w23, [sp]
  40e228:	cmp	w23, #0x4, lsl #12
  40e22c:	b.hi	40e274 <ferror@plt+0xbe04>  // b.pmore
  40e230:	sub	w8, w23, #0x10
  40e234:	tbnz	w8, #31, 40e274 <ferror@plt+0xbe04>
  40e238:	sub	w8, w23, #0xd
  40e23c:	and	w23, w8, #0xfffffffc
  40e240:	mov	w1, #0x1                   	// #1
  40e244:	mov	x0, x22
  40e248:	mov	x2, x23
  40e24c:	mov	x3, x19
  40e250:	bl	4021f0 <fread@plt>
  40e254:	cmp	x0, x23
  40e258:	b.ne	40e2bc <ferror@plt+0xbe4c>  // b.any
  40e25c:	mov	x1, sp
  40e260:	mov	x0, xzr
  40e264:	mov	x2, x20
  40e268:	blr	x21
  40e26c:	tbz	w0, #31, 40e208 <ferror@plt+0xbd98>
  40e270:	b	40e2d8 <ferror@plt+0xbe68>
  40e274:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40e278:	ldr	x8, [x8, #3992]
  40e27c:	mov	x0, x19
  40e280:	ldr	x20, [x8]
  40e284:	bl	401f40 <ftell@plt>
  40e288:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e28c:	mov	x3, x0
  40e290:	add	x1, x1, #0xc56
  40e294:	mov	x0, x20
  40e298:	mov	w2, w23
  40e29c:	bl	402440 <fprintf@plt>
  40e2a0:	b	40e2d4 <ferror@plt+0xbe64>
  40e2a4:	cbnz	x0, 40e2bc <ferror@plt+0xbe4c>
  40e2a8:	mov	x0, x19
  40e2ac:	bl	402190 <feof@plt>
  40e2b0:	cbz	w0, 40e2bc <ferror@plt+0xbe4c>
  40e2b4:	mov	w0, wzr
  40e2b8:	b	40e2d8 <ferror@plt+0xbe68>
  40e2bc:	mov	x0, x19
  40e2c0:	bl	402470 <ferror@plt>
  40e2c4:	cbnz	w0, 40e2f0 <ferror@plt+0xbe80>
  40e2c8:	mov	x0, x19
  40e2cc:	bl	402190 <feof@plt>
  40e2d0:	cbnz	w0, 40e300 <ferror@plt+0xbe90>
  40e2d4:	mov	w0, #0xffffffff            	// #-1
  40e2d8:	add	sp, sp, #0x4, lsl #12
  40e2dc:	ldp	x20, x19, [sp, #48]
  40e2e0:	ldp	x22, x21, [sp, #32]
  40e2e4:	ldp	x28, x23, [sp, #16]
  40e2e8:	ldp	x29, x30, [sp], #64
  40e2ec:	ret
  40e2f0:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40e2f4:	add	x0, x0, #0xc1d
  40e2f8:	bl	401ed0 <perror@plt>
  40e2fc:	b	40e2c8 <ferror@plt+0xbe58>
  40e300:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40e304:	ldr	x8, [x8, #3992]
  40e308:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40e30c:	add	x0, x0, #0xc33
  40e310:	mov	w1, #0x22                  	// #34
  40e314:	ldr	x3, [x8]
  40e318:	mov	w2, #0x1                   	// #1
  40e31c:	bl	4022a0 <fwrite@plt>
  40e320:	b	40e2d4 <ferror@plt+0xbe64>
  40e324:	stp	x29, x30, [sp, #-16]!
  40e328:	ldr	w9, [x0]
  40e32c:	mov	x29, sp
  40e330:	add	w9, w9, #0x3
  40e334:	and	x10, x9, #0xfffffffc
  40e338:	add	w9, w10, #0x4
  40e33c:	cmp	w9, w1
  40e340:	b.hi	40e368 <ferror@plt+0xbef8>  // b.pmore
  40e344:	mov	w8, wzr
  40e348:	add	x10, x0, x10
  40e34c:	mov	w11, #0x4                   	// #4
  40e350:	strh	w2, [x10, #2]
  40e354:	strh	w11, [x10]
  40e358:	str	w9, [x0]
  40e35c:	mov	w0, w8
  40e360:	ldp	x29, x30, [sp], #16
  40e364:	ret
  40e368:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40e36c:	ldr	x9, [x9, #3992]
  40e370:	mov	w8, w1
  40e374:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e378:	add	x1, x1, #0xc79
  40e37c:	ldr	x0, [x9]
  40e380:	mov	w2, w8
  40e384:	bl	402440 <fprintf@plt>
  40e388:	mov	w8, #0xffffffff            	// #-1
  40e38c:	b	40e35c <ferror@plt+0xbeec>
  40e390:	stp	x29, x30, [sp, #-32]!
  40e394:	stp	x20, x19, [sp, #16]
  40e398:	ldr	w9, [x0]
  40e39c:	add	w10, w4, #0x7
  40e3a0:	and	w10, w10, #0xfffffffc
  40e3a4:	mov	x29, sp
  40e3a8:	add	w9, w9, #0x3
  40e3ac:	and	x9, x9, #0xfffffffc
  40e3b0:	add	w20, w9, w10
  40e3b4:	cmp	w20, w1
  40e3b8:	b.hi	40e3f8 <ferror@plt+0xbf88>  // b.pmore
  40e3bc:	mov	x19, x0
  40e3c0:	add	x8, x0, x9
  40e3c4:	add	w9, w4, #0x4
  40e3c8:	strh	w2, [x8, #2]
  40e3cc:	strh	w9, [x8]
  40e3d0:	cbz	w4, 40e3e4 <ferror@plt+0xbf74>
  40e3d4:	sxtw	x2, w4
  40e3d8:	add	x0, x8, #0x4
  40e3dc:	mov	x1, x3
  40e3e0:	bl	401e50 <memcpy@plt>
  40e3e4:	mov	w0, wzr
  40e3e8:	str	w20, [x19]
  40e3ec:	ldp	x20, x19, [sp, #16]
  40e3f0:	ldp	x29, x30, [sp], #32
  40e3f4:	ret
  40e3f8:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40e3fc:	ldr	x9, [x9, #3992]
  40e400:	mov	w8, w1
  40e404:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e408:	add	x1, x1, #0xc79
  40e40c:	ldr	x0, [x9]
  40e410:	mov	w2, w8
  40e414:	bl	402440 <fprintf@plt>
  40e418:	mov	w0, #0xffffffff            	// #-1
  40e41c:	b	40e3ec <ferror@plt+0xbf7c>
  40e420:	stp	x29, x30, [sp, #-16]!
  40e424:	ldr	w9, [x0]
  40e428:	mov	x29, sp
  40e42c:	add	w9, w9, #0x3
  40e430:	and	x10, x9, #0xfffffffc
  40e434:	add	w9, w10, #0x8
  40e438:	cmp	w9, w1
  40e43c:	b.hi	40e468 <ferror@plt+0xbff8>  // b.pmore
  40e440:	mov	w8, wzr
  40e444:	add	x10, x0, x10
  40e448:	mov	w11, #0x5                   	// #5
  40e44c:	strh	w2, [x10, #2]
  40e450:	strh	w11, [x10]
  40e454:	strb	w3, [x10, #4]
  40e458:	str	w9, [x0]
  40e45c:	mov	w0, w8
  40e460:	ldp	x29, x30, [sp], #16
  40e464:	ret
  40e468:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40e46c:	ldr	x9, [x9, #3992]
  40e470:	mov	w8, w1
  40e474:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e478:	add	x1, x1, #0xc79
  40e47c:	ldr	x0, [x9]
  40e480:	mov	w2, w8
  40e484:	bl	402440 <fprintf@plt>
  40e488:	mov	w8, #0xffffffff            	// #-1
  40e48c:	b	40e45c <ferror@plt+0xbfec>
  40e490:	stp	x29, x30, [sp, #-16]!
  40e494:	ldr	w9, [x0]
  40e498:	mov	x29, sp
  40e49c:	add	w9, w9, #0x3
  40e4a0:	and	x10, x9, #0xfffffffc
  40e4a4:	add	w9, w10, #0x8
  40e4a8:	cmp	w9, w1
  40e4ac:	b.hi	40e4d8 <ferror@plt+0xc068>  // b.pmore
  40e4b0:	mov	w8, wzr
  40e4b4:	add	x10, x0, x10
  40e4b8:	mov	w11, #0x6                   	// #6
  40e4bc:	strh	w2, [x10, #2]
  40e4c0:	strh	w11, [x10]
  40e4c4:	strh	w3, [x10, #4]
  40e4c8:	str	w9, [x0]
  40e4cc:	mov	w0, w8
  40e4d0:	ldp	x29, x30, [sp], #16
  40e4d4:	ret
  40e4d8:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40e4dc:	ldr	x9, [x9, #3992]
  40e4e0:	mov	w8, w1
  40e4e4:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e4e8:	add	x1, x1, #0xc79
  40e4ec:	ldr	x0, [x9]
  40e4f0:	mov	w2, w8
  40e4f4:	bl	402440 <fprintf@plt>
  40e4f8:	mov	w8, #0xffffffff            	// #-1
  40e4fc:	b	40e4cc <ferror@plt+0xc05c>
  40e500:	stp	x29, x30, [sp, #-16]!
  40e504:	ldr	w9, [x0]
  40e508:	mov	x29, sp
  40e50c:	add	w9, w9, #0x3
  40e510:	and	x10, x9, #0xfffffffc
  40e514:	add	w9, w10, #0x8
  40e518:	cmp	w9, w1
  40e51c:	b.hi	40e548 <ferror@plt+0xc0d8>  // b.pmore
  40e520:	mov	w8, wzr
  40e524:	add	x10, x0, x10
  40e528:	mov	w11, #0x8                   	// #8
  40e52c:	strh	w2, [x10, #2]
  40e530:	strh	w11, [x10]
  40e534:	str	w3, [x10, #4]
  40e538:	str	w9, [x0]
  40e53c:	mov	w0, w8
  40e540:	ldp	x29, x30, [sp], #16
  40e544:	ret
  40e548:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40e54c:	ldr	x9, [x9, #3992]
  40e550:	mov	w8, w1
  40e554:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e558:	add	x1, x1, #0xc79
  40e55c:	ldr	x0, [x9]
  40e560:	mov	w2, w8
  40e564:	bl	402440 <fprintf@plt>
  40e568:	mov	w8, #0xffffffff            	// #-1
  40e56c:	b	40e53c <ferror@plt+0xc0cc>
  40e570:	stp	x29, x30, [sp, #-16]!
  40e574:	ldr	w9, [x0]
  40e578:	mov	x29, sp
  40e57c:	add	w9, w9, #0x3
  40e580:	and	x10, x9, #0xfffffffc
  40e584:	add	w9, w10, #0xc
  40e588:	cmp	w9, w1
  40e58c:	b.hi	40e5b8 <ferror@plt+0xc148>  // b.pmore
  40e590:	mov	w8, wzr
  40e594:	add	x10, x0, x10
  40e598:	mov	w11, #0xc                   	// #12
  40e59c:	strh	w2, [x10, #2]
  40e5a0:	strh	w11, [x10]
  40e5a4:	stur	x3, [x10, #4]
  40e5a8:	str	w9, [x0]
  40e5ac:	mov	w0, w8
  40e5b0:	ldp	x29, x30, [sp], #16
  40e5b4:	ret
  40e5b8:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40e5bc:	ldr	x9, [x9, #3992]
  40e5c0:	mov	w8, w1
  40e5c4:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e5c8:	add	x1, x1, #0xc79
  40e5cc:	ldr	x0, [x9]
  40e5d0:	mov	w2, w8
  40e5d4:	bl	402440 <fprintf@plt>
  40e5d8:	mov	w8, #0xffffffff            	// #-1
  40e5dc:	b	40e5ac <ferror@plt+0xc13c>
  40e5e0:	stp	x29, x30, [sp, #-48]!
  40e5e4:	stp	x22, x21, [sp, #16]
  40e5e8:	mov	x22, x0
  40e5ec:	mov	x0, x3
  40e5f0:	stp	x20, x19, [sp, #32]
  40e5f4:	mov	x29, sp
  40e5f8:	mov	x19, x3
  40e5fc:	mov	w20, w2
  40e600:	mov	w21, w1
  40e604:	bl	401e90 <strlen@plt>
  40e608:	add	w4, w0, #0x1
  40e60c:	mov	x0, x22
  40e610:	mov	w1, w21
  40e614:	mov	w2, w20
  40e618:	mov	x3, x19
  40e61c:	ldp	x20, x19, [sp, #32]
  40e620:	ldp	x22, x21, [sp, #16]
  40e624:	ldp	x29, x30, [sp], #48
  40e628:	b	40e390 <ferror@plt+0xbf20>
  40e62c:	stp	x29, x30, [sp, #-48]!
  40e630:	stp	x20, x19, [sp, #32]
  40e634:	ldr	w9, [x0]
  40e638:	add	w10, w3, #0x3
  40e63c:	str	x21, [sp, #16]
  40e640:	and	w21, w10, #0xfffffffc
  40e644:	add	w9, w9, #0x3
  40e648:	and	w9, w9, #0xfffffffc
  40e64c:	add	w10, w9, w21
  40e650:	cmp	w10, w1
  40e654:	mov	x29, sp
  40e658:	b.hi	40e6c0 <ferror@plt+0xc250>  // b.pmore
  40e65c:	mov	w20, w3
  40e660:	sxtw	x8, w20
  40e664:	mov	x19, x0
  40e668:	add	x0, x0, w9, uxtw
  40e66c:	mov	x1, x2
  40e670:	mov	x2, x8
  40e674:	bl	401e50 <memcpy@plt>
  40e678:	ldr	w8, [x19]
  40e67c:	sub	w2, w21, w20
  40e680:	mov	w1, wzr
  40e684:	add	w8, w8, #0x3
  40e688:	and	w8, w8, #0xfffffffc
  40e68c:	add	x8, x19, x8
  40e690:	add	x0, x8, w20, sxtw
  40e694:	bl	402090 <memset@plt>
  40e698:	ldr	w8, [x19]
  40e69c:	mov	w0, wzr
  40e6a0:	add	w8, w8, #0x3
  40e6a4:	and	w8, w8, #0xfffffffc
  40e6a8:	add	w8, w8, w21
  40e6ac:	str	w8, [x19]
  40e6b0:	ldp	x20, x19, [sp, #32]
  40e6b4:	ldr	x21, [sp, #16]
  40e6b8:	ldp	x29, x30, [sp], #48
  40e6bc:	ret
  40e6c0:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40e6c4:	ldr	x9, [x9, #3992]
  40e6c8:	mov	w8, w1
  40e6cc:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e6d0:	add	x1, x1, #0xca8
  40e6d4:	ldr	x0, [x9]
  40e6d8:	mov	w2, w8
  40e6dc:	bl	402440 <fprintf@plt>
  40e6e0:	mov	w0, #0xffffffff            	// #-1
  40e6e4:	b	40e6b0 <ferror@plt+0xc240>
  40e6e8:	stp	x29, x30, [sp, #-32]!
  40e6ec:	ldr	w9, [x0]
  40e6f0:	str	x19, [sp, #16]
  40e6f4:	mov	x29, sp
  40e6f8:	add	w9, w9, #0x3
  40e6fc:	and	w10, w9, #0xfffffffc
  40e700:	add	w9, w10, #0x4
  40e704:	cmp	w9, w1
  40e708:	add	x19, x0, x10
  40e70c:	b.hi	40e730 <ferror@plt+0xc2c0>  // b.pmore
  40e710:	mov	w8, #0x4                   	// #4
  40e714:	strh	w2, [x19, #2]
  40e718:	strh	w8, [x19]
  40e71c:	str	w9, [x0]
  40e720:	mov	x0, x19
  40e724:	ldr	x19, [sp, #16]
  40e728:	ldp	x29, x30, [sp], #32
  40e72c:	ret
  40e730:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40e734:	ldr	x9, [x9, #3992]
  40e738:	mov	w8, w1
  40e73c:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e740:	add	x1, x1, #0xc79
  40e744:	ldr	x0, [x9]
  40e748:	mov	w2, w8
  40e74c:	bl	402440 <fprintf@plt>
  40e750:	b	40e720 <ferror@plt+0xc2b0>
  40e754:	ldr	w8, [x0]
  40e758:	add	w9, w8, #0x3
  40e75c:	and	w9, w9, #0xfffc
  40e760:	add	w9, w0, w9
  40e764:	sub	w9, w9, w1
  40e768:	mov	w0, w8
  40e76c:	strh	w9, [x1]
  40e770:	ret
  40e774:	stp	x29, x30, [sp, #-48]!
  40e778:	stp	x22, x21, [sp, #16]
  40e77c:	stp	x20, x19, [sp, #32]
  40e780:	ldr	w8, [x0]
  40e784:	mov	x29, sp
  40e788:	mov	w19, w2
  40e78c:	mov	w20, w1
  40e790:	add	w8, w8, #0x3
  40e794:	and	w8, w8, #0xfffffffc
  40e798:	mov	x21, x0
  40e79c:	add	x22, x0, x8
  40e7a0:	bl	40e390 <ferror@plt+0xbf20>
  40e7a4:	mov	x0, x21
  40e7a8:	mov	w1, w20
  40e7ac:	mov	w2, w19
  40e7b0:	bl	40e6e8 <ferror@plt+0xc278>
  40e7b4:	mov	x0, x22
  40e7b8:	ldp	x20, x19, [sp, #32]
  40e7bc:	ldp	x22, x21, [sp, #16]
  40e7c0:	ldp	x29, x30, [sp], #48
  40e7c4:	ret
  40e7c8:	ldrh	w9, [x1]
  40e7cc:	ldr	w8, [x0]
  40e7d0:	add	w9, w9, #0x3
  40e7d4:	add	w10, w8, #0x3
  40e7d8:	and	x9, x9, #0x1fffc
  40e7dc:	and	w10, w10, #0xfffffffc
  40e7e0:	add	x9, x1, x9
  40e7e4:	add	w10, w0, w10
  40e7e8:	sub	w11, w10, w1
  40e7ec:	sub	w10, w10, w9
  40e7f0:	mov	w0, w8
  40e7f4:	strh	w11, [x1]
  40e7f8:	strh	w10, [x9]
  40e7fc:	ret
  40e800:	stp	x29, x30, [sp, #-16]!
  40e804:	ldrh	w9, [x0]
  40e808:	mov	x29, sp
  40e80c:	add	w9, w9, #0x3
  40e810:	and	x9, x9, #0x1fffc
  40e814:	add	w10, w9, #0x8
  40e818:	cmp	w10, w1
  40e81c:	b.hi	40e854 <ferror@plt+0xc3e4>  // b.pmore
  40e820:	add	x9, x0, x9
  40e824:	mov	w10, #0x8                   	// #8
  40e828:	strh	w2, [x9, #2]
  40e82c:	strh	w10, [x9]
  40e830:	str	w3, [x9, #4]
  40e834:	ldrh	w9, [x0]
  40e838:	mov	w8, wzr
  40e83c:	add	w9, w9, #0xb
  40e840:	and	w9, w9, #0xfffc
  40e844:	strh	w9, [x0]
  40e848:	mov	w0, w8
  40e84c:	ldp	x29, x30, [sp], #16
  40e850:	ret
  40e854:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40e858:	ldr	x9, [x9, #3992]
  40e85c:	mov	w8, w1
  40e860:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e864:	add	x1, x1, #0xcd6
  40e868:	ldr	x0, [x9]
  40e86c:	mov	w2, w8
  40e870:	bl	402440 <fprintf@plt>
  40e874:	mov	w8, #0xffffffff            	// #-1
  40e878:	b	40e848 <ferror@plt+0xc3d8>
  40e87c:	stp	x29, x30, [sp, #-32]!
  40e880:	stp	x20, x19, [sp, #16]
  40e884:	ldrh	w9, [x0]
  40e888:	add	w10, w4, #0x7
  40e88c:	and	w20, w10, #0xfffffffc
  40e890:	mov	x29, sp
  40e894:	add	w9, w9, #0x3
  40e898:	and	x9, x9, #0x1fffc
  40e89c:	add	w10, w9, w20
  40e8a0:	cmp	w10, w1
  40e8a4:	b.hi	40e8f4 <ferror@plt+0xc484>  // b.pmore
  40e8a8:	mov	x19, x0
  40e8ac:	add	x8, x0, x9
  40e8b0:	add	w9, w4, #0x4
  40e8b4:	strh	w2, [x8, #2]
  40e8b8:	strh	w9, [x8]
  40e8bc:	cbz	w4, 40e8d0 <ferror@plt+0xc460>
  40e8c0:	sxtw	x2, w4
  40e8c4:	add	x0, x8, #0x4
  40e8c8:	mov	x1, x3
  40e8cc:	bl	401e50 <memcpy@plt>
  40e8d0:	ldrh	w8, [x19]
  40e8d4:	mov	w0, wzr
  40e8d8:	add	w8, w8, #0x3
  40e8dc:	and	w8, w8, #0xfffc
  40e8e0:	add	w8, w8, w20
  40e8e4:	strh	w8, [x19]
  40e8e8:	ldp	x20, x19, [sp, #16]
  40e8ec:	ldp	x29, x30, [sp], #32
  40e8f0:	ret
  40e8f4:	adrp	x9, 421000 <ferror@plt+0x1eb90>
  40e8f8:	ldr	x9, [x9, #3992]
  40e8fc:	mov	w8, w1
  40e900:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40e904:	add	x1, x1, #0xd0b
  40e908:	ldr	x0, [x9]
  40e90c:	mov	w2, w8
  40e910:	bl	402440 <fprintf@plt>
  40e914:	mov	w0, #0xffffffff            	// #-1
  40e918:	b	40e8e8 <ferror@plt+0xc478>
  40e91c:	sub	sp, sp, #0x20
  40e920:	stp	x29, x30, [sp, #16]
  40e924:	add	x29, sp, #0x10
  40e928:	sturb	w3, [x29, #-4]
  40e92c:	sub	x3, x29, #0x4
  40e930:	mov	w4, #0x1                   	// #1
  40e934:	bl	40e87c <ferror@plt+0xc40c>
  40e938:	ldp	x29, x30, [sp, #16]
  40e93c:	add	sp, sp, #0x20
  40e940:	ret
  40e944:	sub	sp, sp, #0x20
  40e948:	stp	x29, x30, [sp, #16]
  40e94c:	add	x29, sp, #0x10
  40e950:	sturh	w3, [x29, #-4]
  40e954:	sub	x3, x29, #0x4
  40e958:	mov	w4, #0x2                   	// #2
  40e95c:	bl	40e87c <ferror@plt+0xc40c>
  40e960:	ldp	x29, x30, [sp, #16]
  40e964:	add	sp, sp, #0x20
  40e968:	ret
  40e96c:	sub	sp, sp, #0x20
  40e970:	str	x3, [sp, #8]
  40e974:	add	x3, sp, #0x8
  40e978:	mov	w4, #0x8                   	// #8
  40e97c:	stp	x29, x30, [sp, #16]
  40e980:	add	x29, sp, #0x10
  40e984:	bl	40e87c <ferror@plt+0xc40c>
  40e988:	ldp	x29, x30, [sp, #16]
  40e98c:	add	sp, sp, #0x20
  40e990:	ret
  40e994:	stp	x29, x30, [sp, #-32]!
  40e998:	ldrh	w8, [x0]
  40e99c:	mov	x3, xzr
  40e9a0:	mov	w4, wzr
  40e9a4:	str	x19, [sp, #16]
  40e9a8:	add	w8, w8, #0x3
  40e9ac:	and	x8, x8, #0x1fffc
  40e9b0:	mov	x29, sp
  40e9b4:	add	x19, x0, x8
  40e9b8:	bl	40e87c <ferror@plt+0xc40c>
  40e9bc:	ldrh	w8, [x19, #2]
  40e9c0:	mov	x0, x19
  40e9c4:	orr	w8, w8, #0x8000
  40e9c8:	strh	w8, [x19, #2]
  40e9cc:	ldr	x19, [sp, #16]
  40e9d0:	ldp	x29, x30, [sp], #32
  40e9d4:	ret
  40e9d8:	ldrh	w8, [x0]
  40e9dc:	add	w8, w8, #0x3
  40e9e0:	and	w8, w8, #0xfffc
  40e9e4:	add	w8, w0, w8
  40e9e8:	sub	w8, w8, w1
  40e9ec:	strh	w8, [x1]
  40e9f0:	ldrh	w0, [x0]
  40e9f4:	ret
  40e9f8:	stp	x29, x30, [sp, #-16]!
  40e9fc:	mov	w4, wzr
  40ea00:	mov	x29, sp
  40ea04:	bl	40ea14 <ferror@plt+0xc5a4>
  40ea08:	mov	w0, wzr
  40ea0c:	ldp	x29, x30, [sp], #16
  40ea10:	ret
  40ea14:	stp	x29, x30, [sp, #-64]!
  40ea18:	add	w8, w1, #0x1
  40ea1c:	stp	x22, x21, [sp, #32]
  40ea20:	stp	x20, x19, [sp, #48]
  40ea24:	mov	x20, x2
  40ea28:	mov	w21, w1
  40ea2c:	sbfiz	x2, x8, #3, #32
  40ea30:	mov	w1, wzr
  40ea34:	str	x23, [sp, #16]
  40ea38:	mov	x29, sp
  40ea3c:	mov	w23, w4
  40ea40:	mov	w19, w3
  40ea44:	mov	x22, x0
  40ea48:	bl	402090 <memset@plt>
  40ea4c:	cmp	w19, #0x4
  40ea50:	b.lt	40eaa4 <ferror@plt+0xc634>  // b.tstop
  40ea54:	mvn	w8, w23
  40ea58:	ldrh	w3, [x20]
  40ea5c:	cmp	x3, #0x4
  40ea60:	b.cc	40eaac <ferror@plt+0xc63c>  // b.lo, b.ul, b.last
  40ea64:	cmp	w19, w3
  40ea68:	b.lt	40eaac <ferror@plt+0xc63c>  // b.tstop
  40ea6c:	ldrh	w9, [x20, #2]
  40ea70:	and	w9, w9, w8
  40ea74:	cmp	w21, w9, uxth
  40ea78:	b.lt	40ea8c <ferror@plt+0xc61c>  // b.tstop
  40ea7c:	and	x9, x9, #0xffff
  40ea80:	ldr	x10, [x22, x9, lsl #3]
  40ea84:	cbnz	x10, 40ea8c <ferror@plt+0xc61c>
  40ea88:	str	x20, [x22, x9, lsl #3]
  40ea8c:	add	w9, w3, #0x3
  40ea90:	and	x9, x9, #0x1fffc
  40ea94:	sub	w19, w19, w9
  40ea98:	cmp	w19, #0x3
  40ea9c:	add	x20, x20, x9
  40eaa0:	b.gt	40ea58 <ferror@plt+0xc5e8>
  40eaa4:	cbz	w19, 40eac8 <ferror@plt+0xc658>
  40eaa8:	ldrh	w3, [x20]
  40eaac:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40eab0:	ldr	x8, [x8, #3992]
  40eab4:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40eab8:	add	x1, x1, #0xd40
  40eabc:	mov	w2, w19
  40eac0:	ldr	x0, [x8]
  40eac4:	bl	402440 <fprintf@plt>
  40eac8:	ldp	x20, x19, [sp, #48]
  40eacc:	ldp	x22, x21, [sp, #32]
  40ead0:	ldr	x23, [sp, #16]
  40ead4:	mov	w0, wzr
  40ead8:	ldp	x29, x30, [sp], #64
  40eadc:	ret
  40eae0:	stp	x29, x30, [sp, #-16]!
  40eae4:	cmp	w2, #0x4
  40eae8:	mov	x29, sp
  40eaec:	b.lt	40eb28 <ferror@plt+0xc6b8>  // b.tstop
  40eaf0:	ldrh	w3, [x1]
  40eaf4:	cmp	x3, #0x4
  40eaf8:	b.cc	40eb30 <ferror@plt+0xc6c0>  // b.lo, b.ul, b.last
  40eafc:	cmp	w2, w3
  40eb00:	b.lt	40eb30 <ferror@plt+0xc6c0>  // b.tstop
  40eb04:	ldrh	w8, [x1, #2]
  40eb08:	cmp	w8, w0
  40eb0c:	b.eq	40eb4c <ferror@plt+0xc6dc>  // b.none
  40eb10:	add	w8, w3, #0x3
  40eb14:	and	x8, x8, #0x1fffc
  40eb18:	sub	w2, w2, w8
  40eb1c:	cmp	w2, #0x3
  40eb20:	add	x1, x1, x8
  40eb24:	b.gt	40eaf0 <ferror@plt+0xc680>
  40eb28:	cbz	w2, 40eb48 <ferror@plt+0xc6d8>
  40eb2c:	ldrh	w3, [x1]
  40eb30:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40eb34:	ldr	x8, [x8, #3992]
  40eb38:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40eb3c:	add	x1, x1, #0xd40
  40eb40:	ldr	x0, [x8]
  40eb44:	bl	402440 <fprintf@plt>
  40eb48:	mov	x1, xzr
  40eb4c:	mov	x0, x1
  40eb50:	ldp	x29, x30, [sp], #16
  40eb54:	ret
  40eb58:	stp	x29, x30, [sp, #-16]!
  40eb5c:	ldrh	w8, [x2]
  40eb60:	mov	x29, sp
  40eb64:	sub	x8, x8, #0x4
  40eb68:	cmp	x8, w3, sxtw
  40eb6c:	b.cs	40eb78 <ferror@plt+0xc708>  // b.hs, b.nlast
  40eb70:	mov	w0, #0xffffffff            	// #-1
  40eb74:	b	40ebbc <ferror@plt+0xc74c>
  40eb78:	add	w9, w3, #0x3
  40eb7c:	and	x9, x9, #0xfffffffc
  40eb80:	add	x10, x9, #0x4
  40eb84:	cmp	x8, x10
  40eb88:	b.cs	40eba0 <ferror@plt+0xc730>  // b.hs, b.nlast
  40eb8c:	add	w8, w1, #0x1
  40eb90:	sbfiz	x2, x8, #3, #32
  40eb94:	mov	w1, wzr
  40eb98:	bl	402090 <memset@plt>
  40eb9c:	b	40ebb8 <ferror@plt+0xc748>
  40eba0:	add	x8, x2, x9
  40eba4:	ldrh	w9, [x8, #4]
  40eba8:	add	x2, x8, #0x8
  40ebac:	mov	w4, wzr
  40ebb0:	sub	w3, w9, #0x4
  40ebb4:	bl	40ea14 <ferror@plt+0xc5a4>
  40ebb8:	mov	w0, wzr
  40ebbc:	ldp	x29, x30, [sp], #16
  40ebc0:	ret
  40ebc4:	stp	x29, x30, [sp, #-64]!
  40ebc8:	stp	x24, x23, [sp, #16]
  40ebcc:	stp	x22, x21, [sp, #32]
  40ebd0:	stp	x20, x19, [sp, #48]
  40ebd4:	ldr	x24, [x1, #16]
  40ebd8:	mov	x19, x2
  40ebdc:	mov	w2, #0x22                  	// #34
  40ebe0:	mov	x29, sp
  40ebe4:	mov	x21, x1
  40ebe8:	mov	w22, w0
  40ebec:	stp	xzr, xzr, [x24]
  40ebf0:	bl	40ec88 <ferror@plt+0xc818>
  40ebf4:	mov	w20, w0
  40ebf8:	tbnz	w0, #31, 40ec48 <ferror@plt+0xc7d8>
  40ebfc:	cmp	w20, #0x8, lsl #12
  40ec00:	mov	w8, #0x8000                	// #32768
  40ec04:	csel	w20, w20, w8, gt
  40ec08:	mov	x0, x20
  40ec0c:	bl	402030 <malloc@plt>
  40ec10:	cbz	x0, 40ec60 <ferror@plt+0xc7f0>
  40ec14:	mov	x23, x0
  40ec18:	stp	x0, x20, [x24]
  40ec1c:	mov	w0, w22
  40ec20:	mov	x1, x21
  40ec24:	mov	w2, wzr
  40ec28:	bl	40ec88 <ferror@plt+0xc818>
  40ec2c:	mov	w20, w0
  40ec30:	tbnz	w0, #31, 40ec40 <ferror@plt+0xc7d0>
  40ec34:	cbz	x19, 40ec40 <ferror@plt+0xc7d0>
  40ec38:	str	x23, [x19]
  40ec3c:	b	40ec48 <ferror@plt+0xc7d8>
  40ec40:	mov	x0, x23
  40ec44:	bl	402230 <free@plt>
  40ec48:	mov	w0, w20
  40ec4c:	ldp	x20, x19, [sp, #48]
  40ec50:	ldp	x22, x21, [sp, #32]
  40ec54:	ldp	x24, x23, [sp, #16]
  40ec58:	ldp	x29, x30, [sp], #64
  40ec5c:	ret
  40ec60:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40ec64:	ldr	x8, [x8, #3992]
  40ec68:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40ec6c:	add	x0, x0, #0xd8a
  40ec70:	mov	w1, #0x20                  	// #32
  40ec74:	ldr	x3, [x8]
  40ec78:	mov	w2, #0x1                   	// #1
  40ec7c:	bl	4022a0 <fwrite@plt>
  40ec80:	mov	w20, #0xfffffff4            	// #-12
  40ec84:	b	40ec48 <ferror@plt+0xc7d8>
  40ec88:	stp	x29, x30, [sp, #-48]!
  40ec8c:	stp	x22, x21, [sp, #16]
  40ec90:	stp	x20, x19, [sp, #32]
  40ec94:	mov	x29, sp
  40ec98:	mov	w20, w2
  40ec9c:	mov	x21, x1
  40eca0:	mov	w22, w0
  40eca4:	bl	401e70 <recvmsg@plt>
  40eca8:	tbnz	w0, #31, 40ecd8 <ferror@plt+0xc868>
  40ecac:	cbnz	w0, 40ed3c <ferror@plt+0xc8cc>
  40ecb0:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40ecb4:	ldr	x8, [x8, #3992]
  40ecb8:	adrp	x0, 410000 <ferror@plt+0xdb90>
  40ecbc:	add	x0, x0, #0xb95
  40ecc0:	mov	w1, #0xf                   	// #15
  40ecc4:	ldr	x3, [x8]
  40ecc8:	mov	w2, #0x1                   	// #1
  40eccc:	bl	4022a0 <fwrite@plt>
  40ecd0:	mov	w0, #0xffffffc3            	// #-61
  40ecd4:	b	40ed3c <ferror@plt+0xc8cc>
  40ecd8:	bl	4023f0 <__errno_location@plt>
  40ecdc:	mov	x19, x0
  40ece0:	ldr	w0, [x19]
  40ece4:	cmp	w0, #0xb
  40ece8:	b.eq	40ecf4 <ferror@plt+0xc884>  // b.none
  40ecec:	cmp	w0, #0x4
  40ecf0:	b.ne	40ed0c <ferror@plt+0xc89c>  // b.any
  40ecf4:	mov	w0, w22
  40ecf8:	mov	x1, x21
  40ecfc:	mov	w2, w20
  40ed00:	bl	401e70 <recvmsg@plt>
  40ed04:	tbnz	w0, #31, 40ece0 <ferror@plt+0xc870>
  40ed08:	b	40ecac <ferror@plt+0xc83c>
  40ed0c:	adrp	x8, 421000 <ferror@plt+0x1eb90>
  40ed10:	ldr	x8, [x8, #3992]
  40ed14:	ldr	x20, [x8]
  40ed18:	bl	402130 <strerror@plt>
  40ed1c:	ldr	w3, [x19]
  40ed20:	adrp	x1, 410000 <ferror@plt+0xdb90>
  40ed24:	mov	x2, x0
  40ed28:	add	x1, x1, #0xb76
  40ed2c:	mov	x0, x20
  40ed30:	bl	402440 <fprintf@plt>
  40ed34:	ldr	w8, [x19]
  40ed38:	neg	w0, w8
  40ed3c:	ldp	x20, x19, [sp, #32]
  40ed40:	ldp	x22, x21, [sp, #16]
  40ed44:	ldp	x29, x30, [sp], #48
  40ed48:	ret
  40ed4c:	nop
  40ed50:	stp	x29, x30, [sp, #-64]!
  40ed54:	mov	x29, sp
  40ed58:	stp	x19, x20, [sp, #16]
  40ed5c:	adrp	x20, 421000 <ferror@plt+0x1eb90>
  40ed60:	add	x20, x20, #0xd18
  40ed64:	stp	x21, x22, [sp, #32]
  40ed68:	adrp	x21, 421000 <ferror@plt+0x1eb90>
  40ed6c:	add	x21, x21, #0xd10
  40ed70:	sub	x20, x20, x21
  40ed74:	mov	w22, w0
  40ed78:	stp	x23, x24, [sp, #48]
  40ed7c:	mov	x23, x1
  40ed80:	mov	x24, x2
  40ed84:	bl	401e10 <memcpy@plt-0x40>
  40ed88:	cmp	xzr, x20, asr #3
  40ed8c:	b.eq	40edb8 <ferror@plt+0xc948>  // b.none
  40ed90:	asr	x20, x20, #3
  40ed94:	mov	x19, #0x0                   	// #0
  40ed98:	ldr	x3, [x21, x19, lsl #3]
  40ed9c:	mov	x2, x24
  40eda0:	add	x19, x19, #0x1
  40eda4:	mov	x1, x23
  40eda8:	mov	w0, w22
  40edac:	blr	x3
  40edb0:	cmp	x20, x19
  40edb4:	b.ne	40ed98 <ferror@plt+0xc928>  // b.any
  40edb8:	ldp	x19, x20, [sp, #16]
  40edbc:	ldp	x21, x22, [sp, #32]
  40edc0:	ldp	x23, x24, [sp, #48]
  40edc4:	ldp	x29, x30, [sp], #64
  40edc8:	ret
  40edcc:	nop
  40edd0:	ret

Disassembly of section .fini:

000000000040edd4 <.fini>:
  40edd4:	stp	x29, x30, [sp, #-16]!
  40edd8:	mov	x29, sp
  40eddc:	ldp	x29, x30, [sp], #16
  40ede0:	ret
