F. Angiolini, D. Atienza, S. Murali, L. Benini, and G. De Micheli. 2006. Reliability support for on-chip memories using networks-on-chip. In Proceedings of the International Conference on Computer Design (ICCD'06).
Amin Ansari , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Enabling ultra low voltage system operation by tolerating on-chip cache failures, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594309]
Amin Ansari , Shantanu Gupta , Shuguang Feng , Scott Mahlke, ZerehCache: armoring cache architectures in high defect density technologies, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669127]
ARM. 2012. Arm cortex m3 processor. http://www.arm.com/products/processors/cortex-m/cortexm3.php.
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Ke Bai , Aviral Shrivastava, Heap data management for limited local memory (LLM) multi-core processors, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1879015]
Abbas BanaiyanMofrad , Houman Homayoun , Nikil Dutt, FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038715]
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
L. Bathen, Y. Ahn, N. Dutt, and S. Pasricha. 2009. Inter-kernel data reuse and pipelining on chip-multiprocessors for multimedia applications. In Proceedings of the 7<sup>th</sup> IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia'09). 45--54.
L. Bathen and N. Dutt. 2010. Towards embedded raids-on-chip. Tech. rep. 10-12, Center for Embedded Computer Systems, University of California, Irvine.
L. Bathen and N. Dutt. 2011. E-roc: Embedded raids-on-chip for low power distributed dynamically managed reliable memories. In Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE'11).
Luis Angel D. Bathen , Nikil D. Dutt , Alex Nicolau , Puneet Gupta,VaMV: variability-aware memory virtualization, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Luis Angel D. Bathen , Nikil D. Dutt , Dongyoun Shin , Sung-Soo Lim, SPMVisor: dynamic scratchpad memory virtualization for secure, low power, and high performance distributed on-chip memories, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039386]
Luis Angel Bathen , Nikil Dutt,HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228438]
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
D. Bertozzi , L. Benini , G. De Micheli, Error control schemes for on-chip communication links: the energy-reliability tradeoff, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.818-831, November 2006[doi>10.1109/TCAD.2005.847907]
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
B. Calhoun and A. P. Chandrakasan. 2007. A 256-kb 65-nm sub-threshold sram design forultra-low-voltage operation. IEEE J. Solid State Circ. 42, 3, 680--688.
Arup Chakraborty , Houman Homayoun , Amin Khajeh , Nikil Dutt , Ahmed Eltawil , Fadi Kurdahi, E < MC2: less energy through multi-copy cache, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878956]
L. Chang, D. M. Fried, J. W. Hergenrother, J. W. Sleight, R. H. Dennard, et al. 2005. Stable sram cell design for the 32 nm node and beyond. In Proceedings of the Symposium on VLSI Technology (Digest of Technical Papers). 128--129.
Xiaowen Chen , Zhonghai Lu , Axel Jantsch , Shuming Chen, Run-Time Partitioning of Hybrid Distributed Shared Memory on Multi-core Network-on-Chips, Proceedings of the 2010 3rd International Symposium on Parallel Architectures, Algorithms and Programming, p.39-46, December 18-20, 2010[doi>10.1109/PAAP.2010.21]
Xiaowen Chen , Zhonghai Lu , Axel Jantsch , Shuming Chen, Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Doosan Cho , Sudeep Pasricha , Ilya Issenin , Nikil Dutt , Yunheung Paek , SunJun Ko, Compiler driven data layout optimization for regular/irregular array access patterns, Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems, June 12-13, 2008, Tucson, AZ, USA[doi>10.1145/1375657.1375664]
Sangyeun Cho , Lei Jin, Managing Distributed, Shared L2 Caches through OS-Level Page Allocation, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.455-468, December 09-13, 2006[doi>10.1109/MICRO.2006.31]
Shu-Hsuan Chou , Chien-Chih Chen , Chi-Neng Wen , Yi-Chao Chan , Tien-Fu Chen , Chao-Ching Wang , Jinn-Shyan Wang, No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630062]
O. Cores. 2014. Openrisc 1200. http://opencores.org/openrisc,or1200.
A. Das, M. Schuchhardt, N. Hardavellas, G. Memik, and A. Choudhary. 2010. Pad: Power-aware directory placement in distributed caches. Tech. rep. NWU-EECS-10-11, Northwestern University.
Bernhard Egger , Seungkyun Kim , Choonki Jang , Jaejin Lee , Sang Lyul Min , Heonshik Shin, Scratchpad Memory Management Techniques for Code in Embedded Systems without an MMU, IEEE Transactions on Computers, v.59 n.8, p.1047-1062, August 2010[doi>10.1109/TC.2009.188]
Bernhard Egger , Jaejin Lee , Heonshik Shin, Dynamic scratchpad memory management for code in portable systems with an MMU, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.2, p.1-38, February 2008[doi>10.1145/1331331.1331335]
P. Foglia, D. Mangano, and C. Prete. 2005. A nuca model for embedded systems cache design. In Proceedings of the 3<sup>rd</sup> Workshop on Embedded Systems for Real-Time Multimedia. 41--46.
Lovic Gauthier , Tohru Ishihara , Hideki Takase , Hiroyuki Tomiyama , Hiroaki Takada, Minimizing inter-task interferences in scratch-pad memory usage for reducing the energy consumption of multi-task systems, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878945]
Shalini Ghosh , Nur A. Touba , Sugato Basu, Reducing Power Consumption in Memory ECC Checkers, Proceedings of the International Test Conference on International Test Conference, p.1322-1331, October 26-28, 2004
Darío Suárez Gracia , Giorgos Dimitrakopoulos , Teresa Monreal Arnal , Manolis G. H. Katevenis , Víctor Viñals Yúfera, LP-NUCA: networks-in-cache for high-performance low-power embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.8, p.1510-1523, August 2012[doi>10.1109/TVLSI.2011.2158249]
T. Granlund, B. Granbom, and N. Olsson. 2003. Soft error rate increase for new generations of srams. IEEE Trans. Nuclear Sci. 50, 6, 2065--2068.
P. Gratz, C. Kim, R. McDonald, S. Keckler, and D. Burger. 2006. Implementation and evaluation of on-chip network architectures. In Proceedings of the International Conference on Computer Design (ICCD'06). 477--484.
Y. Hara, H. Tomiyama, S. Honda, H. Takada, and K. Ishii. 2008. Chstone: A benchmark program suite for practical c-based high-level synthesis. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'08). 1192--1195.
J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, et al. 2010. A 48-core ia-32 message-passing processor with DVFS in 45nm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference (Digest of Technical Papers) (ISSCC'10). 108--109.
IBM. 2005. The cell project. http://www.research.ibm.com/cell/.
Intel. 2007. Teraflops research chip. http://techresearch.intel.com/ProjectDetails.aspx&quest;Id=151.
Intel. 2009. Single-chip cloud computer. http://techresearch.intel.com/ProjectDetails.aspx&quest;Id=1.
Ilya Issenin , Erik Brockmeyer , Bart Durinck , Nikil Dutt, Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146925]
Ilya Issenin , Erik Brockmeyer , Miguel Miranda , Nikil Dutt, Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies, Proceedings of the conference on Design, automation and test in Europe, p.10202, February 16-20, 2004
ITRS. 2007. Process integration, device and structures. http://www.itrs.net/.
S. Jahinuzzaman, T. Shakir, S. Lubana, J. Shah, and M. Sachdev. 2008. A multiword based high speed ECC scheme for low-voltage embedded srams. In Proceedings of the 34<sup>th</sup> European Solid-State Circuits Conference (ESSCIRC'08). 226--229.
S. C. Jung, A. Shrivastava, and K. Bai. 2010. Dynamic code mapping for limited local memory systems. In Proceedings of the 21<sup>st</sup> IEEE International Conference on Application-Specific Systems Architectures and Processors (ASAP'10). 13--20.
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: A Power-Area Simulator for Interconnection Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.191-196, January 2012[doi>10.1109/TVLSI.2010.2091686]
H. L. Kalter, C. H. Stapper, J. E. Barth, J. Dilorenzo, C. E. Drake, J. A. Fifield, G. A. Kelley, S. C. Lewis, W. B. Van Der Hoeven, and J. A. Yankosky. 1990. A 50-ns 16-mb dram with a 10-ns data rate and on-chip ECC. IEEE J. Solid-State Circ. 25, 1118--1128.
M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th annual Design Automation Conference, p.690-695, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379049]
S. Kaneko, H. Kondo, N. Masui, K. Ishimi, T. Itou, et al. 2003. A 600mhz single-chip multiprocessor with 4.8gb/s internal shared pipelined bus and 512kb internal memory. IEEE J. Solid State Circ. 39, 1, 184--193.
Omer Khan , Henry Hoffmann , Mieszko Lis , Farrukh Hijaz , Anant Agarwal , Srinivas Devadas, ARCc: A case for an architecturally redundant cache-coherence architecture for large multicores, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.411-418, October 09-12, 2011[doi>10.1109/ICCD.2011.6081431]
Omer Khan , Mieszko Lis , Yildiz Sinangil , Srinivas Devadas, DCC: A Dependable Cache Coherence Multicore Architecture, IEEE Computer Architecture Letters, v.10 n.1, p.12-15, January 2011[doi>10.1109/L-CA.2011.3]
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, ACM SIGPLAN Notices, v.37 n.10, October 2002[doi>10.1145/605432.605420]
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
M. Kim, D. Kim, and G. Sobelman. 2006. Network-on-chip quality-of-service through multiprotocol label switching. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'06).
Young Bok Kim , Yong-Bin Kim, Fault Tolerant Source Routing for Network-on-chip, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.12-20, September 26-28, 2007
Sebastian Kobbe , Lars Bauer , Daniel Lohmann , Wolfgang Schröder-Preikschat , Jörg Henkel, DistRM: distributed resource management for on-chip many-core systems, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039392]
Jaydeep P. Kulkarni , Keejong Kim , Kaushik Roy, A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283818]
Fadi J. Kurdahi , Ahmed Eltawil , Kang Yi , Stanley Cheng , Amin Khajeh, Low-power multimedia system design by aggressive voltage scaling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.5, p.852-856, May 2010[doi>10.1109/TVLSI.2009.2016665]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Hyunjin Lee , Sangyeun Cho , Bruce R. Childers, CloudCache: Expanding and shrinking private caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.219-230, February 12-16, 2011
Kyoungwoo Lee , Aviral Shrivastava , Ilya Issenin , Nikil Dutt , Nalini Venkatasubramanian, Mitigating soft error failures for multimedia applications by selective data protection, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176810]
F. Li , G. Chen , M. Kandemir , I. Kolcu, Improving scratch-pad memory reliability through compiler-guided data block duplication, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.1002-1005, November 06-10, 2005, San Jose, CA
Xiaoyao Liang , Ramon Canal , Gu-Yeon Wei , David Brooks, Process Variation Tolerant 3T1D-Based Cache Architectures, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-26, December 01-05, 2007[doi>10.1109/MICRO.2007.33]
Javier Lira , Carlos Molina , Antonio González, LRU-PEA: a smart replacement policy for non-uniform cache architectures on chip multiprocessors, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Javier Lira , Carlos Molina , Antonio González, The auction: optimizing banks usage in Non-Uniform Cache Architectures, Proceedings of the 24th ACM International Conference on Supercomputing, June 02-04, 2010, Tsukuba, Ibaraki, Japan[doi>10.1145/1810085.1810095]
M. Lis, K. S. Shim, O. Khan, and S. Devadas. 2011. Shared memory via execution migration. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'11).
M. Lucente, C. Harris, and R. Muir. 1990. Memory system reliability improvement through associative cache redundancy. In Proceedings of the IEEE Custom Integrated Circuits Conference.
M. Makhzan, A. Khajeh, A. Eltawil, and F. Kurdahi. 2007. Limits on voltage scaling for caches utilizing fault tolerant techniques. In Proceedings of the 25<sup>th</sup> International Conference on Computer Design (ICCD'07). 488--495.
Andrea Marongiu , Luca Benini, An OpenMP Compiler for Efficient Use of Distributed Scratchpad Memory in MPSoCs, IEEE Transactions on Computers, v.61 n.2, p.222-236, February 2012[doi>10.1109/TC.2010.199]
Timothy G. Mattson , Michael Riepen , Thomas Lehnig , Paul Brett , Werner Haas , Patrick Kennedy , Jason Howard , Sriram Vangal , Nitin Borkar , Greg Ruhl , Saurabh Dighe, The 48-core SCC Processor: the Programmer's View, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, p.1-11, November 13-19, 2010[doi>10.1109/SC.2010.53]
Andres Mejia , Maurizio Palesi , José Flich , Shashi Kumar , Pedro López , Rickard Hoismark , José Duato, Region-based routing: a mechanism to support efficient routing algorithms in NoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.3, p.356-369, March 2009[doi>10.1109/TVSLSI.2008.2012010]
Diego Melpignano , Luca Benini , Eric Flamand , Bruno Jego , Thierry Lepley , Germain Haugou , Fabien Clermidy , Denis Dutoit, Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228568]
Matteo Monchiero , Gianluca Palermo , Cristina Silvano , Oreste Villa, Exploration of distributed shared memory architectures for NoC-based multiprocessors, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.10, p.719-732, October, 2007[doi>10.1016/j.sysarc.2007.01.008]
F. Moradi, D. T. Wisland, S. Aunet, H. Mahmoodi, and T. V. Cao. 2008. 65nm sub-threshold 11t-sram for ultra low voltage applications. In Proceedings of the IEEE International SOC Conference. 113--118.
R. J. T. Morris , B. J. Truskowski, The evolution of storage systems, IBM Systems Journal, v.42 n.2, p.205-217, April 2003[doi>10.1147/sj.422.0205]
Srinivasan Murali , Theocharis Theocharides , N. Vijaykrishnan , Mary Jane Irwin , Luca Benini , Giovanni De Micheli, Analysis of Error Recovery Schemes for Networks on Chips, IEEE Design & Test, v.22 n.5, p.434-442, September 2005[doi>10.1109/MDT.2005.104]
Madhu Mutyam , Vijaykrishnan Narayanan, Working with process variation aware caches, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
S. Nassif. 2001. Modeling and analysis of manufacturing variations. In Proceedings of the IEEE Conference on Custom Integrated Circuits. 223--228.
K. Osada, Y. Saitoh, E. Ibe, and K. Ishibashi. 2003. 16.7 fa/cell tunnel-leakage-suppressed 16 mb sram for handling cosmic-ray-induced multi-errors. In Proceedings of the IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC'03), vol. 1. 302--494.
M. Palesi, D. Patti, and F. Fazzino. 2014. Noxim noc simulator. http://www.noxim.org/.
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications, Proceedings of the 1997 European conference on Design and Test, p.7, March 17-20, 1997
Veera Papirla , Chaitali Chakrabarti, Energy-aware error control coding for Flash memories, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630085]
Young-Hwan Park , Sudeep Pasricha , Fadi J. Kurdahi , Nikil Dutt, A multi-granularity power modeling methodology for embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.4, p.668-681, April 2011[doi>10.1109/TVLSI.2009.2039153]
Sudeep Pasricha , Yong Zou , Dan Connors , Howard Jay Siegel, OE+IOE: a novel turn model based fault tolerant routing scheme for networks-on-chip, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1878979]
David A. Patterson , Garth Gibson , Randy H. Katz, A case for redundant arrays of inexpensive disks (RAID), Proceedings of the 1988 ACM SIGMOD international conference on Management of data, p.109-116, June 01-03, 1988, Chicago, Illinois, USA[doi>10.1145/50202.50214]
Poletti Francesco , Paul Marchal , David Atienza , Luca Benini , Francky Catthoor , Jose M. Mendias, An integrated hardware/software approach for run-time scratchpad management, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996634]
Robert Pyka , Christoph Faßbach , Manish Verma , Heiko Falk , Peter Marwedel, Operating system integrated energy aware scratchpad allocation strategies for multiprocess applications, Proceedingsof the 10th international workshop on Software & compilers for embedded systems, April 20-20, 2007, Nice, France[doi>10.1145/1269843.1269850]
Franz X. Ruckerbauer , Georg Georgakos, Soft Error Rates in 65nm SRAMs--Analysis of new Phenomena, Proceedings of the 13th IEEE International On-Line Testing Symposium, p.203-204, July 08-11, 2007[doi>10.1109/IOLTS.2007.60]
Avesta Sasan , Houman Homayoun , Ahmed Eltawil , Fadi Kurdahi, A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache), Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629431]
Avesta Sasan (Mohammad A Makhzan) , Houman Homayoun , Ahmed Eltawil , Fadi Kurdahi, Process variation aware SRAM/cache for aggressive voltage-frequency scaling, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Timo Schonwald , Jochen Zimmermann , Oliver Bringmann , Wolfgang Rosenstiel, Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.527-534, August 29-31, 2007[doi>10.1109/DSD.2007.62]
Mohamed Shalan , Vincent J. Mooney, A dynamic memory management unit for embedded real-time system-on-a-chip, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.180-186, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354905]
Philip P. Shirvani , Edward J. McCluskey, PADded Cache: A New Fault-Tolerance Technique for Cache Memories, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.440, April 26-30, 1999
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
Vivy Suhendra , Chandrashekar Raghavan , Tulika Mitra, Integrated scratchpad memory optimization and task scheduling for MPSoC architectures, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176809]
Vivy Suhendra , Abhik Roychoudhury , Tulika Mitra, Scratchpad allocation for concurrent embedded software, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450145]
Hideki Takase , Hiroyuki Tomiyama , Hiroaki Takada, Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. 2004. Hp labs cacti v5.3. cacti 5.1, tr. http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html.
Tilera. 2010. Tilepro 64. http://www.tilera.com/.
Manish Verma , Stefan Steinke , Peter Marwedel, Data partitioning for maximal scratchpad usage, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119788]
Chris Wilkerson , Alaa R. Alameldeen , Zeshan Chishti , Wei Wu , Dinesh Somasekhar , Shih-lien Lu, Reducing cache power with low-cost, multi-bit error-correcting codes, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815973]
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
Doe Hyun Yoon , Mattan Erez, Memory mapped ECC: low-cost error protection for last level caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555771]
Doe Hyun Yoon , Mattan Erez, Virtualized and flexible ECC for main memory, ACM SIGARCH Computer Architecture News, v.38 n.1, March 2010[doi>10.1145/1735970.1736064]
Wei Zhang, Enhancing data cache reliability by the addition of a small fully-associative replication cache, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006212]
W. Zhang, S. Gurumurthi, M. Kandemir, and A. Sivasubramaniam. 2003. Icr: In-cache replication for enhancing data cache reliability. In Proceedings of the International Conference on Dependable Systems and Networks.
