INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/Data_Related.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Related
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/Dregister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dregister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/Loaduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loaduse
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/MemToEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToEX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/Mux2c4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2c4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/PCreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/WbToEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbToEX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/reg_use.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_use
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/signextension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/to10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/zeroextension_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroextension_1
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/zeroextension_1.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/zeroextension_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroextension_2
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sources_1/new/zeroextension_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_test/pipeline_mips/Pipeline_Mips.srcs/sim_1/new/fzcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fzcpu
