--
--	Conversion of GPS_Logger.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Jul 14 19:02:57 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__SPI_MISO_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_16 : bit;
SIGNAL tmpIO_0__SPI_MISO_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_MISO_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__SPI_MISO_net_0 : bit;
SIGNAL tmpOE__SPI_SCLK_net_0 : bit;
SIGNAL Net_94 : bit;
SIGNAL tmpFB_0__SPI_SCLK_net_0 : bit;
SIGNAL tmpIO_0__SPI_SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SPI_SCLK_net_0 : bit;
SIGNAL tmpOE__SPI_MOSI_net_0 : bit;
SIGNAL Net_20 : bit;
SIGNAL tmpFB_0__SPI_MOSI_net_0 : bit;
SIGNAL tmpIO_0__SPI_MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SPI_MOSI_net_0 : bit;
SIGNAL tmpOE__SD_MISO_net_0 : bit;
SIGNAL Net_99 : bit;
SIGNAL tmpIO_0__SD_MISO_net_0 : bit;
TERMINAL tmpSIOVREF__SD_MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SD_MISO_net_0 : bit;
SIGNAL Net_90 : bit;
SIGNAL \UART_DEBUG:Net_9\ : bit;
SIGNAL Net_15 : bit;
SIGNAL \UART_DEBUG:Net_61\ : bit;
SIGNAL \UART_DEBUG:BUART:clock_op\ : bit;
SIGNAL \UART_DEBUG:BUART:reset_reg\ : bit;
SIGNAL Net_42 : bit;
SIGNAL \UART_DEBUG:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_DEBUG:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_DEBUG:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_DEBUG:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_DEBUG:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_DEBUG:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_DEBUG:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_DEBUG:BUART:reset_sr\ : bit;
SIGNAL \UART_DEBUG:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \UART_DEBUG:BUART:txn\ : bit;
SIGNAL Net_14 : bit;
SIGNAL \UART_DEBUG:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_state_1\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_state_0\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:tx_shift_out\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:counter_load_not\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_state_2\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_DEBUG:BUART:sc_out_7\ : bit;
SIGNAL \UART_DEBUG:BUART:sc_out_6\ : bit;
SIGNAL \UART_DEBUG:BUART:sc_out_5\ : bit;
SIGNAL \UART_DEBUG:BUART:sc_out_4\ : bit;
SIGNAL \UART_DEBUG:BUART:sc_out_3\ : bit;
SIGNAL \UART_DEBUG:BUART:sc_out_2\ : bit;
SIGNAL \UART_DEBUG:BUART:sc_out_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sc_out_0\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_status_6\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_status_5\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_status_4\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_status_0\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_status_1\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_status_2\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_status_3\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \UART_DEBUG:BUART:tx_bitclk\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_mark\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_state_1\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_state_0\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_postpoll\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:hd_shift_out\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_fifofull\ : bit;
SIGNAL \UART_DEBUG:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_DEBUG:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:rx_counter_load\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_state_3\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_state_2\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_count_2\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_count_1\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_count_0\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_count_6\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_count_5\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_count_4\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_count_3\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_bitclk\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_DEBUG:BUART:pollingrange\ : bit;
SIGNAL \UART_DEBUG:BUART:pollcount_1\ : bit;
SIGNAL Net_13 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \UART_DEBUG:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_status_0\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_status_1\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_status_2\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_status_3\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_status_4\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_status_5\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_status_6\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_9 : bit;
SIGNAL \UART_DEBUG:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART_DEBUG:BUART:rx_address_detected\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_last\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_DEBUG:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_DEBUG:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__DBG_Rx_net_0 : bit;
SIGNAL tmpIO_0__DBG_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__DBG_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DBG_Rx_net_0 : bit;
SIGNAL tmpOE__DBG_Tx_net_0 : bit;
SIGNAL tmpFB_0__DBG_Tx_net_0 : bit;
SIGNAL tmpIO_0__DBG_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__DBG_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DBG_Tx_net_0 : bit;
SIGNAL \UART_GPS:Net_9\ : bit;
SIGNAL Net_32 : bit;
SIGNAL \UART_GPS:Net_61\ : bit;
SIGNAL \UART_GPS:BUART:clock_op\ : bit;
SIGNAL \UART_GPS:BUART:reset_reg\ : bit;
SIGNAL \UART_GPS:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_GPS:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_GPS:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_GPS:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_GPS:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_GPS:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_GPS:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_GPS:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_GPS:BUART:reset_sr\ : bit;
SIGNAL \UART_GPS:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \UART_GPS:BUART:txn\ : bit;
SIGNAL Net_31 : bit;
SIGNAL \UART_GPS:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_GPS:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_1\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_0\ : bit;
SIGNAL \UART_GPS:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:tx_shift_out\ : bit;
SIGNAL \UART_GPS:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_GPS:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:counter_load_not\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_2\ : bit;
SIGNAL \UART_GPS:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_GPS:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_7\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_6\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_5\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_4\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_3\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_2\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_1\ : bit;
SIGNAL \UART_GPS:BUART:sc_out_0\ : bit;
SIGNAL \UART_GPS:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_6\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_5\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_4\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_0\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_1\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_2\ : bit;
SIGNAL \UART_GPS:BUART:tx_status_3\ : bit;
SIGNAL Net_27 : bit;
SIGNAL \UART_GPS:BUART:tx_bitclk\ : bit;
SIGNAL \UART_GPS:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_GPS:BUART:tx_mark\ : bit;
SIGNAL \UART_GPS:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_GPS:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_GPS:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_GPS:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_1\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_0\ : bit;
SIGNAL \UART_GPS:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_GPS:BUART:rx_postpoll\ : bit;
SIGNAL \UART_GPS:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:hd_shift_out\ : bit;
SIGNAL \UART_GPS:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_GPS:BUART:rx_fifofull\ : bit;
SIGNAL \UART_GPS:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_GPS:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:rx_counter_load\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_3\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_2\ : bit;
SIGNAL \UART_GPS:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_2\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_1\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_0\ : bit;
SIGNAL \UART_GPS:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_6\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_5\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_4\ : bit;
SIGNAL \UART_GPS:BUART:rx_count_3\ : bit;
SIGNAL \UART_GPS:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_GPS:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_GPS:BUART:rx_bitclk\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_GPS:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_GPS:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_GPS:BUART:pollingrange\ : bit;
SIGNAL \UART_GPS:BUART:pollcount_1\ : bit;
SIGNAL Net_175 : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \UART_GPS:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_0\ : bit;
SIGNAL \UART_GPS:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_1\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_2\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_3\ : bit;
SIGNAL \UART_GPS:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_4\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_5\ : bit;
SIGNAL \UART_GPS:BUART:rx_status_6\ : bit;
SIGNAL \UART_GPS:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \UART_GPS:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_GPS:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \UART_GPS:BUART:rx_address_detected\ : bit;
SIGNAL \UART_GPS:BUART:rx_last\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \UART_GPS:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \UART_GPS:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__GPS_Rx_net_0 : bit;
SIGNAL tmpIO_0__GPS_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__GPS_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPS_Rx_net_0 : bit;
SIGNAL tmpOE__GPS_Tx_net_0 : bit;
SIGNAL tmpFB_0__GPS_Tx_net_0 : bit;
SIGNAL tmpIO_0__GPS_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__GPS_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPS_Tx_net_0 : bit;
SIGNAL \UART_VMON:Net_9\ : bit;
SIGNAL Net_45 : bit;
SIGNAL \UART_VMON:Net_61\ : bit;
SIGNAL \UART_VMON:BUART:clock_op\ : bit;
SIGNAL \UART_VMON:BUART:reset_reg\ : bit;
SIGNAL \UART_VMON:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_VMON:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_VMON:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_VMON:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_VMON:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_VMON:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_VMON:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_VMON:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_VMON:BUART:reset_sr\ : bit;
SIGNAL \UART_VMON:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_38 : bit;
SIGNAL \UART_VMON:BUART:txn\ : bit;
SIGNAL Net_44 : bit;
SIGNAL \UART_VMON:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_VMON:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_VMON:BUART:tx_state_1\ : bit;
SIGNAL \UART_VMON:BUART:tx_state_0\ : bit;
SIGNAL \UART_VMON:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:tx_shift_out\ : bit;
SIGNAL \UART_VMON:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_VMON:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:counter_load_not\ : bit;
SIGNAL \UART_VMON:BUART:tx_state_2\ : bit;
SIGNAL \UART_VMON:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_VMON:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_VMON:BUART:sc_out_7\ : bit;
SIGNAL \UART_VMON:BUART:sc_out_6\ : bit;
SIGNAL \UART_VMON:BUART:sc_out_5\ : bit;
SIGNAL \UART_VMON:BUART:sc_out_4\ : bit;
SIGNAL \UART_VMON:BUART:sc_out_3\ : bit;
SIGNAL \UART_VMON:BUART:sc_out_2\ : bit;
SIGNAL \UART_VMON:BUART:sc_out_1\ : bit;
SIGNAL \UART_VMON:BUART:sc_out_0\ : bit;
SIGNAL \UART_VMON:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_VMON:BUART:tx_status_6\ : bit;
SIGNAL \UART_VMON:BUART:tx_status_5\ : bit;
SIGNAL \UART_VMON:BUART:tx_status_4\ : bit;
SIGNAL \UART_VMON:BUART:tx_status_0\ : bit;
SIGNAL \UART_VMON:BUART:tx_status_1\ : bit;
SIGNAL \UART_VMON:BUART:tx_status_2\ : bit;
SIGNAL \UART_VMON:BUART:tx_status_3\ : bit;
SIGNAL Net_40 : bit;
SIGNAL \UART_VMON:BUART:tx_bitclk\ : bit;
SIGNAL \UART_VMON:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_VMON:BUART:tx_mark\ : bit;
SIGNAL \UART_VMON:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_VMON:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_VMON:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_VMON:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_VMON:BUART:rx_state_1\ : bit;
SIGNAL \UART_VMON:BUART:rx_state_0\ : bit;
SIGNAL \UART_VMON:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_VMON:BUART:rx_postpoll\ : bit;
SIGNAL \UART_VMON:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:hd_shift_out\ : bit;
SIGNAL \UART_VMON:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_VMON:BUART:rx_fifofull\ : bit;
SIGNAL \UART_VMON:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_VMON:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:rx_counter_load\ : bit;
SIGNAL \UART_VMON:BUART:rx_state_3\ : bit;
SIGNAL \UART_VMON:BUART:rx_state_2\ : bit;
SIGNAL \UART_VMON:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_VMON:BUART:rx_count_2\ : bit;
SIGNAL \UART_VMON:BUART:rx_count_1\ : bit;
SIGNAL \UART_VMON:BUART:rx_count_0\ : bit;
SIGNAL \UART_VMON:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_VMON:BUART:rx_count_6\ : bit;
SIGNAL \UART_VMON:BUART:rx_count_5\ : bit;
SIGNAL \UART_VMON:BUART:rx_count_4\ : bit;
SIGNAL \UART_VMON:BUART:rx_count_3\ : bit;
SIGNAL \UART_VMON:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_VMON:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_VMON:BUART:rx_bitclk\ : bit;
SIGNAL \UART_VMON:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_VMON:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_VMON:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_VMON:BUART:pollingrange\ : bit;
SIGNAL \UART_VMON:BUART:pollcount_1\ : bit;
SIGNAL Net_43 : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_1\ : bit;
SIGNAL \UART_VMON:BUART:pollcount_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_12\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_13\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODIN9_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODIN9_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODIN10_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODIN10_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODIN11_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODIN11_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \UART_VMON:BUART:rx_status_0\ : bit;
SIGNAL \UART_VMON:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_VMON:BUART:rx_status_1\ : bit;
SIGNAL \UART_VMON:BUART:rx_status_2\ : bit;
SIGNAL \UART_VMON:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_VMON:BUART:rx_status_3\ : bit;
SIGNAL \UART_VMON:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_VMON:BUART:rx_status_4\ : bit;
SIGNAL \UART_VMON:BUART:rx_status_5\ : bit;
SIGNAL \UART_VMON:BUART:rx_status_6\ : bit;
SIGNAL \UART_VMON:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \UART_VMON:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_VMON:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_VMON:BUART:rx_break_status\ : bit;
SIGNAL \UART_VMON:BUART:sRX:cmp_vv_vv_MODGEN_14\ : bit;
SIGNAL \UART_VMON:BUART:rx_address_detected\ : bit;
SIGNAL \UART_VMON:BUART:rx_last\ : bit;
SIGNAL \UART_VMON:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_VMON:BUART:sRX:cmp_vv_vv_MODGEN_15\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODIN12_6\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODIN12_5\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODIN12_4\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODIN12_3\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \UART_VMON:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \UART_VMON:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__VMON_Rx_net_0 : bit;
SIGNAL tmpIO_0__VMON_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__VMON_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VMON_Rx_net_0 : bit;
SIGNAL tmpOE__VMON_Tx_net_0 : bit;
SIGNAL tmpFB_0__VMON_Tx_net_0 : bit;
SIGNAL tmpIO_0__VMON_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__VMON_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VMON_Tx_net_0 : bit;
SIGNAL tmpOE__BME280_CSn_net_0 : bit;
SIGNAL tmpFB_0__BME280_CSn_net_0 : bit;
SIGNAL tmpIO_0__BME280_CSn_net_0 : bit;
TERMINAL tmpSIOVREF__BME280_CSn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BME280_CSn_net_0 : bit;
SIGNAL tmpOE__MPU9250_CSn_net_0 : bit;
SIGNAL tmpFB_0__MPU9250_CSn_net_0 : bit;
SIGNAL tmpIO_0__MPU9250_CSn_net_0 : bit;
TERMINAL tmpSIOVREF__MPU9250_CSn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MPU9250_CSn_net_0 : bit;
SIGNAL tmpOE__MPU9250_INTn_net_0 : bit;
SIGNAL Net_52 : bit;
SIGNAL tmpIO_0__MPU9250_INTn_net_0 : bit;
TERMINAL tmpSIOVREF__MPU9250_INTn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MPU9250_INTn_net_0 : bit;
SIGNAL tmpOE__SakuraIO_WAKE_IN_net_0 : bit;
SIGNAL tmpFB_0__SakuraIO_WAKE_IN_net_0 : bit;
SIGNAL tmpIO_0__SakuraIO_WAKE_IN_net_0 : bit;
TERMINAL tmpSIOVREF__SakuraIO_WAKE_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SakuraIO_WAKE_IN_net_0 : bit;
SIGNAL tmpOE__SakuraIO_WAKE_OUT_net_0 : bit;
SIGNAL tmpFB_0__SakuraIO_WAKE_OUT_net_0 : bit;
SIGNAL tmpIO_0__SakuraIO_WAKE_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__SakuraIO_WAKE_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SakuraIO_WAKE_OUT_net_0 : bit;
SIGNAL Net_6 : bit;
SIGNAL \PERI_SPIM:Net_276\ : bit;
SIGNAL \PERI_SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \PERI_SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \PERI_SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \PERI_SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \PERI_SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \PERI_SPIM:Net_244\ : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \PERI_SPIM:BSPIM:so_send\ : bit;
SIGNAL \PERI_SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \PERI_SPIM:BSPIM:state_2\ : bit;
SIGNAL \PERI_SPIM:BSPIM:state_1\ : bit;
SIGNAL \PERI_SPIM:BSPIM:state_0\ : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_89 : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \PERI_SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \PERI_SPIM:BSPIM:count_4\ : bit;
SIGNAL \PERI_SPIM:BSPIM:count_3\ : bit;
SIGNAL \PERI_SPIM:BSPIM:count_2\ : bit;
SIGNAL \PERI_SPIM:BSPIM:count_1\ : bit;
SIGNAL \PERI_SPIM:BSPIM:count_0\ : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \PERI_SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \PERI_SPIM:BSPIM:load_cond\ : bit;
SIGNAL \PERI_SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \PERI_SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \PERI_SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \PERI_SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \PERI_SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \PERI_SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \PERI_SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \PERI_SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \PERI_SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \PERI_SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \PERI_SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \PERI_SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \PERI_SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \PERI_SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \PERI_SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \PERI_SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \PERI_SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \PERI_SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \PERI_SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \PERI_SPIM:BSPIM:control_7\ : bit;
SIGNAL \PERI_SPIM:BSPIM:control_6\ : bit;
SIGNAL \PERI_SPIM:BSPIM:control_5\ : bit;
SIGNAL \PERI_SPIM:BSPIM:control_4\ : bit;
SIGNAL \PERI_SPIM:BSPIM:control_3\ : bit;
SIGNAL \PERI_SPIM:BSPIM:control_2\ : bit;
SIGNAL \PERI_SPIM:BSPIM:control_1\ : bit;
SIGNAL \PERI_SPIM:BSPIM:control_0\ : bit;
SIGNAL \PERI_SPIM:Net_294\ : bit;
SIGNAL \PERI_SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \PERI_SPIM:Net_273\ : bit;
SIGNAL \PERI_SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL \PERI_SPIM:BSPIM:count_6\ : bit;
SIGNAL \PERI_SPIM:BSPIM:count_5\ : bit;
SIGNAL \PERI_SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_93 : bit;
SIGNAL Net_91 : bit;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PERI_SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PERI_SPIM:Net_289\ : bit;
SIGNAL tmpOE__SD_MOSI_net_0 : bit;
SIGNAL Net_100 : bit;
SIGNAL tmpFB_0__SD_MOSI_net_0 : bit;
SIGNAL tmpIO_0__SD_MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__SD_MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SD_MOSI_net_0 : bit;
SIGNAL Net_101 : bit;
SIGNAL \SD_SPIM:Net_276\ : bit;
SIGNAL Net_104 : bit;
SIGNAL \SD_SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SD_SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SD_SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SD_SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SD_SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SD_SPIM:Net_244\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SD_SPIM:BSPIM:so_send\ : bit;
SIGNAL \SD_SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SD_SPIM:BSPIM:state_2\ : bit;
SIGNAL \SD_SPIM:BSPIM:state_1\ : bit;
SIGNAL \SD_SPIM:BSPIM:state_0\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_103 : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SD_SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SD_SPIM:BSPIM:count_4\ : bit;
SIGNAL \SD_SPIM:BSPIM:count_3\ : bit;
SIGNAL \SD_SPIM:BSPIM:count_2\ : bit;
SIGNAL \SD_SPIM:BSPIM:count_1\ : bit;
SIGNAL \SD_SPIM:BSPIM:count_0\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SD_SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SD_SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SD_SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SD_SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SD_SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SD_SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SD_SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SD_SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SD_SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SD_SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SD_SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SD_SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SD_SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SD_SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SD_SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SD_SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SD_SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SD_SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SD_SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SD_SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SD_SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SD_SPIM:BSPIM:control_7\ : bit;
SIGNAL \SD_SPIM:BSPIM:control_6\ : bit;
SIGNAL \SD_SPIM:BSPIM:control_5\ : bit;
SIGNAL \SD_SPIM:BSPIM:control_4\ : bit;
SIGNAL \SD_SPIM:BSPIM:control_3\ : bit;
SIGNAL \SD_SPIM:BSPIM:control_2\ : bit;
SIGNAL \SD_SPIM:BSPIM:control_1\ : bit;
SIGNAL \SD_SPIM:BSPIM:control_0\ : bit;
SIGNAL \SD_SPIM:Net_294\ : bit;
SIGNAL \SD_SPIM:Net_273\ : bit;
SIGNAL \SD_SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SD_SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL Net_102 : bit;
SIGNAL \SD_SPIM:BSPIM:count_6\ : bit;
SIGNAL \SD_SPIM:BSPIM:count_5\ : bit;
SIGNAL \SD_SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_107 : bit;
SIGNAL Net_105 : bit;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD_SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SD_SPIM:Net_289\ : bit;
SIGNAL tmpOE__SD_SCLK_net_0 : bit;
SIGNAL tmpFB_0__SD_SCLK_net_0 : bit;
SIGNAL tmpIO_0__SD_SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SD_SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SD_SCLK_net_0 : bit;
SIGNAL Net_184 : bit;
SIGNAL \SAKURA_SPIM:Net_276\ : bit;
SIGNAL \SAKURA_SPIM:Net_288\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SAKURA_SPIM:Net_244\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:so_send\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL Net_183 : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:state_2\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:state_1\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:state_0\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_186 : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:count_4\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:count_3\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:count_2\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:count_1\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:count_0\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:control_7\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:control_6\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:control_5\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:control_4\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:control_3\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:control_2\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:control_1\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:control_0\ : bit;
SIGNAL \SAKURA_SPIM:Net_294\ : bit;
SIGNAL \SAKURA_SPIM:Net_273\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL Net_185 : bit;
SIGNAL \SAKURA_SPIM:BSPIM:count_6\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:count_5\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_190 : bit;
SIGNAL Net_188 : bit;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SAKURA_SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SAKURA_SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_182 : bit;
SIGNAL \SAKURA_SPIM:Net_289\ : bit;
SIGNAL tmpOE__SD_CSn_net_0 : bit;
SIGNAL tmpFB_0__SD_CSn_net_0 : bit;
SIGNAL tmpIO_0__SD_CSn_net_0 : bit;
TERMINAL tmpSIOVREF__SD_CSn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SD_CSn_net_0 : bit;
SIGNAL Net_126 : bit;
SIGNAL tmpOE__LED0_net_0 : bit;
SIGNAL tmpFB_0__LED0_net_0 : bit;
SIGNAL tmpIO_0__LED0_net_0 : bit;
TERMINAL tmpSIOVREF__LED0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED0_net_0 : bit;
SIGNAL tmpOE__SAKURA_SPI_MOSI_net_0 : bit;
SIGNAL tmpFB_0__SAKURA_SPI_MOSI_net_0 : bit;
SIGNAL tmpIO_0__SAKURA_SPI_MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__SAKURA_SPI_MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SAKURA_SPI_MOSI_net_0 : bit;
SIGNAL Net_131 : bit;
SIGNAL \Timer1:Net_43\ : bit;
SIGNAL Net_129 : bit;
SIGNAL \Timer1:Net_49\ : bit;
SIGNAL \Timer1:Net_82\ : bit;
SIGNAL \Timer1:Net_89\ : bit;
SIGNAL \Timer1:Net_95\ : bit;
SIGNAL \Timer1:Net_91\ : bit;
SIGNAL \Timer1:Net_102\ : bit;
SIGNAL Net_1022 : bit;
SIGNAL \Timer1:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer1:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Timer1:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Timer1:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Timer1:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Timer1:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Timer1:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer1:CounterUDB:control_7\ : bit;
SIGNAL \Timer1:CounterUDB:control_6\ : bit;
SIGNAL \Timer1:CounterUDB:control_5\ : bit;
SIGNAL \Timer1:CounterUDB:control_4\ : bit;
SIGNAL \Timer1:CounterUDB:control_3\ : bit;
SIGNAL \Timer1:CounterUDB:control_2\ : bit;
SIGNAL \Timer1:CounterUDB:control_1\ : bit;
SIGNAL \Timer1:CounterUDB:control_0\ : bit;
SIGNAL \Timer1:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Timer1:CounterUDB:prevCapture\ : bit;
SIGNAL \Timer1:CounterUDB:capt_rising\ : bit;
SIGNAL \Timer1:CounterUDB:capt_falling\ : bit;
SIGNAL \Timer1:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Timer1:CounterUDB:hwCapture\ : bit;
SIGNAL \Timer1:CounterUDB:reload\ : bit;
SIGNAL Net_917 : bit;
SIGNAL \Timer1:CounterUDB:reload_tc\ : bit;
SIGNAL \Timer1:CounterUDB:final_enable\ : bit;
SIGNAL \Timer1:CounterUDB:disable_run_i\ : bit;
SIGNAL \Timer1:CounterUDB:overflow_status\ : bit;
SIGNAL \Timer1:CounterUDB:underflow_status\ : bit;
SIGNAL \Timer1:CounterUDB:counter_enable\ : bit;
SIGNAL \Timer1:CounterUDB:status_0\ : bit;
SIGNAL \Timer1:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Timer1:CounterUDB:status_1\ : bit;
SIGNAL \Timer1:CounterUDB:per_zero\ : bit;
SIGNAL \Timer1:CounterUDB:status_2\ : bit;
SIGNAL \Timer1:CounterUDB:status_3\ : bit;
SIGNAL \Timer1:CounterUDB:status_4\ : bit;
SIGNAL \Timer1:CounterUDB:status_5\ : bit;
SIGNAL \Timer1:CounterUDB:fifo_full\ : bit;
SIGNAL \Timer1:CounterUDB:status_6\ : bit;
SIGNAL \Timer1:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Timer1:CounterUDB:overflow\ : bit;
SIGNAL \Timer1:CounterUDB:dp_dir\ : bit;
SIGNAL \Timer1:CounterUDB:per_equal\ : bit;
SIGNAL \Timer1:CounterUDB:underflow\ : bit;
SIGNAL \Timer1:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Timer1:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Timer1:CounterUDB:tc_i\ : bit;
SIGNAL \Timer1:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Timer1:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Timer1:CounterUDB:cmp_less\ : bit;
SIGNAL \Timer1:CounterUDB:prevCompare\ : bit;
SIGNAL \Timer1:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_130 : bit;
SIGNAL \Timer1:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_957 : bit;
SIGNAL \Timer1:CounterUDB:count_enable\ : bit;
SIGNAL \Timer1:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Timer1:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Timer1:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Timer1:CounterUDB:nc16\ : bit;
SIGNAL \Timer1:CounterUDB:nc17\ : bit;
SIGNAL \Timer1:CounterUDB:nc1\ : bit;
SIGNAL \Timer1:CounterUDB:nc10\ : bit;
SIGNAL \Timer1:CounterUDB:nc2\ : bit;
SIGNAL \Timer1:CounterUDB:nc3\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:nc30\ : bit;
SIGNAL \Timer1:CounterUDB:nc31\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Timer1:CounterUDB:nc43\ : bit;
SIGNAL \Timer1:CounterUDB:per_FF\ : bit;
SIGNAL \Timer1:CounterUDB:cmp_equal\ : bit;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer1:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer1:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_140 : bit;
SIGNAL \Timer2:Net_43\ : bit;
SIGNAL Net_138 : bit;
SIGNAL \Timer2:Net_49\ : bit;
SIGNAL \Timer2:Net_82\ : bit;
SIGNAL \Timer2:Net_89\ : bit;
SIGNAL \Timer2:Net_95\ : bit;
SIGNAL \Timer2:Net_91\ : bit;
SIGNAL \Timer2:Net_102\ : bit;
SIGNAL \Timer2:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer2:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Timer2:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Timer2:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Timer2:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Timer2:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Timer2:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer2:CounterUDB:control_7\ : bit;
SIGNAL \Timer2:CounterUDB:control_6\ : bit;
SIGNAL \Timer2:CounterUDB:control_5\ : bit;
SIGNAL \Timer2:CounterUDB:control_4\ : bit;
SIGNAL \Timer2:CounterUDB:control_3\ : bit;
SIGNAL \Timer2:CounterUDB:control_2\ : bit;
SIGNAL \Timer2:CounterUDB:control_1\ : bit;
SIGNAL \Timer2:CounterUDB:control_0\ : bit;
SIGNAL \Timer2:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Timer2:CounterUDB:prevCapture\ : bit;
SIGNAL \Timer2:CounterUDB:capt_rising\ : bit;
SIGNAL \Timer2:CounterUDB:capt_falling\ : bit;
SIGNAL \Timer2:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Timer2:CounterUDB:hwCapture\ : bit;
SIGNAL \Timer2:CounterUDB:reload\ : bit;
SIGNAL Net_928 : bit;
SIGNAL \Timer2:CounterUDB:reload_tc\ : bit;
SIGNAL \Timer2:CounterUDB:final_enable\ : bit;
SIGNAL \Timer2:CounterUDB:disable_run_i\ : bit;
SIGNAL \Timer2:CounterUDB:overflow_status\ : bit;
SIGNAL \Timer2:CounterUDB:underflow_status\ : bit;
SIGNAL \Timer2:CounterUDB:counter_enable\ : bit;
SIGNAL \Timer2:CounterUDB:status_0\ : bit;
SIGNAL \Timer2:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Timer2:CounterUDB:status_1\ : bit;
SIGNAL \Timer2:CounterUDB:per_zero\ : bit;
SIGNAL \Timer2:CounterUDB:status_2\ : bit;
SIGNAL \Timer2:CounterUDB:status_3\ : bit;
SIGNAL \Timer2:CounterUDB:status_4\ : bit;
SIGNAL \Timer2:CounterUDB:status_5\ : bit;
SIGNAL \Timer2:CounterUDB:fifo_full\ : bit;
SIGNAL \Timer2:CounterUDB:status_6\ : bit;
SIGNAL \Timer2:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Timer2:CounterUDB:overflow\ : bit;
SIGNAL \Timer2:CounterUDB:dp_dir\ : bit;
SIGNAL \Timer2:CounterUDB:per_equal\ : bit;
SIGNAL \Timer2:CounterUDB:underflow\ : bit;
SIGNAL \Timer2:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Timer2:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Timer2:CounterUDB:tc_i\ : bit;
SIGNAL \Timer2:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Timer2:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Timer2:CounterUDB:cmp_less\ : bit;
SIGNAL \Timer2:CounterUDB:prevCompare\ : bit;
SIGNAL \Timer2:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_139 : bit;
SIGNAL \Timer2:CounterUDB:count_stored_i\ : bit;
SIGNAL \Timer2:CounterUDB:count_enable\ : bit;
SIGNAL \Timer2:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Timer2:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Timer2:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Timer2:CounterUDB:nc16\ : bit;
SIGNAL \Timer2:CounterUDB:nc17\ : bit;
SIGNAL \Timer2:CounterUDB:nc1\ : bit;
SIGNAL \Timer2:CounterUDB:nc10\ : bit;
SIGNAL \Timer2:CounterUDB:nc2\ : bit;
SIGNAL \Timer2:CounterUDB:nc3\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:nc30\ : bit;
SIGNAL \Timer2:CounterUDB:nc31\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Timer2:CounterUDB:nc43\ : bit;
SIGNAL \Timer2:CounterUDB:per_FF\ : bit;
SIGNAL \Timer2:CounterUDB:cmp_equal\ : bit;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer2:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer2_Reset:clk\ : bit;
SIGNAL \Timer2_Reset:rst\ : bit;
SIGNAL \Timer2_Reset:control_out_0\ : bit;
SIGNAL Net_146 : bit;
SIGNAL \Timer2_Reset:control_out_1\ : bit;
SIGNAL Net_147 : bit;
SIGNAL \Timer2_Reset:control_out_2\ : bit;
SIGNAL Net_148 : bit;
SIGNAL \Timer2_Reset:control_out_3\ : bit;
SIGNAL Net_149 : bit;
SIGNAL \Timer2_Reset:control_out_4\ : bit;
SIGNAL Net_150 : bit;
SIGNAL \Timer2_Reset:control_out_5\ : bit;
SIGNAL Net_151 : bit;
SIGNAL \Timer2_Reset:control_out_6\ : bit;
SIGNAL Net_152 : bit;
SIGNAL \Timer2_Reset:control_out_7\ : bit;
SIGNAL \Timer2_Reset:control_7\ : bit;
SIGNAL \Timer2_Reset:control_6\ : bit;
SIGNAL \Timer2_Reset:control_5\ : bit;
SIGNAL \Timer2_Reset:control_4\ : bit;
SIGNAL \Timer2_Reset:control_3\ : bit;
SIGNAL \Timer2_Reset:control_2\ : bit;
SIGNAL \Timer2_Reset:control_1\ : bit;
SIGNAL \Timer2_Reset:control_0\ : bit;
SIGNAL \Timer1_Reset:clk\ : bit;
SIGNAL \Timer1_Reset:rst\ : bit;
SIGNAL \Timer1_Reset:control_out_0\ : bit;
SIGNAL Net_155 : bit;
SIGNAL \Timer1_Reset:control_out_1\ : bit;
SIGNAL Net_156 : bit;
SIGNAL \Timer1_Reset:control_out_2\ : bit;
SIGNAL Net_157 : bit;
SIGNAL \Timer1_Reset:control_out_3\ : bit;
SIGNAL Net_158 : bit;
SIGNAL \Timer1_Reset:control_out_4\ : bit;
SIGNAL Net_159 : bit;
SIGNAL \Timer1_Reset:control_out_5\ : bit;
SIGNAL Net_160 : bit;
SIGNAL \Timer1_Reset:control_out_6\ : bit;
SIGNAL Net_161 : bit;
SIGNAL \Timer1_Reset:control_out_7\ : bit;
SIGNAL \Timer1_Reset:control_7\ : bit;
SIGNAL \Timer1_Reset:control_6\ : bit;
SIGNAL \Timer1_Reset:control_5\ : bit;
SIGNAL \Timer1_Reset:control_4\ : bit;
SIGNAL \Timer1_Reset:control_3\ : bit;
SIGNAL \Timer1_Reset:control_2\ : bit;
SIGNAL \Timer1_Reset:control_1\ : bit;
SIGNAL \Timer1_Reset:control_0\ : bit;
SIGNAL \FreqDiv_1:not_last_reset\ : bit;
SIGNAL Net_966 : bit;
SIGNAL Net_964 : bit;
SIGNAL \FreqDiv_1:count_9\ : bit;
SIGNAL \FreqDiv_1:count_8\ : bit;
SIGNAL \FreqDiv_1:count_7\ : bit;
SIGNAL \FreqDiv_1:count_6\ : bit;
SIGNAL \FreqDiv_1:count_5\ : bit;
SIGNAL \FreqDiv_1:count_4\ : bit;
SIGNAL \FreqDiv_1:count_3\ : bit;
SIGNAL \FreqDiv_1:count_2\ : bit;
SIGNAL \FreqDiv_1:count_1\ : bit;
SIGNAL \FreqDiv_1:count_0\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_9\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_8\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_7\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_6\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_5\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_4\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_3\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_2\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_1\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:b_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_1:MODIN13_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_1:MODIN13_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_1:MODIN13_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_1:MODIN13_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_1:MODIN13_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_1:MODIN13_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_1:MODIN13_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_1:MODIN13_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_1:MODIN13_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_1:MODIN13_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_16_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__SAKURA_SPI_MISO_net_0 : bit;
SIGNAL tmpIO_0__SAKURA_SPI_MISO_net_0 : bit;
TERMINAL tmpSIOVREF__SAKURA_SPI_MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SAKURA_SPI_MISO_net_0 : bit;
SIGNAL tmpOE__SAKURA_CSn_net_0 : bit;
SIGNAL tmpFB_0__SAKURA_CSn_net_0 : bit;
SIGNAL tmpIO_0__SAKURA_CSn_net_0 : bit;
TERMINAL tmpSIOVREF__SAKURA_CSn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SAKURA_CSn_net_0 : bit;
SIGNAL tmpOE__SAKURA_SPI_SCLK_net_0 : bit;
SIGNAL tmpFB_0__SAKURA_SPI_SCLK_net_0 : bit;
SIGNAL tmpIO_0__SAKURA_SPI_SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SAKURA_SPI_SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SAKURA_SPI_SCLK_net_0 : bit;
SIGNAL tmpOE__ACC_Sleep_net_0 : bit;
SIGNAL tmpFB_0__ACC_Sleep_net_0 : bit;
SIGNAL tmpIO_0__ACC_Sleep_net_0 : bit;
TERMINAL tmpSIOVREF__ACC_Sleep_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ACC_Sleep_net_0 : bit;
SIGNAL Net_94D : bit;
SIGNAL \UART_DEBUG:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:txn\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_10D : bit;
SIGNAL \UART_DEBUG:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_last\\D\ : bit;
SIGNAL \UART_DEBUG:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_GPS:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_GPS:BUART:txn\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_27D : bit;
SIGNAL \UART_GPS:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_GPS:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_GPS:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_GPS:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_last\\D\ : bit;
SIGNAL \UART_GPS:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_VMON:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_VMON:BUART:txn\\D\ : bit;
SIGNAL \UART_VMON:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_VMON:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_VMON:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_40D : bit;
SIGNAL \UART_VMON:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_VMON:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_VMON:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_VMON:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_VMON:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_VMON:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_last\\D\ : bit;
SIGNAL \UART_VMON:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PERI_SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \PERI_SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \PERI_SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \PERI_SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL Net_89D : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \PERI_SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \PERI_SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \PERI_SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \PERI_SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \PERI_SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL Net_103D : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_hs_reg\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SD_SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_102D : bit;
SIGNAL \SAKURA_SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL Net_186D : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SAKURA_SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_185D : bit;
SIGNAL \Timer1:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Timer1:CounterUDB:disable_run_i\\D\ : bit;
SIGNAL \Timer1:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Timer1:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Timer1:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer1:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Timer1:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Timer1:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL Net_957D : bit;
SIGNAL \Timer2:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Timer2:CounterUDB:disable_run_i\\D\ : bit;
SIGNAL \Timer2:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Timer2:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Timer2:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer2:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Timer2:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Timer2:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \FreqDiv_1:not_last_reset\\D\ : bit;
SIGNAL \FreqDiv_1:count_9\\D\ : bit;
SIGNAL \FreqDiv_1:count_8\\D\ : bit;
SIGNAL \FreqDiv_1:count_7\\D\ : bit;
SIGNAL \FreqDiv_1:count_6\\D\ : bit;
SIGNAL \FreqDiv_1:count_5\\D\ : bit;
SIGNAL \FreqDiv_1:count_4\\D\ : bit;
SIGNAL \FreqDiv_1:count_3\\D\ : bit;
SIGNAL \FreqDiv_1:count_2\\D\ : bit;
SIGNAL \FreqDiv_1:count_1\\D\ : bit;
SIGNAL \FreqDiv_1:count_0\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__SPI_MISO_net_0 <=  ('1') ;

Net_8 <= (not \UART_DEBUG:BUART:txn\);

\UART_DEBUG:BUART:counter_load_not\ <= ((not \UART_DEBUG:BUART:tx_bitclk_enable_pre\ and \UART_DEBUG:BUART:tx_state_2\)
	OR \UART_DEBUG:BUART:tx_state_0\
	OR \UART_DEBUG:BUART:tx_state_1\);

\UART_DEBUG:BUART:tx_status_0\ <= ((not \UART_DEBUG:BUART:tx_state_1\ and not \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_bitclk_enable_pre\ and \UART_DEBUG:BUART:tx_fifo_empty\ and \UART_DEBUG:BUART:tx_state_2\));

\UART_DEBUG:BUART:tx_status_2\ <= (not \UART_DEBUG:BUART:tx_fifo_notfull\);

\UART_DEBUG:BUART:tx_bitclk\\D\ <= ((not \UART_DEBUG:BUART:tx_state_2\ and \UART_DEBUG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_DEBUG:BUART:tx_state_1\ and \UART_DEBUG:BUART:tx_bitclk_enable_pre\));

\UART_DEBUG:BUART:tx_mark\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:tx_mark\));

\UART_DEBUG:BUART:tx_state_2\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_2\ and \UART_DEBUG:BUART:tx_state_1\ and \UART_DEBUG:BUART:tx_counter_dp\ and \UART_DEBUG:BUART:tx_bitclk\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_2\ and \UART_DEBUG:BUART:tx_state_1\ and \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_bitclk\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_1\ and \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_state_1\ and \UART_DEBUG:BUART:tx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_bitclk_enable_pre\ and \UART_DEBUG:BUART:tx_state_2\));

\UART_DEBUG:BUART:tx_state_1\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_1\ and not \UART_DEBUG:BUART:tx_state_2\ and \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_bitclk\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_2\ and not \UART_DEBUG:BUART:tx_bitclk\ and \UART_DEBUG:BUART:tx_state_1\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_bitclk_enable_pre\ and \UART_DEBUG:BUART:tx_state_1\ and \UART_DEBUG:BUART:tx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_0\ and not \UART_DEBUG:BUART:tx_counter_dp\ and \UART_DEBUG:BUART:tx_state_1\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_state_1\ and \UART_DEBUG:BUART:tx_state_2\));

\UART_DEBUG:BUART:tx_state_0\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_1\ and not \UART_DEBUG:BUART:tx_fifo_empty\ and \UART_DEBUG:BUART:tx_bitclk_enable_pre\ and \UART_DEBUG:BUART:tx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_1\ and not \UART_DEBUG:BUART:tx_state_0\ and not \UART_DEBUG:BUART:tx_fifo_empty\ and not \UART_DEBUG:BUART:tx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_bitclk_enable_pre\ and \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_2\ and not \UART_DEBUG:BUART:tx_bitclk\ and \UART_DEBUG:BUART:tx_state_0\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_fifo_empty\ and \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_1\ and \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_state_2\));

\UART_DEBUG:BUART:txn\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_0\ and not \UART_DEBUG:BUART:tx_shift_out\ and not \UART_DEBUG:BUART:tx_state_2\ and not \UART_DEBUG:BUART:tx_counter_dp\ and \UART_DEBUG:BUART:tx_state_1\ and \UART_DEBUG:BUART:tx_bitclk\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_1\ and not \UART_DEBUG:BUART:tx_state_2\ and not \UART_DEBUG:BUART:tx_bitclk\ and \UART_DEBUG:BUART:tx_state_0\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_state_1\ and not \UART_DEBUG:BUART:tx_shift_out\ and not \UART_DEBUG:BUART:tx_state_2\ and \UART_DEBUG:BUART:tx_state_0\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:tx_bitclk\ and \UART_DEBUG:BUART:txn\ and \UART_DEBUG:BUART:tx_state_1\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:txn\ and \UART_DEBUG:BUART:tx_state_2\));

\UART_DEBUG:BUART:tx_parity_bit\\D\ <= ((not \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:txn\ and \UART_DEBUG:BUART:tx_parity_bit\)
	OR (not \UART_DEBUG:BUART:tx_state_1\ and not \UART_DEBUG:BUART:tx_state_0\ and \UART_DEBUG:BUART:tx_parity_bit\)
	OR \UART_DEBUG:BUART:tx_parity_bit\);

\UART_DEBUG:BUART:rx_counter_load\ <= ((not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_0\ and not \UART_DEBUG:BUART:rx_state_3\ and not \UART_DEBUG:BUART:rx_state_2\));

\UART_DEBUG:BUART:rx_bitclk_pre\ <= ((not \UART_DEBUG:BUART:rx_count_2\ and not \UART_DEBUG:BUART:rx_count_1\ and not \UART_DEBUG:BUART:rx_count_0\));

\UART_DEBUG:BUART:rx_state_stop1_reg\\D\ <= (not \UART_DEBUG:BUART:rx_state_2\
	OR not \UART_DEBUG:BUART:rx_state_3\
	OR \UART_DEBUG:BUART:rx_state_0\
	OR \UART_DEBUG:BUART:rx_state_1\);

\UART_DEBUG:BUART:pollcount_1\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_count_2\ and not \UART_DEBUG:BUART:rx_count_1\ and not MODIN1_1 and Net_13 and MODIN1_0)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_count_2\ and not \UART_DEBUG:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_count_2\ and not \UART_DEBUG:BUART:rx_count_1\ and not Net_13 and MODIN1_1));

\UART_DEBUG:BUART:pollcount_0\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_count_2\ and not \UART_DEBUG:BUART:rx_count_1\ and not MODIN1_0 and Net_13)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_count_2\ and not \UART_DEBUG:BUART:rx_count_1\ and not Net_13 and MODIN1_0));

\UART_DEBUG:BUART:rx_postpoll\ <= ((Net_13 and MODIN1_0)
	OR MODIN1_1);

\UART_DEBUG:BUART:rx_status_4\ <= ((\UART_DEBUG:BUART:rx_load_fifo\ and \UART_DEBUG:BUART:rx_fifofull\));

\UART_DEBUG:BUART:rx_status_5\ <= ((\UART_DEBUG:BUART:rx_fifonotempty\ and \UART_DEBUG:BUART:rx_state_stop1_reg\));

\UART_DEBUG:BUART:rx_stop_bit_error\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \UART_DEBUG:BUART:rx_bitclk_enable\ and \UART_DEBUG:BUART:rx_state_3\ and \UART_DEBUG:BUART:rx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_0\ and not Net_13 and not MODIN1_1 and \UART_DEBUG:BUART:rx_bitclk_enable\ and \UART_DEBUG:BUART:rx_state_3\ and \UART_DEBUG:BUART:rx_state_2\));

\UART_DEBUG:BUART:rx_load_fifo\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_0\ and not \UART_DEBUG:BUART:rx_state_2\ and \UART_DEBUG:BUART:rx_bitclk_enable\ and \UART_DEBUG:BUART:rx_state_3\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_3\ and not \UART_DEBUG:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_DEBUG:BUART:rx_state_0\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_3\ and not \UART_DEBUG:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_DEBUG:BUART:rx_state_0\));

\UART_DEBUG:BUART:rx_state_3\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_DEBUG:BUART:rx_state_0\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_DEBUG:BUART:rx_state_0\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_bitclk_enable\ and \UART_DEBUG:BUART:rx_state_3\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_state_1\ and \UART_DEBUG:BUART:rx_state_3\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_2\ and \UART_DEBUG:BUART:rx_state_3\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_state_0\ and \UART_DEBUG:BUART:rx_state_3\));

\UART_DEBUG:BUART:rx_state_2\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_0\ and not \UART_DEBUG:BUART:rx_state_3\ and not \UART_DEBUG:BUART:rx_state_2\ and not Net_13 and \UART_DEBUG:BUART:rx_last\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_0\ and not \UART_DEBUG:BUART:rx_state_2\ and \UART_DEBUG:BUART:rx_bitclk_enable\ and \UART_DEBUG:BUART:rx_state_3\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \UART_DEBUG:BUART:rx_state_0\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \UART_DEBUG:BUART:rx_state_0\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_bitclk_enable\ and \UART_DEBUG:BUART:rx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_state_1\ and \UART_DEBUG:BUART:rx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_state_0\ and \UART_DEBUG:BUART:rx_state_2\));

\UART_DEBUG:BUART:rx_state_1\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_state_1\));

\UART_DEBUG:BUART:rx_state_0\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \UART_DEBUG:BUART:rx_bitclk_enable\ and \UART_DEBUG:BUART:rx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and not \UART_DEBUG:BUART:rx_state_1\ and not \UART_DEBUG:BUART:rx_state_3\ and not Net_13 and not MODIN1_1 and \UART_DEBUG:BUART:rx_bitclk_enable\ and \UART_DEBUG:BUART:rx_state_2\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_state_0\ and MODIN4_6)
	OR (not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_state_0\ and \UART_DEBUG:BUART:rx_state_3\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_state_1\ and \UART_DEBUG:BUART:rx_state_0\)
	OR (not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_state_0\ and \UART_DEBUG:BUART:rx_state_2\));

\UART_DEBUG:BUART:rx_last\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and Net_13));

\UART_DEBUG:BUART:rx_address_detected\\D\ <= ((not \UART_DEBUG:BUART:reset_reg\ and \UART_DEBUG:BUART:rx_address_detected\));

Net_25 <= (not \UART_GPS:BUART:txn\);

\UART_GPS:BUART:counter_load_not\ <= ((not \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_state_2\)
	OR \UART_GPS:BUART:tx_state_0\
	OR \UART_GPS:BUART:tx_state_1\);

\UART_GPS:BUART:tx_status_0\ <= ((not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_fifo_empty\ and \UART_GPS:BUART:tx_state_2\));

\UART_GPS:BUART:tx_status_2\ <= (not \UART_GPS:BUART:tx_fifo_notfull\);

\UART_GPS:BUART:tx_bitclk\\D\ <= ((not \UART_GPS:BUART:tx_state_2\ and \UART_GPS:BUART:tx_bitclk_enable_pre\)
	OR (\UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_bitclk_enable_pre\)
	OR (\UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_bitclk_enable_pre\));

\UART_GPS:BUART:tx_mark\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:tx_mark\));

\UART_GPS:BUART:tx_state_2\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_2\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_counter_dp\ and \UART_GPS:BUART:tx_bitclk\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_2\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_bitclk\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_state_2\));

\UART_GPS:BUART:tx_state_1\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_2\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_bitclk\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_2\ and not \UART_GPS:BUART:tx_bitclk\ and \UART_GPS:BUART:tx_state_1\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_0\ and not \UART_GPS:BUART:tx_counter_dp\ and \UART_GPS:BUART:tx_state_1\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_2\));

\UART_GPS:BUART:tx_state_0\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_fifo_empty\ and \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_0\ and not \UART_GPS:BUART:tx_fifo_empty\ and not \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_bitclk_enable_pre\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_2\ and not \UART_GPS:BUART:tx_bitclk\ and \UART_GPS:BUART:tx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_fifo_empty\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_state_2\));

\UART_GPS:BUART:txn\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_0\ and not \UART_GPS:BUART:tx_shift_out\ and not \UART_GPS:BUART:tx_state_2\ and not \UART_GPS:BUART:tx_counter_dp\ and \UART_GPS:BUART:tx_state_1\ and \UART_GPS:BUART:tx_bitclk\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_2\ and not \UART_GPS:BUART:tx_bitclk\ and \UART_GPS:BUART:tx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_shift_out\ and not \UART_GPS:BUART:tx_state_2\ and \UART_GPS:BUART:tx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:tx_bitclk\ and \UART_GPS:BUART:txn\ and \UART_GPS:BUART:tx_state_1\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:txn\ and \UART_GPS:BUART:tx_state_2\));

\UART_GPS:BUART:tx_parity_bit\\D\ <= ((not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:txn\ and \UART_GPS:BUART:tx_parity_bit\)
	OR (not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_parity_bit\)
	OR \UART_GPS:BUART:tx_parity_bit\);

\UART_GPS:BUART:rx_counter_load\ <= ((not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not \UART_GPS:BUART:rx_state_3\ and not \UART_GPS:BUART:rx_state_2\));

\UART_GPS:BUART:rx_bitclk_pre\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not \UART_GPS:BUART:rx_count_0\));

\UART_GPS:BUART:rx_state_stop1_reg\\D\ <= (not \UART_GPS:BUART:rx_state_2\
	OR not \UART_GPS:BUART:rx_state_3\
	OR \UART_GPS:BUART:rx_state_0\
	OR \UART_GPS:BUART:rx_state_1\);

\UART_GPS:BUART:pollcount_1\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not MODIN5_1 and Net_175 and MODIN5_0)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not Net_175 and MODIN5_1));

\UART_GPS:BUART:pollcount_0\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not MODIN5_0 and Net_175)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not Net_175 and MODIN5_0));

\UART_GPS:BUART:rx_postpoll\ <= ((Net_175 and MODIN5_0)
	OR MODIN5_1);

\UART_GPS:BUART:rx_status_4\ <= ((\UART_GPS:BUART:rx_load_fifo\ and \UART_GPS:BUART:rx_fifofull\));

\UART_GPS:BUART:rx_status_5\ <= ((\UART_GPS:BUART:rx_fifonotempty\ and \UART_GPS:BUART:rx_state_stop1_reg\));

\UART_GPS:BUART:rx_stop_bit_error\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_3\ and \UART_GPS:BUART:rx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not Net_175 and not MODIN5_1 and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_3\ and \UART_GPS:BUART:rx_state_2\));

\UART_GPS:BUART:rx_load_fifo\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not \UART_GPS:BUART:rx_state_2\ and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not \UART_GPS:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not \UART_GPS:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \UART_GPS:BUART:rx_state_0\));

\UART_GPS:BUART:rx_state_3\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_1\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_2\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and \UART_GPS:BUART:rx_state_3\));

\UART_GPS:BUART:rx_state_2\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not \UART_GPS:BUART:rx_state_3\ and not \UART_GPS:BUART:rx_state_2\ and not Net_175 and \UART_GPS:BUART:rx_last\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_0\ and not \UART_GPS:BUART:rx_state_2\ and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_1\ and \UART_GPS:BUART:rx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and \UART_GPS:BUART:rx_state_2\));

\UART_GPS:BUART:rx_state_1\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_1\));

\UART_GPS:BUART:rx_state_0\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and not \UART_GPS:BUART:rx_state_1\ and not \UART_GPS:BUART:rx_state_3\ and not Net_175 and not MODIN5_1 and \UART_GPS:BUART:rx_bitclk_enable\ and \UART_GPS:BUART:rx_state_2\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and MODIN8_6)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and \UART_GPS:BUART:rx_state_3\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_1\ and \UART_GPS:BUART:rx_state_0\)
	OR (not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_state_0\ and \UART_GPS:BUART:rx_state_2\));

\UART_GPS:BUART:rx_last\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and Net_175));

\UART_GPS:BUART:rx_address_detected\\D\ <= ((not \UART_GPS:BUART:reset_reg\ and \UART_GPS:BUART:rx_address_detected\));

Net_38 <= (not \UART_VMON:BUART:txn\);

\UART_VMON:BUART:counter_load_not\ <= ((not \UART_VMON:BUART:tx_bitclk_enable_pre\ and \UART_VMON:BUART:tx_state_2\)
	OR \UART_VMON:BUART:tx_state_0\
	OR \UART_VMON:BUART:tx_state_1\);

\UART_VMON:BUART:tx_status_0\ <= ((not \UART_VMON:BUART:tx_state_1\ and not \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_bitclk_enable_pre\ and \UART_VMON:BUART:tx_fifo_empty\ and \UART_VMON:BUART:tx_state_2\));

\UART_VMON:BUART:tx_status_2\ <= (not \UART_VMON:BUART:tx_fifo_notfull\);

\UART_VMON:BUART:tx_bitclk\\D\ <= ((not \UART_VMON:BUART:tx_state_2\ and \UART_VMON:BUART:tx_bitclk_enable_pre\)
	OR (\UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_bitclk_enable_pre\)
	OR (\UART_VMON:BUART:tx_state_1\ and \UART_VMON:BUART:tx_bitclk_enable_pre\));

\UART_VMON:BUART:tx_mark\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:tx_mark\));

\UART_VMON:BUART:tx_state_2\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_2\ and \UART_VMON:BUART:tx_state_1\ and \UART_VMON:BUART:tx_counter_dp\ and \UART_VMON:BUART:tx_bitclk\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_2\ and \UART_VMON:BUART:tx_state_1\ and \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_bitclk\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_1\ and \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_state_1\ and \UART_VMON:BUART:tx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_bitclk_enable_pre\ and \UART_VMON:BUART:tx_state_2\));

\UART_VMON:BUART:tx_state_1\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_1\ and not \UART_VMON:BUART:tx_state_2\ and \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_bitclk\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_2\ and not \UART_VMON:BUART:tx_bitclk\ and \UART_VMON:BUART:tx_state_1\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_bitclk_enable_pre\ and \UART_VMON:BUART:tx_state_1\ and \UART_VMON:BUART:tx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_0\ and not \UART_VMON:BUART:tx_counter_dp\ and \UART_VMON:BUART:tx_state_1\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_state_1\ and \UART_VMON:BUART:tx_state_2\));

\UART_VMON:BUART:tx_state_0\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_1\ and not \UART_VMON:BUART:tx_fifo_empty\ and \UART_VMON:BUART:tx_bitclk_enable_pre\ and \UART_VMON:BUART:tx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_1\ and not \UART_VMON:BUART:tx_state_0\ and not \UART_VMON:BUART:tx_fifo_empty\ and not \UART_VMON:BUART:tx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_bitclk_enable_pre\ and \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_2\ and not \UART_VMON:BUART:tx_bitclk\ and \UART_VMON:BUART:tx_state_0\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_fifo_empty\ and \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_1\ and \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_state_2\));

\UART_VMON:BUART:txn\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_0\ and not \UART_VMON:BUART:tx_shift_out\ and not \UART_VMON:BUART:tx_state_2\ and not \UART_VMON:BUART:tx_counter_dp\ and \UART_VMON:BUART:tx_state_1\ and \UART_VMON:BUART:tx_bitclk\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_1\ and not \UART_VMON:BUART:tx_state_2\ and not \UART_VMON:BUART:tx_bitclk\ and \UART_VMON:BUART:tx_state_0\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_state_1\ and not \UART_VMON:BUART:tx_shift_out\ and not \UART_VMON:BUART:tx_state_2\ and \UART_VMON:BUART:tx_state_0\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:tx_bitclk\ and \UART_VMON:BUART:txn\ and \UART_VMON:BUART:tx_state_1\)
	OR (not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:txn\ and \UART_VMON:BUART:tx_state_2\));

\UART_VMON:BUART:tx_parity_bit\\D\ <= ((not \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:txn\ and \UART_VMON:BUART:tx_parity_bit\)
	OR (not \UART_VMON:BUART:tx_state_1\ and not \UART_VMON:BUART:tx_state_0\ and \UART_VMON:BUART:tx_parity_bit\)
	OR \UART_VMON:BUART:tx_parity_bit\);

\UART_VMON:BUART:rx_counter_load\ <= ((not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_0\ and not \UART_VMON:BUART:rx_state_3\ and not \UART_VMON:BUART:rx_state_2\));

\UART_VMON:BUART:rx_bitclk_pre\ <= ((not \UART_VMON:BUART:rx_count_2\ and not \UART_VMON:BUART:rx_count_1\ and not \UART_VMON:BUART:rx_count_0\));

\UART_VMON:BUART:rx_state_stop1_reg\\D\ <= (not \UART_VMON:BUART:rx_state_2\
	OR not \UART_VMON:BUART:rx_state_3\
	OR \UART_VMON:BUART:rx_state_0\
	OR \UART_VMON:BUART:rx_state_1\);

\UART_VMON:BUART:pollcount_1\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_count_2\ and not \UART_VMON:BUART:rx_count_1\ and not \UART_VMON:BUART:pollcount_1\ and Net_43 and \UART_VMON:BUART:pollcount_0\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_count_2\ and not \UART_VMON:BUART:rx_count_1\ and not \UART_VMON:BUART:pollcount_0\ and \UART_VMON:BUART:pollcount_1\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_count_2\ and not \UART_VMON:BUART:rx_count_1\ and not Net_43 and \UART_VMON:BUART:pollcount_1\));

\UART_VMON:BUART:pollcount_0\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_count_2\ and not \UART_VMON:BUART:rx_count_1\ and not \UART_VMON:BUART:pollcount_0\ and Net_43)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_count_2\ and not \UART_VMON:BUART:rx_count_1\ and not Net_43 and \UART_VMON:BUART:pollcount_0\));

\UART_VMON:BUART:rx_postpoll\ <= ((Net_43 and \UART_VMON:BUART:pollcount_0\)
	OR \UART_VMON:BUART:pollcount_1\);

\UART_VMON:BUART:rx_status_4\ <= ((\UART_VMON:BUART:rx_load_fifo\ and \UART_VMON:BUART:rx_fifofull\));

\UART_VMON:BUART:rx_status_5\ <= ((\UART_VMON:BUART:rx_fifonotempty\ and \UART_VMON:BUART:rx_state_stop1_reg\));

\UART_VMON:BUART:rx_stop_bit_error\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_0\ and not \UART_VMON:BUART:pollcount_1\ and not \UART_VMON:BUART:pollcount_0\ and \UART_VMON:BUART:rx_bitclk_enable\ and \UART_VMON:BUART:rx_state_3\ and \UART_VMON:BUART:rx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_0\ and not \UART_VMON:BUART:pollcount_1\ and not Net_43 and \UART_VMON:BUART:rx_bitclk_enable\ and \UART_VMON:BUART:rx_state_3\ and \UART_VMON:BUART:rx_state_2\));

\UART_VMON:BUART:rx_load_fifo\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_0\ and not \UART_VMON:BUART:rx_state_2\ and \UART_VMON:BUART:rx_bitclk_enable\ and \UART_VMON:BUART:rx_state_3\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_3\ and not \UART_VMON:BUART:rx_state_2\ and not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_4\ and \UART_VMON:BUART:rx_state_0\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_3\ and not \UART_VMON:BUART:rx_state_2\ and not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_5\ and \UART_VMON:BUART:rx_state_0\));

\UART_VMON:BUART:rx_state_3\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_2\ and not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_4\ and \UART_VMON:BUART:rx_state_0\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_2\ and not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_5\ and \UART_VMON:BUART:rx_state_0\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_bitclk_enable\ and \UART_VMON:BUART:rx_state_3\)
	OR (not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_state_1\ and \UART_VMON:BUART:rx_state_3\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_2\ and \UART_VMON:BUART:rx_state_3\)
	OR (not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_state_0\ and \UART_VMON:BUART:rx_state_3\));

\UART_VMON:BUART:rx_state_2\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_0\ and not \UART_VMON:BUART:rx_state_3\ and not \UART_VMON:BUART:rx_state_2\ and not Net_43 and \UART_VMON:BUART:rx_last\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_0\ and not \UART_VMON:BUART:rx_state_2\ and \UART_VMON:BUART:rx_bitclk_enable\ and \UART_VMON:BUART:rx_state_3\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_3\ and not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_4\ and \UART_VMON:BUART:rx_state_0\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_3\ and not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_5\ and \UART_VMON:BUART:rx_state_0\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_bitclk_enable\ and \UART_VMON:BUART:rx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_state_1\ and \UART_VMON:BUART:rx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_state_0\ and \UART_VMON:BUART:rx_state_2\));

\UART_VMON:BUART:rx_state_1\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_state_1\));

\UART_VMON:BUART:rx_state_0\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_3\ and not \UART_VMON:BUART:pollcount_1\ and not \UART_VMON:BUART:pollcount_0\ and \UART_VMON:BUART:rx_bitclk_enable\ and \UART_VMON:BUART:rx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and not \UART_VMON:BUART:rx_state_1\ and not \UART_VMON:BUART:rx_state_3\ and not \UART_VMON:BUART:pollcount_1\ and not Net_43 and \UART_VMON:BUART:rx_bitclk_enable\ and \UART_VMON:BUART:rx_state_2\)
	OR (not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_state_0\ and \UART_VMON:BUART:rx_count_5\ and \UART_VMON:BUART:rx_count_4\)
	OR (not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_state_0\ and \UART_VMON:BUART:rx_count_6\)
	OR (not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_state_0\ and \UART_VMON:BUART:rx_state_3\)
	OR (not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_state_1\ and \UART_VMON:BUART:rx_state_0\)
	OR (not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_state_0\ and \UART_VMON:BUART:rx_state_2\));

\UART_VMON:BUART:rx_last\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and Net_43));

\UART_VMON:BUART:rx_address_detected\\D\ <= ((not \UART_VMON:BUART:reset_reg\ and \UART_VMON:BUART:rx_address_detected\));

\PERI_SPIM:BSPIM:load_rx_data\ <= ((not \PERI_SPIM:BSPIM:count_4\ and not \PERI_SPIM:BSPIM:count_3\ and not \PERI_SPIM:BSPIM:count_2\ and not \PERI_SPIM:BSPIM:count_1\ and \PERI_SPIM:BSPIM:count_0\));

\PERI_SPIM:BSPIM:load_cond\\D\ <= ((not \PERI_SPIM:BSPIM:state_1\ and not \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:state_2\)
	OR (\PERI_SPIM:BSPIM:count_0\ and \PERI_SPIM:BSPIM:load_cond\)
	OR (\PERI_SPIM:BSPIM:count_1\ and \PERI_SPIM:BSPIM:load_cond\)
	OR (\PERI_SPIM:BSPIM:count_2\ and \PERI_SPIM:BSPIM:load_cond\)
	OR (\PERI_SPIM:BSPIM:count_3\ and \PERI_SPIM:BSPIM:load_cond\)
	OR (\PERI_SPIM:BSPIM:count_4\ and \PERI_SPIM:BSPIM:load_cond\));

\PERI_SPIM:BSPIM:tx_status_0\ <= ((not \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:state_0\));

\PERI_SPIM:BSPIM:tx_status_4\ <= ((not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_1\ and not \PERI_SPIM:BSPIM:state_0\));

\PERI_SPIM:BSPIM:rx_status_6\ <= ((not \PERI_SPIM:BSPIM:count_4\ and not \PERI_SPIM:BSPIM:count_3\ and not \PERI_SPIM:BSPIM:count_2\ and not \PERI_SPIM:BSPIM:count_1\ and \PERI_SPIM:BSPIM:count_0\ and \PERI_SPIM:BSPIM:rx_status_4\));

\PERI_SPIM:BSPIM:state_2\\D\ <= ((not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and not \PERI_SPIM:BSPIM:count_4\ and not \PERI_SPIM:BSPIM:count_3\ and not \PERI_SPIM:BSPIM:count_2\ and not \PERI_SPIM:BSPIM:count_0\ and not \PERI_SPIM:BSPIM:tx_status_1\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:count_1\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:count_4\ and not \PERI_SPIM:BSPIM:count_3\ and not \PERI_SPIM:BSPIM:count_2\ and not \PERI_SPIM:BSPIM:count_1\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:count_0\));

\PERI_SPIM:BSPIM:state_1\\D\ <= ((not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:count_0\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:count_1\ and not \PERI_SPIM:BSPIM:count_0\ and \PERI_SPIM:BSPIM:state_1\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:count_1\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:tx_status_1\)
	OR (not \PERI_SPIM:BSPIM:state_1\ and not \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:state_2\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:state_0\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:count_2\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:count_3\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:count_4\));

\PERI_SPIM:BSPIM:state_0\\D\ <= ((not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and not \PERI_SPIM:BSPIM:tx_status_1\ and \PERI_SPIM:BSPIM:count_4\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and not \PERI_SPIM:BSPIM:tx_status_1\ and \PERI_SPIM:BSPIM:count_3\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and not \PERI_SPIM:BSPIM:tx_status_1\ and \PERI_SPIM:BSPIM:count_2\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and not \PERI_SPIM:BSPIM:count_1\ and not \PERI_SPIM:BSPIM:tx_status_1\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and not \PERI_SPIM:BSPIM:tx_status_1\ and \PERI_SPIM:BSPIM:count_0\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:count_4\ and not \PERI_SPIM:BSPIM:count_3\ and not \PERI_SPIM:BSPIM:count_2\ and not \PERI_SPIM:BSPIM:count_1\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:count_0\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:tx_status_1\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_1\ and not \PERI_SPIM:BSPIM:state_0\ and not \PERI_SPIM:BSPIM:tx_status_1\));

Net_89D <= ((not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_1\ and not \PERI_SPIM:BSPIM:state_0\)
	OR (\PERI_SPIM:BSPIM:state_1\ and Net_89)
	OR (\PERI_SPIM:BSPIM:state_2\ and Net_89)
	OR (\PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:state_1\));

\PERI_SPIM:BSPIM:cnt_enable\\D\ <= ((not \PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:count_4\ and \PERI_SPIM:BSPIM:cnt_enable\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:count_3\ and \PERI_SPIM:BSPIM:cnt_enable\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:count_2\ and \PERI_SPIM:BSPIM:cnt_enable\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:count_1\ and \PERI_SPIM:BSPIM:cnt_enable\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:count_0\ and \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:cnt_enable\)
	OR (not \PERI_SPIM:BSPIM:state_1\ and not \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:state_2\ and \PERI_SPIM:BSPIM:cnt_enable\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:cnt_enable\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:state_0\));

\PERI_SPIM:BSPIM:mosi_reg\\D\ <= ((not \PERI_SPIM:BSPIM:state_2\ and not \PERI_SPIM:BSPIM:state_0\ and \PERI_SPIM:BSPIM:state_1\ and \PERI_SPIM:BSPIM:mosi_from_dp\)
	OR (not \PERI_SPIM:BSPIM:state_1\ and not \PERI_SPIM:BSPIM:state_0\ and Net_20 and \PERI_SPIM:BSPIM:state_2\)
	OR (not \PERI_SPIM:BSPIM:state_2\ and Net_20 and \PERI_SPIM:BSPIM:state_0\));

Net_94D <= (\PERI_SPIM:BSPIM:state_0\
	OR not \PERI_SPIM:BSPIM:state_1\
	OR \PERI_SPIM:BSPIM:state_2\);

\SD_SPIM:BSPIM:load_rx_data\ <= ((not \SD_SPIM:BSPIM:count_4\ and not \SD_SPIM:BSPIM:count_3\ and not \SD_SPIM:BSPIM:count_2\ and not \SD_SPIM:BSPIM:count_1\ and \SD_SPIM:BSPIM:count_0\));

Net_100 <= ((not \SD_SPIM:BSPIM:state_0\ and not Net_103 and \SD_SPIM:BSPIM:mosi_hs_reg\)
	OR (not Net_103 and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:mosi_hs_reg\)
	OR (not \SD_SPIM:BSPIM:state_2\ and not Net_103 and \SD_SPIM:BSPIM:mosi_hs_reg\));

\SD_SPIM:BSPIM:load_cond\\D\ <= ((not \SD_SPIM:BSPIM:state_1\ and not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_2\)
	OR (\SD_SPIM:BSPIM:count_0\ and \SD_SPIM:BSPIM:load_cond\)
	OR (\SD_SPIM:BSPIM:count_1\ and \SD_SPIM:BSPIM:load_cond\)
	OR (\SD_SPIM:BSPIM:count_2\ and \SD_SPIM:BSPIM:load_cond\)
	OR (\SD_SPIM:BSPIM:count_3\ and \SD_SPIM:BSPIM:load_cond\)
	OR (\SD_SPIM:BSPIM:count_4\ and \SD_SPIM:BSPIM:load_cond\));

\SD_SPIM:BSPIM:tx_status_0\ <= ((not \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_0\));

\SD_SPIM:BSPIM:tx_status_4\ <= ((not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_1\ and not \SD_SPIM:BSPIM:state_0\));

\SD_SPIM:BSPIM:rx_status_6\ <= ((not \SD_SPIM:BSPIM:count_4\ and not \SD_SPIM:BSPIM:count_3\ and not \SD_SPIM:BSPIM:count_2\ and not \SD_SPIM:BSPIM:count_1\ and \SD_SPIM:BSPIM:count_0\ and \SD_SPIM:BSPIM:rx_status_4\));

\SD_SPIM:BSPIM:state_2\\D\ <= ((not \SD_SPIM:BSPIM:count_4\ and not \SD_SPIM:BSPIM:count_3\ and not \SD_SPIM:BSPIM:count_2\ and not \SD_SPIM:BSPIM:count_0\ and not \SD_SPIM:BSPIM:ld_ident\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:count_1\)
	OR (not \SD_SPIM:BSPIM:count_4\ and not \SD_SPIM:BSPIM:count_3\ and not \SD_SPIM:BSPIM:count_0\ and not \SD_SPIM:BSPIM:tx_status_1\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:count_2\ and \SD_SPIM:BSPIM:count_1\)
	OR (not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\)
	OR (\SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\));

\SD_SPIM:BSPIM:state_1\\D\ <= ((not \SD_SPIM:BSPIM:count_2\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:ld_ident\)
	OR (\SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:count_2\ and \SD_SPIM:BSPIM:tx_status_1\)
	OR (\SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:count_4\)
	OR (\SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:count_3\)
	OR (not \SD_SPIM:BSPIM:count_1\ and \SD_SPIM:BSPIM:state_1\)
	OR (\SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:count_0\)
	OR (not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\)
	OR (not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_2\)
	OR (not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_1\)
	OR (\SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_1\));

\SD_SPIM:BSPIM:state_0\\D\ <= ((not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:count_4\ and not \SD_SPIM:BSPIM:count_3\ and not \SD_SPIM:BSPIM:count_2\ and not \SD_SPIM:BSPIM:count_0\ and not \SD_SPIM:BSPIM:ld_ident\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:count_1\)
	OR (not \SD_SPIM:BSPIM:state_0\ and not \SD_SPIM:BSPIM:tx_status_1\)
	OR (not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\)
	OR (not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_1\)
	OR (not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_2\));

Net_103D <= ((not \SD_SPIM:BSPIM:state_0\ and Net_103)
	OR (not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_1\ and not \SD_SPIM:BSPIM:state_0\)
	OR (not \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_0\)
	OR (\SD_SPIM:BSPIM:state_1\ and Net_103));

\SD_SPIM:BSPIM:cnt_enable\\D\ <= ((not \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:cnt_enable\)
	OR (not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_1\)
	OR (not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:cnt_enable\)
	OR (\SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:cnt_enable\));

\SD_SPIM:BSPIM:mosi_pre_reg\\D\ <= ((not \SD_SPIM:BSPIM:count_4\ and not \SD_SPIM:BSPIM:count_3\ and not \SD_SPIM:BSPIM:count_2\ and not \SD_SPIM:BSPIM:count_1\ and not \SD_SPIM:BSPIM:count_0\ and not \SD_SPIM:BSPIM:ld_ident\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:mosi_from_dp\)
	OR (not \SD_SPIM:BSPIM:state_0\ and not \SD_SPIM:BSPIM:count_4\ and not \SD_SPIM:BSPIM:count_3\ and not \SD_SPIM:BSPIM:count_2\ and not \SD_SPIM:BSPIM:count_1\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:count_0\ and \SD_SPIM:BSPIM:mosi_pre_reg\)
	OR (not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:mosi_from_dp\ and \SD_SPIM:BSPIM:count_1\)
	OR (not \SD_SPIM:BSPIM:state_1\ and not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:mosi_from_dp\)
	OR (not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_0\ and not \SD_SPIM:BSPIM:count_0\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:mosi_from_dp\)
	OR (not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:mosi_from_dp\ and \SD_SPIM:BSPIM:count_2\)
	OR (not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:mosi_from_dp\ and \SD_SPIM:BSPIM:count_3\)
	OR (not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:mosi_from_dp\ and \SD_SPIM:BSPIM:count_4\)
	OR (not \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:mosi_pre_reg\ and \SD_SPIM:BSPIM:ld_ident\)
	OR (not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:mosi_pre_reg\)
	OR (\SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:mosi_from_dp\)
	OR (not \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:count_0\ and \SD_SPIM:BSPIM:mosi_pre_reg\)
	OR (not \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:count_2\ and \SD_SPIM:BSPIM:mosi_pre_reg\)
	OR (not \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:count_3\ and \SD_SPIM:BSPIM:mosi_pre_reg\)
	OR (not \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:count_4\ and \SD_SPIM:BSPIM:mosi_pre_reg\)
	OR (not \SD_SPIM:BSPIM:state_2\ and not \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:mosi_pre_reg\));

Net_102D <= ((\SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_1\ and Net_102)
	OR (not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_1\)
	OR (not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_2\));

\SD_SPIM:BSPIM:mosi_hs_reg\\D\ <= ((not \SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:mosi_from_dp_reg\)
	OR (\SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:mosi_from_dp\)
	OR (not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:mosi_hs_reg\)
	OR (not \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:mosi_hs_reg\));

\SD_SPIM:BSPIM:ld_ident\\D\ <= ((not \SD_SPIM:BSPIM:state_1\ and not \SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:state_2\)
	OR (not \SD_SPIM:BSPIM:count_0\ and \SD_SPIM:BSPIM:ld_ident\)
	OR (\SD_SPIM:BSPIM:count_1\ and \SD_SPIM:BSPIM:ld_ident\)
	OR (\SD_SPIM:BSPIM:count_2\ and \SD_SPIM:BSPIM:ld_ident\)
	OR (\SD_SPIM:BSPIM:count_3\ and \SD_SPIM:BSPIM:ld_ident\)
	OR (\SD_SPIM:BSPIM:count_4\ and \SD_SPIM:BSPIM:ld_ident\)
	OR (\SD_SPIM:BSPIM:state_0\ and \SD_SPIM:BSPIM:ld_ident\)
	OR (not \SD_SPIM:BSPIM:state_1\ and \SD_SPIM:BSPIM:ld_ident\)
	OR (\SD_SPIM:BSPIM:state_2\ and \SD_SPIM:BSPIM:ld_ident\));

\SAKURA_SPIM:BSPIM:load_rx_data\ <= ((not \SAKURA_SPIM:BSPIM:count_4\ and not \SAKURA_SPIM:BSPIM:count_3\ and not \SAKURA_SPIM:BSPIM:count_2\ and not \SAKURA_SPIM:BSPIM:count_1\ and \SAKURA_SPIM:BSPIM:count_0\));

\SAKURA_SPIM:BSPIM:load_cond\\D\ <= ((not \SAKURA_SPIM:BSPIM:state_1\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_2\)
	OR (\SAKURA_SPIM:BSPIM:count_0\ and \SAKURA_SPIM:BSPIM:load_cond\)
	OR (\SAKURA_SPIM:BSPIM:count_1\ and \SAKURA_SPIM:BSPIM:load_cond\)
	OR (\SAKURA_SPIM:BSPIM:count_2\ and \SAKURA_SPIM:BSPIM:load_cond\)
	OR (\SAKURA_SPIM:BSPIM:count_3\ and \SAKURA_SPIM:BSPIM:load_cond\)
	OR (\SAKURA_SPIM:BSPIM:count_4\ and \SAKURA_SPIM:BSPIM:load_cond\));

\SAKURA_SPIM:BSPIM:tx_status_0\ <= ((not \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_0\));

\SAKURA_SPIM:BSPIM:tx_status_4\ <= ((not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_1\ and not \SAKURA_SPIM:BSPIM:state_0\));

\SAKURA_SPIM:BSPIM:rx_status_6\ <= ((not \SAKURA_SPIM:BSPIM:count_4\ and not \SAKURA_SPIM:BSPIM:count_3\ and not \SAKURA_SPIM:BSPIM:count_2\ and not \SAKURA_SPIM:BSPIM:count_1\ and \SAKURA_SPIM:BSPIM:count_0\ and \SAKURA_SPIM:BSPIM:rx_status_4\));

\SAKURA_SPIM:BSPIM:state_2\\D\ <= ((not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and not \SAKURA_SPIM:BSPIM:count_4\ and not \SAKURA_SPIM:BSPIM:count_3\ and not \SAKURA_SPIM:BSPIM:count_2\ and not \SAKURA_SPIM:BSPIM:count_0\ and not \SAKURA_SPIM:BSPIM:ld_ident\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:count_1\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:count_4\ and not \SAKURA_SPIM:BSPIM:count_3\ and not \SAKURA_SPIM:BSPIM:count_1\ and not \SAKURA_SPIM:BSPIM:tx_status_1\ and \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:count_2\ and \SAKURA_SPIM:BSPIM:count_0\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\));

\SAKURA_SPIM:BSPIM:state_1\\D\ <= ((not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:count_0\)
	OR (\SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:count_1\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:count_0\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:count_2\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:count_2\ and not \SAKURA_SPIM:BSPIM:count_1\ and \SAKURA_SPIM:BSPIM:state_1\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:ld_ident\)
	OR (\SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:tx_status_1\)
	OR (not \SAKURA_SPIM:BSPIM:state_1\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_2\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\)
	OR (\SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:count_3\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:count_4\));

\SAKURA_SPIM:BSPIM:state_0\\D\ <= ((not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and not \SAKURA_SPIM:BSPIM:tx_status_1\)
	OR (\SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\)
	OR (not \SAKURA_SPIM:BSPIM:state_1\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_2\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_1\));

Net_186D <= ((not \SAKURA_SPIM:BSPIM:state_0\ and Net_186)
	OR (not \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_0\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_1\ and not \SAKURA_SPIM:BSPIM:state_0\)
	OR (not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_1\)
	OR (\SAKURA_SPIM:BSPIM:state_1\ and Net_186));

\SAKURA_SPIM:BSPIM:cnt_enable\\D\ <= ((not \SAKURA_SPIM:BSPIM:state_1\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:cnt_enable\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\)
	OR (\SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:cnt_enable\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:cnt_enable\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:cnt_enable\));

\SAKURA_SPIM:BSPIM:mosi_reg\\D\ <= ((not \SAKURA_SPIM:BSPIM:state_1\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:mosi_from_dp\)
	OR (\SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:mosi_from_dp\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and Net_183 and \SAKURA_SPIM:BSPIM:state_0\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:mosi_from_dp\ and \SAKURA_SPIM:BSPIM:ld_ident\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:mosi_from_dp\ and \SAKURA_SPIM:BSPIM:count_0\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and not \SAKURA_SPIM:BSPIM:count_1\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:mosi_from_dp\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:mosi_from_dp\ and \SAKURA_SPIM:BSPIM:count_2\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:mosi_from_dp\ and \SAKURA_SPIM:BSPIM:count_3\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:mosi_from_dp\ and \SAKURA_SPIM:BSPIM:count_4\));

Net_185D <= ((\SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\ and Net_185)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:state_0\));

\SAKURA_SPIM:BSPIM:ld_ident\\D\ <= ((not \SAKURA_SPIM:BSPIM:state_1\ and not \SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:state_2\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:count_0\ and \SAKURA_SPIM:BSPIM:ld_ident\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and not \SAKURA_SPIM:BSPIM:count_1\ and \SAKURA_SPIM:BSPIM:ld_ident\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:count_2\ and \SAKURA_SPIM:BSPIM:ld_ident\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:count_3\ and \SAKURA_SPIM:BSPIM:ld_ident\)
	OR (not \SAKURA_SPIM:BSPIM:state_2\ and \SAKURA_SPIM:BSPIM:count_4\ and \SAKURA_SPIM:BSPIM:ld_ident\)
	OR (\SAKURA_SPIM:BSPIM:state_0\ and \SAKURA_SPIM:BSPIM:ld_ident\)
	OR (not \SAKURA_SPIM:BSPIM:state_1\ and \SAKURA_SPIM:BSPIM:ld_ident\));

\Timer1:CounterUDB:reload\ <= (\Timer1:CounterUDB:status_1\
	OR Net_917);

\Timer1:CounterUDB:disable_run_i\\D\ <= ((not Net_917 and not \Timer1:CounterUDB:underflow_reg_i\ and \Timer1:CounterUDB:status_1\)
	OR (not Net_917 and \Timer1:CounterUDB:disable_run_i\));

\Timer1:CounterUDB:status_0\ <= ((not \Timer1:CounterUDB:prevCompare\ and \Timer1:CounterUDB:cmp_out_i\));

\Timer1:CounterUDB:underflow_status\ <= ((not \Timer1:CounterUDB:underflow_reg_i\ and \Timer1:CounterUDB:status_1\));

\Timer1:CounterUDB:count_enable\ <= ((not \Timer1:CounterUDB:disable_run_i\ and not \Timer1:CounterUDB:count_stored_i\ and \Timer1:CounterUDB:control_7\ and Net_957));

\Timer2:CounterUDB:reload\ <= (\Timer2:CounterUDB:status_1\
	OR Net_928);

\Timer2:CounterUDB:disable_run_i\\D\ <= ((not Net_928 and not \Timer2:CounterUDB:underflow_reg_i\ and \Timer2:CounterUDB:status_1\)
	OR (not Net_928 and \Timer2:CounterUDB:disable_run_i\));

\Timer2:CounterUDB:status_0\ <= ((not \Timer2:CounterUDB:prevCompare\ and \Timer2:CounterUDB:cmp_out_i\));

\Timer2:CounterUDB:underflow_status\ <= ((not \Timer2:CounterUDB:underflow_reg_i\ and \Timer2:CounterUDB:status_1\));

\Timer2:CounterUDB:count_enable\ <= ((not \Timer2:CounterUDB:disable_run_i\ and not \Timer2:CounterUDB:count_stored_i\ and Net_957 and \Timer2:CounterUDB:control_7\));

Net_957D <= ((not \FreqDiv_1:count_4\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_9\ and \FreqDiv_1:count_8\ and \FreqDiv_1:count_7\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and Net_957)
	OR (not \FreqDiv_1:count_1\ and Net_957)
	OR (Net_957 and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_5\ and Net_957)
	OR (not \FreqDiv_1:count_6\ and Net_957)
	OR (not \FreqDiv_1:count_7\ and Net_957)
	OR (not \FreqDiv_1:count_8\ and Net_957)
	OR (Net_957 and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_4\ and Net_957)
	OR (Net_957 and \FreqDiv_1:count_9\)
	OR not \FreqDiv_1:not_last_reset\);

\FreqDiv_1:count_9\\D\ <= ((not \FreqDiv_1:count_9\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \FreqDiv_1:count_0\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_1\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_2\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_5\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_6\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_7\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_9\));

\FreqDiv_1:count_8\\D\ <= ((not \FreqDiv_1:count_8\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \FreqDiv_1:count_0\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_1\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_2\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_5\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_6\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_7\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_9\ and not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_8\));

\FreqDiv_1:count_7\\D\ <= ((not \FreqDiv_1:count_9\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_8\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_7\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_7\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_7\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_6\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_7\));

\FreqDiv_1:count_6\\D\ <= ((not \FreqDiv_1:count_9\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_8\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_7\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_6\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_6\));

\FreqDiv_1:count_5\\D\ <= ((not \FreqDiv_1:count_9\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_8\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_7\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_6\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_5\));

\FreqDiv_1:count_4\\D\ <= ((not \FreqDiv_1:count_4\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_4\));

\FreqDiv_1:count_3\\D\ <= ((not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_5\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_6\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_7\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_8\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_9\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_3\));

\FreqDiv_1:count_2\\D\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\));

\FreqDiv_1:count_1\\D\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_1\));

\FreqDiv_1:count_0\\D\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:not_last_reset\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_0\));

\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((\FreqDiv_1:count_7\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

SPI_MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>Net_16,
		analog=>(open),
		io=>(tmpIO_0__SPI_MISO_net_0),
		siovref=>(tmpSIOVREF__SPI_MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPI_MISO_net_0);
SPI_SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c9450dcf-4037-4f94-8589-42867481ffc7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>Net_94,
		fb=>(tmpFB_0__SPI_SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SPI_SCLK_net_0),
		siovref=>(tmpSIOVREF__SPI_SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPI_SCLK_net_0);
SPI_MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>Net_20,
		fb=>(tmpFB_0__SPI_MOSI_net_0),
		analog=>(open),
		io=>(tmpIO_0__SPI_MOSI_net_0),
		siovref=>(tmpSIOVREF__SPI_MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPI_MOSI_net_0);
SD_MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2064665b-5992-449e-b9fa-86549ceed3fa",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>Net_99,
		analog=>(open),
		io=>(tmpIO_0__SD_MISO_net_0),
		siovref=>(tmpSIOVREF__SD_MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SD_MISO_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b8d24ad6-09b3-4cdd-bb6e-10fe270e366d",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_90,
		dig_domain_out=>open);
\UART_DEBUG:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_DEBUG:Net_9\,
		dig_domain_out=>open);
\UART_DEBUG:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_15);
\UART_DEBUG:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_DEBUG:Net_9\,
		enable=>tmpOE__SPI_MISO_net_0,
		clock_out=>\UART_DEBUG:BUART:clock_op\);
\UART_DEBUG:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_DEBUG:BUART:reset_reg\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		cs_addr=>(\UART_DEBUG:BUART:tx_state_1\, \UART_DEBUG:BUART:tx_state_0\, \UART_DEBUG:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_DEBUG:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_DEBUG:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_DEBUG:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_DEBUG:BUART:reset_reg\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_DEBUG:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_DEBUG:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_DEBUG:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_DEBUG:BUART:sc_out_7\, \UART_DEBUG:BUART:sc_out_6\, \UART_DEBUG:BUART:sc_out_5\, \UART_DEBUG:BUART:sc_out_4\,
			\UART_DEBUG:BUART:sc_out_3\, \UART_DEBUG:BUART:sc_out_2\, \UART_DEBUG:BUART:sc_out_1\, \UART_DEBUG:BUART:sc_out_0\));
\UART_DEBUG:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_DEBUG:BUART:reset_reg\,
		clock=>\UART_DEBUG:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_DEBUG:BUART:tx_fifo_notfull\,
			\UART_DEBUG:BUART:tx_status_2\, \UART_DEBUG:BUART:tx_fifo_empty\, \UART_DEBUG:BUART:tx_status_0\),
		interrupt=>\UART_DEBUG:BUART:tx_interrupt_out\);
\UART_DEBUG:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_DEBUG:BUART:reset_reg\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		cs_addr=>(\UART_DEBUG:BUART:rx_state_1\, \UART_DEBUG:BUART:rx_state_0\, \UART_DEBUG:BUART:rx_bitclk_enable\),
		route_si=>\UART_DEBUG:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_DEBUG:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_DEBUG:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_DEBUG:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_DEBUG:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_DEBUG:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_DEBUG:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_DEBUG:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_DEBUG:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_DEBUG:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_DEBUG:BUART:clock_op\,
		reset=>\UART_DEBUG:BUART:reset_reg\,
		load=>\UART_DEBUG:BUART:rx_counter_load\,
		enable=>tmpOE__SPI_MISO_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\UART_DEBUG:BUART:rx_count_2\, \UART_DEBUG:BUART:rx_count_1\, \UART_DEBUG:BUART:rx_count_0\),
		tc=>\UART_DEBUG:BUART:rx_count7_tc\);
\UART_DEBUG:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_DEBUG:BUART:reset_reg\,
		clock=>\UART_DEBUG:BUART:clock_op\,
		status=>(zero, \UART_DEBUG:BUART:rx_status_5\, \UART_DEBUG:BUART:rx_status_4\, \UART_DEBUG:BUART:rx_status_3\,
			\UART_DEBUG:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_15);
DBG_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3adee25e-6ca8-4137-8c1e-c69ac6783ebb",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>Net_13,
		analog=>(open),
		io=>(tmpIO_0__DBG_Rx_net_0),
		siovref=>(tmpSIOVREF__DBG_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DBG_Rx_net_0);
DBG_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9fe2f23b-0a98-4cbf-bf13-e4b9c3b55513",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>Net_8,
		fb=>(tmpFB_0__DBG_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__DBG_Tx_net_0),
		siovref=>(tmpSIOVREF__DBG_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DBG_Tx_net_0);
\UART_GPS:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c2fe8f00-a6f1-474a-ba74-31a4564d0b2e/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_GPS:Net_9\,
		dig_domain_out=>open);
\UART_GPS:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_32);
\UART_GPS:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_GPS:Net_9\,
		enable=>tmpOE__SPI_MISO_net_0,
		clock_out=>\UART_GPS:BUART:clock_op\);
\UART_GPS:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_GPS:BUART:reset_reg\,
		clk=>\UART_GPS:BUART:clock_op\,
		cs_addr=>(\UART_GPS:BUART:tx_state_1\, \UART_GPS:BUART:tx_state_0\, \UART_GPS:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_GPS:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_GPS:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_GPS:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_GPS:BUART:reset_reg\,
		clk=>\UART_GPS:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_GPS:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_GPS:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_GPS:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_GPS:BUART:sc_out_7\, \UART_GPS:BUART:sc_out_6\, \UART_GPS:BUART:sc_out_5\, \UART_GPS:BUART:sc_out_4\,
			\UART_GPS:BUART:sc_out_3\, \UART_GPS:BUART:sc_out_2\, \UART_GPS:BUART:sc_out_1\, \UART_GPS:BUART:sc_out_0\));
\UART_GPS:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_GPS:BUART:reset_reg\,
		clock=>\UART_GPS:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_GPS:BUART:tx_fifo_notfull\,
			\UART_GPS:BUART:tx_status_2\, \UART_GPS:BUART:tx_fifo_empty\, \UART_GPS:BUART:tx_status_0\),
		interrupt=>\UART_GPS:BUART:tx_interrupt_out\);
\UART_GPS:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_GPS:BUART:reset_reg\,
		clk=>\UART_GPS:BUART:clock_op\,
		cs_addr=>(\UART_GPS:BUART:rx_state_1\, \UART_GPS:BUART:rx_state_0\, \UART_GPS:BUART:rx_bitclk_enable\),
		route_si=>\UART_GPS:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_GPS:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_GPS:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_GPS:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_GPS:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_GPS:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_GPS:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_GPS:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_GPS:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_GPS:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_GPS:BUART:clock_op\,
		reset=>\UART_GPS:BUART:reset_reg\,
		load=>\UART_GPS:BUART:rx_counter_load\,
		enable=>tmpOE__SPI_MISO_net_0,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\UART_GPS:BUART:rx_count_2\, \UART_GPS:BUART:rx_count_1\, \UART_GPS:BUART:rx_count_0\),
		tc=>\UART_GPS:BUART:rx_count7_tc\);
\UART_GPS:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_GPS:BUART:reset_reg\,
		clock=>\UART_GPS:BUART:clock_op\,
		status=>(zero, \UART_GPS:BUART:rx_status_5\, \UART_GPS:BUART:rx_status_4\, \UART_GPS:BUART:rx_status_3\,
			\UART_GPS:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_32);
GPS_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d4f610c3-cb7d-44d4-be1d-2a40f5802982",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>Net_175,
		analog=>(open),
		io=>(tmpIO_0__GPS_Rx_net_0),
		siovref=>(tmpSIOVREF__GPS_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPS_Rx_net_0);
GPS_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d98ce3c4-2661-49e1-8635-9803d863265f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>Net_25,
		fb=>(tmpFB_0__GPS_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__GPS_Tx_net_0),
		siovref=>(tmpSIOVREF__GPS_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPS_Tx_net_0);
\UART_VMON:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ad6588dd-c50f-41f5-8cc1-c1f00ce3f576/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_VMON:Net_9\,
		dig_domain_out=>open);
\UART_VMON:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_45);
\UART_VMON:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_VMON:Net_9\,
		enable=>tmpOE__SPI_MISO_net_0,
		clock_out=>\UART_VMON:BUART:clock_op\);
\UART_VMON:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_VMON:BUART:reset_reg\,
		clk=>\UART_VMON:BUART:clock_op\,
		cs_addr=>(\UART_VMON:BUART:tx_state_1\, \UART_VMON:BUART:tx_state_0\, \UART_VMON:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_VMON:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_VMON:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_VMON:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_VMON:BUART:reset_reg\,
		clk=>\UART_VMON:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_VMON:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_VMON:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_VMON:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_VMON:BUART:sc_out_7\, \UART_VMON:BUART:sc_out_6\, \UART_VMON:BUART:sc_out_5\, \UART_VMON:BUART:sc_out_4\,
			\UART_VMON:BUART:sc_out_3\, \UART_VMON:BUART:sc_out_2\, \UART_VMON:BUART:sc_out_1\, \UART_VMON:BUART:sc_out_0\));
\UART_VMON:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_VMON:BUART:reset_reg\,
		clock=>\UART_VMON:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_VMON:BUART:tx_fifo_notfull\,
			\UART_VMON:BUART:tx_status_2\, \UART_VMON:BUART:tx_fifo_empty\, \UART_VMON:BUART:tx_status_0\),
		interrupt=>\UART_VMON:BUART:tx_interrupt_out\);
\UART_VMON:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_VMON:BUART:reset_reg\,
		clk=>\UART_VMON:BUART:clock_op\,
		cs_addr=>(\UART_VMON:BUART:rx_state_1\, \UART_VMON:BUART:rx_state_0\, \UART_VMON:BUART:rx_bitclk_enable\),
		route_si=>\UART_VMON:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_VMON:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_VMON:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_VMON:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_VMON:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_VMON:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_VMON:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_VMON:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_VMON:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_VMON:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_VMON:BUART:clock_op\,
		reset=>\UART_VMON:BUART:reset_reg\,
		load=>\UART_VMON:BUART:rx_counter_load\,
		enable=>tmpOE__SPI_MISO_net_0,
		count=>(\UART_VMON:BUART:rx_count_6\, \UART_VMON:BUART:rx_count_5\, \UART_VMON:BUART:rx_count_4\, \UART_VMON:BUART:rx_count_3\,
			\UART_VMON:BUART:rx_count_2\, \UART_VMON:BUART:rx_count_1\, \UART_VMON:BUART:rx_count_0\),
		tc=>\UART_VMON:BUART:rx_count7_tc\);
\UART_VMON:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_VMON:BUART:reset_reg\,
		clock=>\UART_VMON:BUART:clock_op\,
		status=>(zero, \UART_VMON:BUART:rx_status_5\, \UART_VMON:BUART:rx_status_4\, \UART_VMON:BUART:rx_status_3\,
			\UART_VMON:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_45);
VMON_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f8e7dc48-584e-4111-904e-a9b01d7efff1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>Net_43,
		analog=>(open),
		io=>(tmpIO_0__VMON_Rx_net_0),
		siovref=>(tmpSIOVREF__VMON_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VMON_Rx_net_0);
VMON_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ce055af3-7a5a-4471-9fab-ab03814763b0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>Net_38,
		fb=>(tmpFB_0__VMON_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__VMON_Tx_net_0),
		siovref=>(tmpSIOVREF__VMON_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VMON_Tx_net_0);
BME280_CSn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BME280_CSn_net_0),
		analog=>(open),
		io=>(tmpIO_0__BME280_CSn_net_0),
		siovref=>(tmpSIOVREF__BME280_CSn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BME280_CSn_net_0);
MPU9250_CSn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0b38527e-670d-447c-af06-30b6353a9d06",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MPU9250_CSn_net_0),
		analog=>(open),
		io=>(tmpIO_0__MPU9250_CSn_net_0),
		siovref=>(tmpSIOVREF__MPU9250_CSn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MPU9250_CSn_net_0);
MPU9250_INTn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>Net_52,
		analog=>(open),
		io=>(tmpIO_0__MPU9250_INTn_net_0),
		siovref=>(tmpSIOVREF__MPU9250_INTn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MPU9250_INTn_net_0);
isr_MPU9250_INTn:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_52);
SakuraIO_WAKE_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2be7ccf8-7c53-40c4-8e22-b1b7330d15ab",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SakuraIO_WAKE_IN_net_0),
		analog=>(open),
		io=>(tmpIO_0__SakuraIO_WAKE_IN_net_0),
		siovref=>(tmpSIOVREF__SakuraIO_WAKE_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SakuraIO_WAKE_IN_net_0);
SakuraIO_WAKE_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"35d713a0-b0fa-4ca2-b51a-0bff2e624de5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SakuraIO_WAKE_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__SakuraIO_WAKE_OUT_net_0),
		siovref=>(tmpSIOVREF__SakuraIO_WAKE_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SakuraIO_WAKE_OUT_net_0);
\PERI_SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_90,
		enable=>tmpOE__SPI_MISO_net_0,
		clock_out=>\PERI_SPIM:BSPIM:clk_fin\);
\PERI_SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\PERI_SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\PERI_SPIM:BSPIM:cnt_enable\,
		count=>(\PERI_SPIM:BSPIM:count_6\, \PERI_SPIM:BSPIM:count_5\, \PERI_SPIM:BSPIM:count_4\, \PERI_SPIM:BSPIM:count_3\,
			\PERI_SPIM:BSPIM:count_2\, \PERI_SPIM:BSPIM:count_1\, \PERI_SPIM:BSPIM:count_0\),
		tc=>\PERI_SPIM:BSPIM:cnt_tc\);
\PERI_SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\PERI_SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \PERI_SPIM:BSPIM:tx_status_4\, \PERI_SPIM:BSPIM:load_rx_data\,
			\PERI_SPIM:BSPIM:tx_status_2\, \PERI_SPIM:BSPIM:tx_status_1\, \PERI_SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_93);
\PERI_SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\PERI_SPIM:BSPIM:clk_fin\,
		status=>(\PERI_SPIM:BSPIM:rx_status_6\, \PERI_SPIM:BSPIM:rx_status_5\, \PERI_SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_91);
\PERI_SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		cs_addr=>(\PERI_SPIM:BSPIM:state_2\, \PERI_SPIM:BSPIM:state_1\, \PERI_SPIM:BSPIM:state_0\),
		route_si=>Net_16,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\PERI_SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\PERI_SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\PERI_SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\PERI_SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\PERI_SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\PERI_SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
SD_MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"176c99f5-5c1b-4ac0-bdff-3d7d2307bd92",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>Net_100,
		fb=>(tmpFB_0__SD_MOSI_net_0),
		analog=>(open),
		io=>(tmpIO_0__SD_MOSI_net_0),
		siovref=>(tmpSIOVREF__SD_MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SD_MOSI_net_0);
\SD_SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_104,
		enable=>tmpOE__SPI_MISO_net_0,
		clock_out=>\SD_SPIM:BSPIM:clk_fin\);
\SD_SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SD_SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SD_SPIM:BSPIM:cnt_enable\,
		count=>(\SD_SPIM:BSPIM:count_6\, \SD_SPIM:BSPIM:count_5\, \SD_SPIM:BSPIM:count_4\, \SD_SPIM:BSPIM:count_3\,
			\SD_SPIM:BSPIM:count_2\, \SD_SPIM:BSPIM:count_1\, \SD_SPIM:BSPIM:count_0\),
		tc=>\SD_SPIM:BSPIM:cnt_tc\);
\SD_SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SD_SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \SD_SPIM:BSPIM:tx_status_4\, \SD_SPIM:BSPIM:load_rx_data\,
			\SD_SPIM:BSPIM:tx_status_2\, \SD_SPIM:BSPIM:tx_status_1\, \SD_SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_107);
\SD_SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SD_SPIM:BSPIM:clk_fin\,
		status=>(\SD_SPIM:BSPIM:rx_status_6\, \SD_SPIM:BSPIM:rx_status_5\, \SD_SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_105);
\SD_SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SD_SPIM:BSPIM:state_2\, \SD_SPIM:BSPIM:state_1\, \SD_SPIM:BSPIM:state_0\),
		route_si=>Net_99,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SD_SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SD_SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SD_SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SD_SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SD_SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SD_SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
SD_SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1a814b45-1009-40ef-8492-1b7530eef6ea",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>Net_102,
		fb=>(tmpFB_0__SD_SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SD_SCLK_net_0),
		siovref=>(tmpSIOVREF__SD_SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SD_SCLK_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5a4abc0e-2cc5-4341-ab86-3be9f3201ba3",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_104,
		dig_domain_out=>open);
\SAKURA_SPIM:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e260fd95-3309-48ef-8bd1-d08cf710b10d/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"1666666666.66667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SAKURA_SPIM:Net_276\,
		dig_domain_out=>open);
\SAKURA_SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SAKURA_SPIM:Net_276\,
		enable=>tmpOE__SPI_MISO_net_0,
		clock_out=>\SAKURA_SPIM:BSPIM:clk_fin\);
\SAKURA_SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SAKURA_SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SAKURA_SPIM:BSPIM:cnt_enable\,
		count=>(\SAKURA_SPIM:BSPIM:count_6\, \SAKURA_SPIM:BSPIM:count_5\, \SAKURA_SPIM:BSPIM:count_4\, \SAKURA_SPIM:BSPIM:count_3\,
			\SAKURA_SPIM:BSPIM:count_2\, \SAKURA_SPIM:BSPIM:count_1\, \SAKURA_SPIM:BSPIM:count_0\),
		tc=>\SAKURA_SPIM:BSPIM:cnt_tc\);
\SAKURA_SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SAKURA_SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \SAKURA_SPIM:BSPIM:tx_status_4\, \SAKURA_SPIM:BSPIM:load_rx_data\,
			\SAKURA_SPIM:BSPIM:tx_status_2\, \SAKURA_SPIM:BSPIM:tx_status_1\, \SAKURA_SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_190);
\SAKURA_SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SAKURA_SPIM:BSPIM:clk_fin\,
		status=>(\SAKURA_SPIM:BSPIM:rx_status_6\, \SAKURA_SPIM:BSPIM:rx_status_5\, \SAKURA_SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_188);
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SAKURA_SPIM:BSPIM:state_2\, \SAKURA_SPIM:BSPIM:state_1\, \SAKURA_SPIM:BSPIM:state_0\),
		route_si=>Net_182,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SAKURA_SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SAKURA_SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SAKURA_SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SAKURA_SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SAKURA_SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SAKURA_SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
SD_CSn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3b286eeb-167c-4e6f-9c02-0cad9367b175",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SD_CSn_net_0),
		analog=>(open),
		io=>(tmpIO_0__SD_CSn_net_0),
		siovref=>(tmpSIOVREF__SD_CSn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SD_CSn_net_0);
isr_Tick_Timer:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_126);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"52d195de-2cf9-4409-8552-bf07c379097c",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"100000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_126,
		dig_domain_out=>open);
LED0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0f84d15-bfbe-41b3-98f9-5a7bd5ebf84e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED0_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED0_net_0),
		siovref=>(tmpSIOVREF__LED0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED0_net_0);
SAKURA_SPI_MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c1151130-1125-4618-88c2-d81c22ab6f7d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>Net_183,
		fb=>(tmpFB_0__SAKURA_SPI_MOSI_net_0),
		analog=>(open),
		io=>(tmpIO_0__SAKURA_SPI_MOSI_net_0),
		siovref=>(tmpSIOVREF__SAKURA_SPI_MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SAKURA_SPI_MOSI_net_0);
isr_UART_DEBUG_RXI:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_15);
isr_UART_GPS_RXI:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_32);
isr_UART_VMON_RXI:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_45);
\Timer1:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1022,
		enable=>tmpOE__SPI_MISO_net_0,
		clock_out=>\Timer1:CounterUDB:ClockOutFromEnBlock\);
\Timer1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1022,
		enable=>tmpOE__SPI_MISO_net_0,
		clock_out=>\Timer1:CounterUDB:Clk_Ctl_i\);
\Timer1:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer1:CounterUDB:Clk_Ctl_i\,
		control=>(\Timer1:CounterUDB:control_7\, \Timer1:CounterUDB:control_6\, \Timer1:CounterUDB:control_5\, \Timer1:CounterUDB:control_4\,
			\Timer1:CounterUDB:control_3\, \Timer1:CounterUDB:control_2\, \Timer1:CounterUDB:control_1\, \Timer1:CounterUDB:control_0\));
\Timer1:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_917,
		clock=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Timer1:CounterUDB:status_6\, \Timer1:CounterUDB:status_5\, zero, \Timer1:CounterUDB:underflow_status\,
			zero, \Timer1:CounterUDB:status_1\, \Timer1:CounterUDB:status_0\),
		interrupt=>\Timer1:Net_43\);
\Timer1:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer1:CounterUDB:count_enable\, \Timer1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Timer1:CounterUDB:nc16\,
		cl0=>\Timer1:CounterUDB:nc17\,
		z0=>\Timer1:CounterUDB:nc1\,
		ff0=>\Timer1:CounterUDB:nc10\,
		ce1=>\Timer1:CounterUDB:nc2\,
		cl1=>\Timer1:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer1:CounterUDB:nc30\,
		f0_blk_stat=>\Timer1:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer1:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer1:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Timer1:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Timer1:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer1:CounterUDB:sC16:counterdp:cmp_eq_1\, \Timer1:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer1:CounterUDB:sC16:counterdp:cmp_lt_1\, \Timer1:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer1:CounterUDB:sC16:counterdp:cmp_zero_1\, \Timer1:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer1:CounterUDB:sC16:counterdp:cmp_ff_1\, \Timer1:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer1:CounterUDB:sC16:counterdp:cap_1\, \Timer1:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer1:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer1:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer1:CounterUDB:count_enable\, \Timer1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Timer1:CounterUDB:per_equal\,
		cl0=>\Timer1:CounterUDB:nc43\,
		z0=>\Timer1:CounterUDB:status_1\,
		ff0=>\Timer1:CounterUDB:per_FF\,
		ce1=>\Timer1:CounterUDB:cmp_equal\,
		cl1=>\Timer1:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer1:CounterUDB:status_6\,
		f0_blk_stat=>\Timer1:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer1:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Timer1:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Timer1:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer1:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Timer1:CounterUDB:sC16:counterdp:cmp_eq_1\, \Timer1:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer1:CounterUDB:sC16:counterdp:cmp_lt_1\, \Timer1:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer1:CounterUDB:sC16:counterdp:cmp_zero_1\, \Timer1:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer1:CounterUDB:sC16:counterdp:cmp_ff_1\, \Timer1:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer1:CounterUDB:sC16:counterdp:cap_1\, \Timer1:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Timer1:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e18e9b97-ab21-4ae1-9402-9c2e80eee69d",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1022,
		dig_domain_out=>open);
\Timer2:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1022,
		enable=>tmpOE__SPI_MISO_net_0,
		clock_out=>\Timer2:CounterUDB:ClockOutFromEnBlock\);
\Timer2:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1022,
		enable=>tmpOE__SPI_MISO_net_0,
		clock_out=>\Timer2:CounterUDB:Clk_Ctl_i\);
\Timer2:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer2:CounterUDB:Clk_Ctl_i\,
		control=>(\Timer2:CounterUDB:control_7\, \Timer2:CounterUDB:control_6\, \Timer2:CounterUDB:control_5\, \Timer2:CounterUDB:control_4\,
			\Timer2:CounterUDB:control_3\, \Timer2:CounterUDB:control_2\, \Timer2:CounterUDB:control_1\, \Timer2:CounterUDB:control_0\));
\Timer2:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_928,
		clock=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Timer2:CounterUDB:status_6\, \Timer2:CounterUDB:status_5\, zero, \Timer2:CounterUDB:underflow_status\,
			zero, \Timer2:CounterUDB:status_1\, \Timer2:CounterUDB:status_0\),
		interrupt=>\Timer2:Net_43\);
\Timer2:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer2:CounterUDB:count_enable\, \Timer2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Timer2:CounterUDB:nc16\,
		cl0=>\Timer2:CounterUDB:nc17\,
		z0=>\Timer2:CounterUDB:nc1\,
		ff0=>\Timer2:CounterUDB:nc10\,
		ce1=>\Timer2:CounterUDB:nc2\,
		cl1=>\Timer2:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer2:CounterUDB:nc30\,
		f0_blk_stat=>\Timer2:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer2:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer2:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Timer2:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Timer2:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer2:CounterUDB:sC16:counterdp:cmp_eq_1\, \Timer2:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer2:CounterUDB:sC16:counterdp:cmp_lt_1\, \Timer2:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer2:CounterUDB:sC16:counterdp:cmp_zero_1\, \Timer2:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer2:CounterUDB:sC16:counterdp:cmp_ff_1\, \Timer2:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer2:CounterUDB:sC16:counterdp:cap_1\, \Timer2:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer2:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer2:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer2:CounterUDB:count_enable\, \Timer2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Timer2:CounterUDB:per_equal\,
		cl0=>\Timer2:CounterUDB:nc43\,
		z0=>\Timer2:CounterUDB:status_1\,
		ff0=>\Timer2:CounterUDB:per_FF\,
		ce1=>\Timer2:CounterUDB:cmp_equal\,
		cl1=>\Timer2:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer2:CounterUDB:status_6\,
		f0_blk_stat=>\Timer2:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer2:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Timer2:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Timer2:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer2:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Timer2:CounterUDB:sC16:counterdp:cmp_eq_1\, \Timer2:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer2:CounterUDB:sC16:counterdp:cmp_lt_1\, \Timer2:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer2:CounterUDB:sC16:counterdp:cmp_zero_1\, \Timer2:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer2:CounterUDB:sC16:counterdp:cmp_ff_1\, \Timer2:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer2:CounterUDB:sC16:counterdp:cap_1\, \Timer2:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Timer2:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer2_Reset:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Timer2_Reset:control_7\, \Timer2_Reset:control_6\, \Timer2_Reset:control_5\, \Timer2_Reset:control_4\,
			\Timer2_Reset:control_3\, \Timer2_Reset:control_2\, \Timer2_Reset:control_1\, Net_928));
\Timer1_Reset:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Timer1_Reset:control_7\, \Timer1_Reset:control_6\, \Timer1_Reset:control_5\, \Timer1_Reset:control_4\,
			\Timer1_Reset:control_3\, \Timer1_Reset:control_2\, \Timer1_Reset:control_1\, Net_917));
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\);
SAKURA_SPI_MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e437ce52-ffc0-49bd-9109-a4905b578497",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>Net_182,
		analog=>(open),
		io=>(tmpIO_0__SAKURA_SPI_MISO_net_0),
		siovref=>(tmpSIOVREF__SAKURA_SPI_MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SAKURA_SPI_MISO_net_0);
SAKURA_CSn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0e8953f6-b58d-4c37-bee9-ac5d41dce45d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SAKURA_CSn_net_0),
		analog=>(open),
		io=>(tmpIO_0__SAKURA_CSn_net_0),
		siovref=>(tmpSIOVREF__SAKURA_CSn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SAKURA_CSn_net_0);
SAKURA_SPI_SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eea24861-9211-489a-84a9-53a5aafe3a3c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>Net_185,
		fb=>(tmpFB_0__SAKURA_SPI_SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SAKURA_SPI_SCLK_net_0),
		siovref=>(tmpSIOVREF__SAKURA_SPI_SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SAKURA_SPI_SCLK_net_0);
ACC_Sleep:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e627c1e0-6338-414e-8ebe-7ad5d20e4494",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SPI_MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ACC_Sleep_net_0),
		analog=>(open),
		io=>(tmpIO_0__ACC_Sleep_net_0),
		siovref=>(tmpSIOVREF__ACC_Sleep_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SPI_MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SPI_MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ACC_Sleep_net_0);
Net_94:cy_dff
	PORT MAP(d=>Net_94D,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>Net_94);
\UART_DEBUG:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:reset_reg\);
\UART_DEBUG:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:txn\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:txn\);
\UART_DEBUG:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:tx_state_1\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:tx_state_1\);
\UART_DEBUG:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:tx_state_0\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:tx_state_0\);
\UART_DEBUG:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:tx_state_2\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:tx_state_2\);
Net_10:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>Net_10);
\UART_DEBUG:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:tx_bitclk\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:tx_bitclk\);
\UART_DEBUG:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:tx_ctrl_mark_last\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:tx_ctrl_mark_last\);
\UART_DEBUG:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:tx_mark\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:tx_mark\);
\UART_DEBUG:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:tx_parity_bit\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:tx_parity_bit\);
\UART_DEBUG:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_state_1\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_state_1\);
\UART_DEBUG:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_state_0\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_state_0\);
\UART_DEBUG:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_load_fifo\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_load_fifo\);
\UART_DEBUG:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_state_3\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_state_3\);
\UART_DEBUG:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_state_2\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_state_2\);
\UART_DEBUG:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_bitclk_pre\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_bitclk_enable\);
\UART_DEBUG:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_state_stop1_reg\);
\UART_DEBUG:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:pollcount_1\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>MODIN1_1);
\UART_DEBUG:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:pollcount_0\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>MODIN1_0);
\UART_DEBUG:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_markspace_status\);
\UART_DEBUG:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_status_2\);
\UART_DEBUG:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_status_3\);
\UART_DEBUG:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_addr_match_status\);
\UART_DEBUG:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_markspace_pre\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_markspace_pre\);
\UART_DEBUG:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_parity_error_pre\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_parity_error_pre\);
\UART_DEBUG:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_break_status\);
\UART_DEBUG:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_address_detected\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_address_detected\);
\UART_DEBUG:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_last\\D\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_last\);
\UART_DEBUG:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_DEBUG:BUART:rx_parity_bit\,
		clk=>\UART_DEBUG:BUART:clock_op\,
		q=>\UART_DEBUG:BUART:rx_parity_bit\);
\UART_GPS:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:reset_reg\);
\UART_GPS:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:txn\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:txn\);
\UART_GPS:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_state_1\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_state_1\);
\UART_GPS:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_state_0\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_state_0\);
\UART_GPS:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_state_2\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_state_2\);
Net_27:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>Net_27);
\UART_GPS:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_bitclk\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_bitclk\);
\UART_GPS:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_ctrl_mark_last\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_ctrl_mark_last\);
\UART_GPS:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_mark\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_mark\);
\UART_GPS:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:tx_parity_bit\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:tx_parity_bit\);
\UART_GPS:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_state_1\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_state_1\);
\UART_GPS:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_state_0\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_state_0\);
\UART_GPS:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_load_fifo\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_load_fifo\);
\UART_GPS:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_state_3\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_state_3\);
\UART_GPS:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_state_2\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_state_2\);
\UART_GPS:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_bitclk_pre\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_bitclk_enable\);
\UART_GPS:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_state_stop1_reg\);
\UART_GPS:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:pollcount_1\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>MODIN5_1);
\UART_GPS:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:pollcount_0\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>MODIN5_0);
\UART_GPS:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_markspace_status\);
\UART_GPS:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_status_2\);
\UART_GPS:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_status_3\);
\UART_GPS:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_addr_match_status\);
\UART_GPS:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_markspace_pre\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_markspace_pre\);
\UART_GPS:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_parity_error_pre\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_parity_error_pre\);
\UART_GPS:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_break_status\);
\UART_GPS:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_address_detected\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_address_detected\);
\UART_GPS:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_last\\D\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_last\);
\UART_GPS:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_GPS:BUART:rx_parity_bit\,
		clk=>\UART_GPS:BUART:clock_op\,
		q=>\UART_GPS:BUART:rx_parity_bit\);
\UART_VMON:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:reset_reg\);
\UART_VMON:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:txn\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:txn\);
\UART_VMON:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:tx_state_1\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:tx_state_1\);
\UART_VMON:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:tx_state_0\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:tx_state_0\);
\UART_VMON:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:tx_state_2\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:tx_state_2\);
Net_40:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>Net_40);
\UART_VMON:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:tx_bitclk\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:tx_bitclk\);
\UART_VMON:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:tx_ctrl_mark_last\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:tx_ctrl_mark_last\);
\UART_VMON:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:tx_mark\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:tx_mark\);
\UART_VMON:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:tx_parity_bit\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:tx_parity_bit\);
\UART_VMON:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_state_1\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_state_1\);
\UART_VMON:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_state_0\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_state_0\);
\UART_VMON:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_load_fifo\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_load_fifo\);
\UART_VMON:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_state_3\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_state_3\);
\UART_VMON:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_state_2\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_state_2\);
\UART_VMON:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_bitclk_pre\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_bitclk_enable\);
\UART_VMON:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_state_stop1_reg\);
\UART_VMON:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:pollcount_1\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:pollcount_1\);
\UART_VMON:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:pollcount_0\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:pollcount_0\);
\UART_VMON:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_markspace_status\);
\UART_VMON:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_status_2\);
\UART_VMON:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_status_3\);
\UART_VMON:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_addr_match_status\);
\UART_VMON:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_markspace_pre\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_markspace_pre\);
\UART_VMON:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_parity_error_pre\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_parity_error_pre\);
\UART_VMON:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_break_status\);
\UART_VMON:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_address_detected\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_address_detected\);
\UART_VMON:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_last\\D\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_last\);
\UART_VMON:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_VMON:BUART:rx_parity_bit\,
		clk=>\UART_VMON:BUART:clock_op\,
		q=>\UART_VMON:BUART:rx_parity_bit\);
\PERI_SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>\PERI_SPIM:BSPIM:so_send_reg\);
\PERI_SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\PERI_SPIM:BSPIM:mosi_reg\\D\,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>Net_20);
\PERI_SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\PERI_SPIM:BSPIM:state_2\\D\,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>\PERI_SPIM:BSPIM:state_2\);
\PERI_SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\PERI_SPIM:BSPIM:state_1\\D\,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>\PERI_SPIM:BSPIM:state_1\);
\PERI_SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\PERI_SPIM:BSPIM:state_0\\D\,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>\PERI_SPIM:BSPIM:state_0\);
Net_89:cy_dff
	PORT MAP(d=>Net_89D,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>Net_89);
\PERI_SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>\PERI_SPIM:BSPIM:mosi_pre_reg\);
\PERI_SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\PERI_SPIM:BSPIM:load_cond\\D\,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>\PERI_SPIM:BSPIM:load_cond\);
\PERI_SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\PERI_SPIM:BSPIM:load_rx_data\,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>\PERI_SPIM:BSPIM:dpcounter_one_reg\);
\PERI_SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\PERI_SPIM:BSPIM:mosi_from_dp\,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>\PERI_SPIM:BSPIM:mosi_from_dp_reg\);
\PERI_SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>\PERI_SPIM:BSPIM:ld_ident\);
\PERI_SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\PERI_SPIM:BSPIM:cnt_enable\\D\,
		clk=>\PERI_SPIM:BSPIM:clk_fin\,
		q=>\PERI_SPIM:BSPIM:cnt_enable\);
\SD_SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:so_send_reg\);
\SD_SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:state_2\\D\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:state_2\);
\SD_SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:state_1\\D\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:state_1\);
\SD_SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:state_0\\D\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:state_0\);
Net_103:cy_dff
	PORT MAP(d=>Net_103D,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>Net_103);
\SD_SPIM:BSPIM:mosi_hs_reg\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:mosi_hs_reg\\D\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:mosi_hs_reg\);
\SD_SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:mosi_pre_reg\\D\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:mosi_pre_reg\);
\SD_SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:mosi_pre_reg\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:mosi_reg\);
\SD_SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:load_cond\\D\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:load_cond\);
\SD_SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:load_rx_data\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:dpcounter_one_reg\);
\SD_SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:mosi_from_dp\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:mosi_from_dp_reg\);
\SD_SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:ld_ident\\D\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:ld_ident\);
\SD_SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SD_SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>\SD_SPIM:BSPIM:cnt_enable\);
Net_102:cy_dff
	PORT MAP(d=>Net_102D,
		clk=>\SD_SPIM:BSPIM:clk_fin\,
		q=>Net_102);
\SAKURA_SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>\SAKURA_SPIM:BSPIM:so_send_reg\);
\SAKURA_SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SAKURA_SPIM:BSPIM:mosi_reg\\D\,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>Net_183);
\SAKURA_SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SAKURA_SPIM:BSPIM:state_2\\D\,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>\SAKURA_SPIM:BSPIM:state_2\);
\SAKURA_SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SAKURA_SPIM:BSPIM:state_1\\D\,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>\SAKURA_SPIM:BSPIM:state_1\);
\SAKURA_SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SAKURA_SPIM:BSPIM:state_0\\D\,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>\SAKURA_SPIM:BSPIM:state_0\);
Net_186:cy_dff
	PORT MAP(d=>Net_186D,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>Net_186);
\SAKURA_SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>\SAKURA_SPIM:BSPIM:mosi_pre_reg\);
\SAKURA_SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SAKURA_SPIM:BSPIM:load_cond\\D\,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>\SAKURA_SPIM:BSPIM:load_cond\);
\SAKURA_SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SAKURA_SPIM:BSPIM:load_rx_data\,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>\SAKURA_SPIM:BSPIM:dpcounter_one_reg\);
\SAKURA_SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SAKURA_SPIM:BSPIM:mosi_from_dp\,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>\SAKURA_SPIM:BSPIM:mosi_from_dp_reg\);
\SAKURA_SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SAKURA_SPIM:BSPIM:ld_ident\\D\,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>\SAKURA_SPIM:BSPIM:ld_ident\);
\SAKURA_SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SAKURA_SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>\SAKURA_SPIM:BSPIM:cnt_enable\);
Net_185:cy_dff
	PORT MAP(d=>Net_185D,
		clk=>\SAKURA_SPIM:BSPIM:clk_fin\,
		q=>Net_185);
\Timer1:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer1:CounterUDB:prevCapture\);
\Timer1:CounterUDB:disable_run_i\:cy_dff
	PORT MAP(d=>\Timer1:CounterUDB:disable_run_i\\D\,
		clk=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer1:CounterUDB:disable_run_i\);
\Timer1:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer1:CounterUDB:overflow_reg_i\);
\Timer1:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Timer1:CounterUDB:status_1\,
		clk=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer1:CounterUDB:underflow_reg_i\);
\Timer1:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer1:CounterUDB:status_1\,
		clk=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer1:CounterUDB:tc_reg_i\);
\Timer1:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Timer1:CounterUDB:cmp_out_i\,
		clk=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer1:CounterUDB:prevCompare\);
\Timer1:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer1:CounterUDB:cmp_out_i\,
		clk=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer1:CounterUDB:cmp_out_reg_i\);
\Timer1:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_957,
		clk=>\Timer1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer1:CounterUDB:count_stored_i\);
Net_957:cy_dff
	PORT MAP(d=>Net_957D,
		clk=>Net_1022,
		q=>Net_957);
\Timer2:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer2:CounterUDB:prevCapture\);
\Timer2:CounterUDB:disable_run_i\:cy_dff
	PORT MAP(d=>\Timer2:CounterUDB:disable_run_i\\D\,
		clk=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer2:CounterUDB:disable_run_i\);
\Timer2:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer2:CounterUDB:overflow_reg_i\);
\Timer2:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Timer2:CounterUDB:status_1\,
		clk=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer2:CounterUDB:underflow_reg_i\);
\Timer2:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer2:CounterUDB:status_1\,
		clk=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer2:CounterUDB:tc_reg_i\);
\Timer2:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Timer2:CounterUDB:cmp_out_i\,
		clk=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer2:CounterUDB:prevCompare\);
\Timer2:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer2:CounterUDB:cmp_out_i\,
		clk=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer2:CounterUDB:cmp_out_reg_i\);
\Timer2:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_957,
		clk=>\Timer2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Timer2:CounterUDB:count_stored_i\);
\FreqDiv_1:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__SPI_MISO_net_0,
		clk=>Net_1022,
		q=>\FreqDiv_1:not_last_reset\);
\FreqDiv_1:count_9\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_9\\D\,
		clk=>Net_1022,
		q=>\FreqDiv_1:count_9\);
\FreqDiv_1:count_8\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_8\\D\,
		clk=>Net_1022,
		q=>\FreqDiv_1:count_8\);
\FreqDiv_1:count_7\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_7\\D\,
		clk=>Net_1022,
		q=>\FreqDiv_1:count_7\);
\FreqDiv_1:count_6\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_6\\D\,
		clk=>Net_1022,
		q=>\FreqDiv_1:count_6\);
\FreqDiv_1:count_5\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_5\\D\,
		clk=>Net_1022,
		q=>\FreqDiv_1:count_5\);
\FreqDiv_1:count_4\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_4\\D\,
		clk=>Net_1022,
		q=>\FreqDiv_1:count_4\);
\FreqDiv_1:count_3\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_3\\D\,
		clk=>Net_1022,
		q=>\FreqDiv_1:count_3\);
\FreqDiv_1:count_2\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_2\\D\,
		clk=>Net_1022,
		q=>\FreqDiv_1:count_2\);
\FreqDiv_1:count_1\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_1\\D\,
		clk=>Net_1022,
		q=>\FreqDiv_1:count_1\);
\FreqDiv_1:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_0\\D\,
		clk=>Net_1022,
		q=>\FreqDiv_1:count_0\);

END R_T_L;
