Timing Analyzer report for RV32I
Fri Feb  4 18:47:45 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Recovery: 'clock'
 15. Slow 1200mV 85C Model Removal: 'clock'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clock'
 24. Slow 1200mV 0C Model Hold: 'clock'
 25. Slow 1200mV 0C Model Recovery: 'clock'
 26. Slow 1200mV 0C Model Removal: 'clock'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clock'
 34. Fast 1200mV 0C Model Hold: 'clock'
 35. Fast 1200mV 0C Model Recovery: 'clock'
 36. Fast 1200mV 0C Model Removal: 'clock'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; RV32I                                               ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YU256C6G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  13.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 88.28 MHz ; 88.28 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clock ; -10.327 ; -5770.058         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.300 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -0.702 ; -21.762               ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clock ; 1.229 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -1480.916                        ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                           ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                   ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.327 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.283      ; 11.605     ;
; -10.231 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.288      ; 11.514     ;
; -10.220 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.261      ; 11.476     ;
; -10.216 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.265      ; 11.476     ;
; -10.098 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.283      ; 11.376     ;
; -10.081 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.265      ; 11.341     ;
; -10.076 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.294      ; 11.365     ;
; -10.052 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.244      ; 11.291     ;
; -10.045 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.289      ; 11.329     ;
; -10.041 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.283      ; 11.319     ;
; -10.002 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.288      ; 11.285     ;
; -9.991  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.261      ; 11.247     ;
; -9.987  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.265      ; 11.247     ;
; -9.972  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.265      ; 11.232     ;
; -9.965  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.320      ; 11.280     ;
; -9.949  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.258      ; 11.202     ;
; -9.945  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.288      ; 11.228     ;
; -9.934  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.261      ; 11.190     ;
; -9.930  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.265      ; 11.190     ;
; -9.913  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.288      ; 11.196     ;
; -9.894  ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.252      ; 11.141     ;
; -9.879  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.261      ; 11.135     ;
; -9.864  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.283      ; 11.142     ;
; -9.862  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.283      ; 11.140     ;
; -9.852  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.265      ; 11.112     ;
; -9.847  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.294      ; 11.136     ;
; -9.823  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.244      ; 11.062     ;
; -9.816  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.289      ; 11.100     ;
; -9.795  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.265      ; 11.055     ;
; -9.790  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.294      ; 11.079     ;
; -9.789  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[18] ; clock        ; clock       ; 1.000        ; 0.289      ; 11.073     ;
; -9.778  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.258      ; 11.031     ;
; -9.768  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.288      ; 11.051     ;
; -9.766  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.288      ; 11.049     ;
; -9.766  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.244      ; 11.005     ;
; -9.759  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.289      ; 11.043     ;
; -9.757  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.261      ; 11.013     ;
; -9.755  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.261      ; 11.011     ;
; -9.753  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.265      ; 11.013     ;
; -9.753  ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.275      ; 11.023     ;
; -9.751  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.265      ; 11.011     ;
; -9.746  ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.252      ; 10.993     ;
; -9.743  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.265      ; 11.003     ;
; -9.736  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.320      ; 11.051     ;
; -9.733  ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.276      ; 11.004     ;
; -9.720  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.258      ; 10.973     ;
; -9.717  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.289      ; 11.001     ;
; -9.715  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.283      ; 10.993     ;
; -9.686  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.265      ; 10.946     ;
; -9.684  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.288      ; 10.967     ;
; -9.679  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.320      ; 10.994     ;
; -9.678  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[29] ; clock        ; clock       ; 1.000        ; 0.261      ; 10.934     ;
; -9.663  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.258      ; 10.916     ;
; -9.663  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[31] ; clock        ; clock       ; 1.000        ; 0.260      ; 10.918     ;
; -9.658  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[21] ; clock        ; clock       ; 1.000        ; 0.265      ; 10.918     ;
; -9.656  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.244      ; 10.895     ;
; -9.650  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.261      ; 10.906     ;
; -9.627  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.288      ; 10.910     ;
; -9.626  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[11] ; clock        ; clock       ; 1.000        ; 0.318      ; 10.939     ;
; -9.619  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.288      ; 10.902     ;
; -9.618  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.265      ; 10.878     ;
; -9.616  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.265      ; 10.876     ;
; -9.613  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.294      ; 10.902     ;
; -9.611  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.294      ; 10.900     ;
; -9.608  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.261      ; 10.864     ;
; -9.604  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.265      ; 10.864     ;
; -9.597  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.295      ; 10.887     ;
; -9.593  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.261      ; 10.849     ;
; -9.589  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.244      ; 10.828     ;
; -9.587  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.244      ; 10.826     ;
; -9.582  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.289      ; 10.866     ;
; -9.580  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.289      ; 10.864     ;
; -9.560  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[18] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.844     ;
; -9.557  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[13] ; clock        ; clock       ; 1.000        ; 0.319      ; 10.871     ;
; -9.555  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.283      ; 10.833     ;
; -9.549  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.258      ; 10.802     ;
; -9.546  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[27] ; clock        ; clock       ; 1.000        ; 0.260      ; 10.801     ;
; -9.544  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[28] ; clock        ; clock       ; 1.000        ; 0.244      ; 10.783     ;
; -9.531  ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.252      ; 10.778     ;
; -9.528  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[23] ; clock        ; clock       ; 1.000        ; 0.253      ; 10.776     ;
; -9.526  ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.248      ; 10.769     ;
; -9.523  ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[21] ; clock        ; clock       ; 1.000        ; 0.252      ; 10.770     ;
; -9.520  ; decode_stage:decode_stage_1|Rs1_execute[1]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.252      ; 10.767     ;
; -9.519  ; decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:6:reg_i|Q[27]               ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.274      ; 10.788     ;
; -9.509  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.265      ; 10.769     ;
; -9.507  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.265      ; 10.767     ;
; -9.503  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[18] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.787     ;
; -9.502  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.320      ; 10.817     ;
; -9.500  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.320      ; 10.815     ;
; -9.492  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.258      ; 10.745     ;
; -9.492  ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.248      ; 10.735     ;
; -9.488  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.772     ;
; -9.486  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.258      ; 10.739     ;
; -9.484  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.258      ; 10.737     ;
; -9.479  ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.245      ; 10.719     ;
; -9.471  ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.245      ; 10.711     ;
; -9.469  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.265      ; 10.729     ;
; -9.464  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.294      ; 10.753     ;
; -9.450  ; decode_stage:decode_stage_1|Rs1_execute[3]                                                  ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.237      ; 10.682     ;
; -9.450  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.288      ; 10.733     ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; decode_stage:decode_stage_1|target_address_fetch[10]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[10]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.452      ; 0.909      ;
; 0.303 ; decode_stage:decode_stage_1|target_address_fetch[8]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.452      ; 0.912      ;
; 0.331 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[0]                         ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.381      ; 0.899      ;
; 0.356 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.064      ; 0.577      ;
; 0.359 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                                                         ; clock        ; clock       ; 0.000        ; 0.063      ; 0.580      ;
; 0.362 ; decode_stage:decode_stage_1|target_address_fetch[20]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[20]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.428      ; 0.947      ;
; 0.370 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel2                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                                                         ; clock        ; clock       ; 0.000        ; 0.063      ; 0.590      ;
; 0.370 ; fetch_stage:fetch_stage_1|instruction_decode[29]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[9]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.064      ; 0.591      ;
; 0.380 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel2                                                                                         ; clock        ; clock       ; 0.000        ; 0.063      ; 0.600      ;
; 0.391 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[3]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.064      ; 0.612      ;
; 0.392 ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[16]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.613      ;
; 0.392 ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[17]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.613      ;
; 0.392 ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[5]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.064      ; 0.613      ;
; 0.392 ; fetch_stage:fetch_stage_1|reg:PC|Q[4]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[4]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.064      ; 0.613      ;
; 0.393 ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[11]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.614      ;
; 0.393 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[9]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.613      ;
; 0.397 ; fetch_stage:fetch_stage_1|instruction_decode[30]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[10]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.064      ; 0.618      ;
; 0.399 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.064      ; 0.620      ;
; 0.403 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.064      ; 0.624      ;
; 0.403 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[1]                                                   ; clock        ; clock       ; 0.000        ; 0.064      ; 0.624      ;
; 0.409 ; fetch_stage:fetch_stage_1|instruction_decode[6]                                                                                                                                ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemWrite_execute                                                                                                               ; clock        ; clock       ; 0.000        ; 0.063      ; 0.629      ;
; 0.411 ; fetch_stage:fetch_stage_1|reg:PC|Q[15]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[15]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.063      ; 0.631      ;
; 0.455 ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[8]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.452      ; 1.064      ;
; 0.475 ; fetch_stage:fetch_stage_1|instruction_decode[26]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[6]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.064      ; 0.696      ;
; 0.475 ; fetch_stage:fetch_stage_1|instruction_decode[27]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[7]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.064      ; 0.696      ;
; 0.475 ; fetch_stage:fetch_stage_1|instruction_decode[28]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[8]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.064      ; 0.696      ;
; 0.483 ; fetch_stage:fetch_stage_1|instruction_decode[8]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[1]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.063      ; 0.703      ;
; 0.516 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemWrite_execute                                                                                     ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemWrite                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.063      ; 0.736      ;
; 0.518 ; decode_stage:decode_stage_1|target_address_fetch[17]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.738      ;
; 0.524 ; fetch_stage:fetch_stage_1|instruction_decode[8]                                                                                                                                ; decode_stage:decode_stage_1|rd_execute[1]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.063      ; 0.744      ;
; 0.528 ; fetch_stage:fetch_stage_1|instruction_decode[7]                                                                                                                                ; decode_stage:decode_stage_1|rd_execute[0]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.063      ; 0.748      ;
; 0.530 ; decode_stage:decode_stage_1|target_address_fetch[29]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[29]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.750      ;
; 0.533 ; decode_stage:decode_stage_1|target_address_fetch[18]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[18]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.753      ;
; 0.533 ; fetch_stage:fetch_stage_1|reg:PC|Q[18]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[18]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.754      ;
; 0.534 ; decode_stage:decode_stage_1|target_address_fetch[11]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.754      ;
; 0.534 ; fetch_stage:fetch_stage_1|reg:PC|Q[6]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[6]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.064      ; 0.755      ;
; 0.535 ; fetch_stage:fetch_stage_1|reg:PC|Q[12]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[12]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.756      ;
; 0.535 ; fetch_stage:fetch_stage_1|reg:PC|Q[1]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[1]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.064      ; 0.756      ;
; 0.536 ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemToReg_mem[0]                                                                                    ; RV32I_control:RV32I_control_1|mem_stage_control:mem_stage_control_1|MemToReg[0]                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.063      ; 0.756      ;
; 0.536 ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[19]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.757      ;
; 0.536 ; fetch_stage:fetch_stage_1|reg:PC|Q[23]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[23]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.757      ;
; 0.536 ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[2]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.064      ; 0.757      ;
; 0.538 ; decode_stage:decode_stage_1|target_address_fetch[31]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[31]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.425      ; 1.120      ;
; 0.540 ; fetch_stage:fetch_stage_1|pc_decode[31]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[31]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.063      ; 0.760      ;
; 0.543 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemRead_execute_int                                                                                  ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemRead                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.063      ; 0.763      ;
; 0.545 ; fetch_stage:fetch_stage_1|next_pc_decode[13]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.402      ; 1.134      ;
; 0.556 ; fetch_stage:fetch_stage_1|next_pc_decode[3]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.402      ; 1.145      ;
; 0.557 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.077      ; 0.791      ;
; 0.564 ; execute_stage:execute_stage_1|rd_mem[0]                                                                                                                                        ; mem_stage:mem_stage_1|rd_wb[0]                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.063      ; 0.784      ;
; 0.565 ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[16]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.442      ; 1.164      ;
; 0.567 ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.452      ; 1.176      ;
; 0.569 ; fetch_stage:fetch_stage_1|reg:PC|Q[26]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[26]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.368      ; 1.125      ;
; 0.570 ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[7]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.063      ; 0.790      ;
; 0.577 ; fetch_stage:fetch_stage_1|next_pc_decode[7]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.402      ; 1.166      ;
; 0.589 ; fetch_stage:fetch_stage_1|next_pc_decode[12]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.402      ; 1.178      ;
; 0.592 ; fetch_stage:fetch_stage_1|next_pc_decode[14]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.402      ; 1.181      ;
; 0.595 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.455      ; 1.207      ;
; 0.597 ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[5]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.439      ; 1.193      ;
; 0.599 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[4]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.452      ; 1.208      ;
; 0.612 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.368      ; 1.167      ;
; 0.624 ; fetch_stage:fetch_stage_1|reg:PC|Q[4]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[4]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.439      ; 1.220      ;
; 0.632 ; fetch_stage:fetch_stage_1|reg:PC|Q[6]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[6]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.439      ; 1.228      ;
; 0.641 ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[16]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.452      ; 1.250      ;
; 0.657 ; decode_stage:decode_stage_1|target_address_fetch[25]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[25]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.407      ; 1.221      ;
; 0.674 ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[2]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.439      ; 1.270      ;
; 0.678 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|AbsSel                                                                                               ; execute_stage:execute_stage_1|alu_result_mem[31]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.406      ; 1.241      ;
; 0.681 ; execute_stage:execute_stage_1|next_pc_mem[0]                                                                                                                                   ; mem_stage:mem_stage_1|next_pc_wb[0]                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.063      ; 0.901      ;
; 0.685 ; fetch_stage:fetch_stage_1|pc_decode[14]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[14]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.064      ; 0.906      ;
; 0.687 ; fetch_stage:fetch_stage_1|pc_decode[23]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[23]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.065      ; 0.909      ;
; 0.691 ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[14]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.912      ;
; 0.691 ; fetch_stage:fetch_stage_1|pc_decode[20]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[20]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.065      ; 0.913      ;
; 0.692 ; fetch_stage:fetch_stage_1|pc_decode[12]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[12]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.064      ; 0.913      ;
; 0.693 ; decode_stage:decode_stage_1|target_address_fetch[3]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.063      ; 0.913      ;
; 0.694 ; fetch_stage:fetch_stage_1|reg:PC|Q[27]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[27]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.063      ; 0.914      ;
; 0.695 ; decode_stage:decode_stage_1|target_address_fetch[21]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[21]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.915      ;
; 0.695 ; decode_stage:decode_stage_1|target_address_fetch[30]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[30]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.915      ;
; 0.695 ; decode_stage:decode_stage_1|target_address_fetch[24]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[24]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.915      ;
; 0.697 ; fetch_stage:fetch_stage_1|pc_decode[11]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[11]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.064      ; 0.918      ;
; 0.698 ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[8]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 0.933      ;
; 0.699 ; decode_stage:decode_stage_1|target_address_fetch[14]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.919      ;
; 0.700 ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[19]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.066      ; 0.923      ;
; 0.700 ; fetch_stage:fetch_stage_1|reg:PC|Q[21]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[21]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.063      ; 0.920      ;
; 0.701 ; fetch_stage:fetch_stage_1|reg:PC|Q[28]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[28]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.066      ; 0.924      ;
; 0.701 ; fetch_stage:fetch_stage_1|instruction_decode[9]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[2]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.063      ; 0.921      ;
; 0.704 ; fetch_stage:fetch_stage_1|reg:PC|Q[10]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.078      ; 0.939      ;
; 0.709 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[5]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.452      ; 1.318      ;
; 0.709 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[9]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.066      ; 0.932      ;
; 0.710 ; fetch_stage:fetch_stage_1|next_pc_decode[9]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.402      ; 1.299      ;
; 0.711 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[6]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.452      ; 1.320      ;
; 0.711 ; decode_stage:decode_stage_1|target_address_fetch[19]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.060      ; 0.928      ;
; 0.713 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[3]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.063      ; 0.933      ;
; 0.714 ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[17]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.063      ; 0.934      ;
; 0.715 ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[11]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.063      ; 0.935      ;
; 0.722 ; fetch_stage:fetch_stage_1|pc_decode[8]                                                                                                                                         ; decode_stage:decode_stage_1|target_address_fetch[8]                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.064      ; 0.943      ;
; 0.724 ; decode_stage:decode_stage_1|target_address_fetch[27]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[27]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.944      ;
; 0.726 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|AbsSel                                                                                               ; execute_stage:execute_stage_1|alu_result_mem[0]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.431      ; 1.314      ;
; 0.726 ; decode_stage:decode_stage_1|target_address_fetch[23]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[23]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.946      ;
; 0.728 ; decode_stage:decode_stage_1|target_address_fetch[16]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.948      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
; -0.702 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 1.000        ; 0.224      ; 1.855      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
; 1.229 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 0.000        ; 0.349      ; 1.737      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 98.49 MHz ; 98.49 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -9.153 ; -5052.975         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.267 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clock ; -0.544 ; -16.864              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 1.107 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1480.916                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.153 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.267      ; 10.415     ;
; -9.123 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.249      ; 10.367     ;
; -9.081 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.270      ; 10.346     ;
; -9.056 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.245      ; 10.296     ;
; -8.971 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.267      ; 10.233     ;
; -8.941 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.249      ; 10.185     ;
; -8.926 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.249      ; 10.170     ;
; -8.912 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.267      ; 10.174     ;
; -8.911 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.271      ; 10.177     ;
; -8.902 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.277      ; 10.174     ;
; -8.899 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.270      ; 10.164     ;
; -8.899 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.229      ; 10.123     ;
; -8.882 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.249      ; 10.126     ;
; -8.874 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.245      ; 10.114     ;
; -8.868 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.301      ; 10.164     ;
; -8.845 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.249      ; 10.089     ;
; -8.840 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.270      ; 10.105     ;
; -8.822 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.236      ; 10.053     ;
; -8.815 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.245      ; 10.055     ;
; -8.796 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.244      ; 10.035     ;
; -8.752 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.270      ; 10.017     ;
; -8.744 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.988      ;
; -8.729 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.271      ; 9.995      ;
; -8.727 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.245      ; 9.967      ;
; -8.720 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.277      ; 9.992      ;
; -8.719 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.236      ; 9.950      ;
; -8.717 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.229      ; 9.941      ;
; -8.715 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.267      ; 9.977      ;
; -8.710 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.267      ; 9.972      ;
; -8.686 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.301      ; 9.982      ;
; -8.686 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.258      ; 9.939      ;
; -8.685 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.929      ;
; -8.685 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.929      ;
; -8.682 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[18] ; clock        ; clock       ; 1.000        ; 0.271      ; 9.948      ;
; -8.680 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.924      ;
; -8.670 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.271      ; 9.936      ;
; -8.663 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.907      ;
; -8.661 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.277      ; 9.933      ;
; -8.658 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.229      ; 9.882      ;
; -8.652 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.257      ; 9.904      ;
; -8.643 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.270      ; 9.908      ;
; -8.638 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.270      ; 9.903      ;
; -8.627 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.301      ; 9.923      ;
; -8.626 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.243      ; 9.864      ;
; -8.618 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.245      ; 9.858      ;
; -8.614 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.244      ; 9.853      ;
; -8.613 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.245      ; 9.853      ;
; -8.604 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.848      ;
; -8.598 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.271      ; 9.864      ;
; -8.596 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[21] ; clock        ; clock       ; 1.000        ; 0.248      ; 9.839      ;
; -8.575 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.267      ; 9.837      ;
; -8.571 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.236      ; 9.802      ;
; -8.570 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.270      ; 9.835      ;
; -8.555 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.244      ; 9.794      ;
; -8.545 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.245      ; 9.785      ;
; -8.545 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.789      ;
; -8.538 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[21] ; clock        ; clock       ; 1.000        ; 0.235      ; 9.768      ;
; -8.534 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[29] ; clock        ; clock       ; 1.000        ; 0.245      ; 9.774      ;
; -8.519 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.278      ; 9.792      ;
; -8.513 ; decode_stage:decode_stage_1|Rs1_execute[1]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.236      ; 9.744      ;
; -8.513 ; decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:6:reg_i|Q[27]               ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.257      ; 9.765      ;
; -8.511 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.270      ; 9.776      ;
; -8.505 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.277      ; 9.777      ;
; -8.503 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.270      ; 9.768      ;
; -8.500 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.277      ; 9.772      ;
; -8.500 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[18] ; clock        ; clock       ; 1.000        ; 0.271      ; 9.766      ;
; -8.499 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[31] ; clock        ; clock       ; 1.000        ; 0.245      ; 9.739      ;
; -8.498 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.229      ; 9.722      ;
; -8.488 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.732      ;
; -8.487 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[11] ; clock        ; clock       ; 1.000        ; 0.301      ; 9.783      ;
; -8.486 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.245      ; 9.726      ;
; -8.483 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.727      ;
; -8.478 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.245      ; 9.718      ;
; -8.473 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.271      ; 9.739      ;
; -8.473 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.267      ; 9.735      ;
; -8.471 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.232      ; 9.698      ;
; -8.468 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.271      ; 9.734      ;
; -8.461 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.229      ; 9.685      ;
; -8.456 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.229      ; 9.680      ;
; -8.444 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.243      ; 9.682      ;
; -8.441 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[18] ; clock        ; clock       ; 1.000        ; 0.271      ; 9.707      ;
; -8.430 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.301      ; 9.726      ;
; -8.425 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.301      ; 9.721      ;
; -8.424 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.232      ; 9.651      ;
; -8.424 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[27] ; clock        ; clock       ; 1.000        ; 0.245      ; 9.664      ;
; -8.417 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.254      ; 9.666      ;
; -8.417 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[23] ; clock        ; clock       ; 1.000        ; 0.238      ; 9.650      ;
; -8.416 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.271      ; 9.682      ;
; -8.415 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.236      ; 9.646      ;
; -8.415 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[13] ; clock        ; clock       ; 1.000        ; 0.302      ; 9.712      ;
; -8.414 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[21] ; clock        ; clock       ; 1.000        ; 0.248      ; 9.657      ;
; -8.409 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.634      ;
; -8.407 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.651      ;
; -8.402 ; decode_stage:decode_stage_1|shamt_execute[1]                                                ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.285      ; 9.682      ;
; -8.402 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.249      ; 9.646      ;
; -8.402 ; decode_stage:decode_stage_1|Rs1_execute[3]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.222      ; 9.619      ;
; -8.398 ; decode_stage:decode_stage_1|Rs1_execute[3]                                                  ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.222      ; 9.615      ;
; -8.392 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.231      ; 9.618      ;
; -8.386 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[28] ; clock        ; clock       ; 1.000        ; 0.229      ; 9.610      ;
; -8.385 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.243      ; 9.623      ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.267 ; decode_stage:decode_stage_1|target_address_fetch[10]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[10]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.418      ; 0.829      ;
; 0.270 ; decode_stage:decode_stage_1|target_address_fetch[8]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.418      ; 0.832      ;
; 0.310 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.057      ; 0.519      ;
; 0.319 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                                                         ; clock        ; clock       ; 0.000        ; 0.056      ; 0.519      ;
; 0.326 ; decode_stage:decode_stage_1|target_address_fetch[20]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[20]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.395      ; 0.865      ;
; 0.328 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[0]                         ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.341      ; 0.838      ;
; 0.329 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel2                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                                                         ; clock        ; clock       ; 0.000        ; 0.056      ; 0.529      ;
; 0.335 ; fetch_stage:fetch_stage_1|instruction_decode[29]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[9]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.057      ; 0.536      ;
; 0.345 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel2                                                                                         ; clock        ; clock       ; 0.000        ; 0.056      ; 0.545      ;
; 0.355 ; fetch_stage:fetch_stage_1|reg:PC|Q[4]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[4]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.556      ;
; 0.355 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[3]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[16]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[9]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[5]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.557      ;
; 0.357 ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[17]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[11]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; fetch_stage:fetch_stage_1|instruction_decode[30]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[10]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.057      ; 0.559      ;
; 0.359 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.057      ; 0.560      ;
; 0.359 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[1]                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.560      ;
; 0.362 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.057      ; 0.563      ;
; 0.364 ; fetch_stage:fetch_stage_1|instruction_decode[6]                                                                                                                                ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemWrite_execute                                                                                                               ; clock        ; clock       ; 0.000        ; 0.057      ; 0.565      ;
; 0.372 ; fetch_stage:fetch_stage_1|reg:PC|Q[15]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[15]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.572      ;
; 0.395 ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[8]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.418      ; 0.957      ;
; 0.428 ; fetch_stage:fetch_stage_1|instruction_decode[27]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[7]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.057      ; 0.629      ;
; 0.428 ; fetch_stage:fetch_stage_1|instruction_decode[28]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[8]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.057      ; 0.629      ;
; 0.429 ; fetch_stage:fetch_stage_1|instruction_decode[26]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[6]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.057      ; 0.630      ;
; 0.434 ; fetch_stage:fetch_stage_1|instruction_decode[8]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[1]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.057      ; 0.635      ;
; 0.464 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemWrite_execute                                                                                     ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemWrite                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.057      ; 0.665      ;
; 0.471 ; fetch_stage:fetch_stage_1|instruction_decode[8]                                                                                                                                ; decode_stage:decode_stage_1|rd_execute[1]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.057      ; 0.672      ;
; 0.475 ; fetch_stage:fetch_stage_1|instruction_decode[7]                                                                                                                                ; decode_stage:decode_stage_1|rd_execute[0]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.057      ; 0.676      ;
; 0.478 ; decode_stage:decode_stage_1|target_address_fetch[17]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.678      ;
; 0.481 ; fetch_stage:fetch_stage_1|reg:PC|Q[18]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[18]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.681      ;
; 0.481 ; fetch_stage:fetch_stage_1|reg:PC|Q[6]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[6]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.682      ;
; 0.483 ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[19]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.057      ; 0.684      ;
; 0.483 ; fetch_stage:fetch_stage_1|reg:PC|Q[1]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[1]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.057      ; 0.684      ;
; 0.483 ; fetch_stage:fetch_stage_1|reg:PC|Q[12]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[12]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.683      ;
; 0.483 ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[2]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.684      ;
; 0.484 ; fetch_stage:fetch_stage_1|reg:PC|Q[23]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[23]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.684      ;
; 0.488 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemRead_execute_int                                                                                  ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemRead                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.056      ; 0.688      ;
; 0.488 ; decode_stage:decode_stage_1|target_address_fetch[29]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[29]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.688      ;
; 0.490 ; decode_stage:decode_stage_1|target_address_fetch[18]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[18]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.690      ;
; 0.490 ; fetch_stage:fetch_stage_1|pc_decode[31]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[31]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.056      ; 0.690      ;
; 0.491 ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.418      ; 1.053      ;
; 0.492 ; decode_stage:decode_stage_1|target_address_fetch[11]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; decode_stage:decode_stage_1|target_address_fetch[31]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[31]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.391      ; 1.027      ;
; 0.493 ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemToReg_mem[0]                                                                                    ; RV32I_control:RV32I_control_1|mem_stage_control:mem_stage_control_1|MemToReg[0]                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.056      ; 0.693      ;
; 0.499 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.069      ; 0.712      ;
; 0.503 ; execute_stage:execute_stage_1|rd_mem[0]                                                                                                                                        ; mem_stage:mem_stage_1|rd_wb[0]                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.056      ; 0.703      ;
; 0.509 ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[16]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.410      ; 1.063      ;
; 0.510 ; fetch_stage:fetch_stage_1|reg:PC|Q[26]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[26]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 0.711      ;
; 0.512 ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[7]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.056      ; 0.712      ;
; 0.531 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.421      ; 1.096      ;
; 0.532 ; fetch_stage:fetch_stage_1|next_pc_decode[13]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.361      ; 1.062      ;
; 0.534 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[4]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.417      ; 1.095      ;
; 0.538 ; fetch_stage:fetch_stage_1|next_pc_decode[3]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.361      ; 1.068      ;
; 0.539 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.331      ; 1.039      ;
; 0.542 ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[5]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.406      ; 1.092      ;
; 0.558 ; fetch_stage:fetch_stage_1|next_pc_decode[7]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.361      ; 1.088      ;
; 0.564 ; fetch_stage:fetch_stage_1|next_pc_decode[12]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.361      ; 1.094      ;
; 0.571 ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[16]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.417      ; 1.132      ;
; 0.572 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.331      ; 1.072      ;
; 0.572 ; fetch_stage:fetch_stage_1|next_pc_decode[14]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.361      ; 1.102      ;
; 0.573 ; fetch_stage:fetch_stage_1|reg:PC|Q[4]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[4]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.406      ; 1.123      ;
; 0.576 ; fetch_stage:fetch_stage_1|reg:PC|Q[6]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[6]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.406      ; 1.126      ;
; 0.589 ; decode_stage:decode_stage_1|target_address_fetch[25]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[25]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.378      ; 1.111      ;
; 0.610 ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[2]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.406      ; 1.160      ;
; 0.614 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|AbsSel                                                                                               ; execute_stage:execute_stage_1|alu_result_mem[31]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.373      ; 1.131      ;
; 0.622 ; fetch_stage:fetch_stage_1|pc_decode[14]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[14]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.057      ; 0.823      ;
; 0.623 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[5]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.417      ; 1.184      ;
; 0.625 ; execute_stage:execute_stage_1|next_pc_mem[0]                                                                                                                                   ; mem_stage:mem_stage_1|next_pc_wb[0]                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.056      ; 0.825      ;
; 0.626 ; fetch_stage:fetch_stage_1|pc_decode[23]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[23]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.057      ; 0.827      ;
; 0.630 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[6]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.417      ; 1.191      ;
; 0.630 ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[14]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.830      ;
; 0.632 ; fetch_stage:fetch_stage_1|pc_decode[20]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[20]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.057      ; 0.833      ;
; 0.632 ; fetch_stage:fetch_stage_1|pc_decode[12]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[12]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.057      ; 0.833      ;
; 0.632 ; decode_stage:decode_stage_1|target_address_fetch[3]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.056      ; 0.832      ;
; 0.633 ; fetch_stage:fetch_stage_1|reg:PC|Q[27]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[27]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.056      ; 0.833      ;
; 0.634 ; decode_stage:decode_stage_1|target_address_fetch[24]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[24]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[19]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.060      ; 0.838      ;
; 0.635 ; decode_stage:decode_stage_1|target_address_fetch[21]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[21]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.835      ;
; 0.635 ; fetch_stage:fetch_stage_1|instruction_decode[9]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[2]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.057      ; 0.836      ;
; 0.635 ; decode_stage:decode_stage_1|target_address_fetch[30]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[30]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.835      ;
; 0.636 ; fetch_stage:fetch_stage_1|pc_decode[11]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[11]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.057      ; 0.837      ;
; 0.637 ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[8]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.070      ; 0.851      ;
; 0.637 ; fetch_stage:fetch_stage_1|reg:PC|Q[21]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[21]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.056      ; 0.837      ;
; 0.638 ; decode_stage:decode_stage_1|target_address_fetch[14]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.838      ;
; 0.639 ; fetch_stage:fetch_stage_1|reg:PC|Q[28]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[28]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.060      ; 0.843      ;
; 0.643 ; fetch_stage:fetch_stage_1|reg:PC|Q[10]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.070      ; 0.857      ;
; 0.645 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|AbsSel                                                                                               ; execute_stage:execute_stage_1|alu_result_mem[0]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.398      ; 1.187      ;
; 0.649 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[9]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.059      ; 0.852      ;
; 0.651 ; fetch_stage:fetch_stage_1|reg:PC|Q[13]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[16]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.417      ; 1.212      ;
; 0.652 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[3]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.055      ; 0.851      ;
; 0.653 ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[17]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.056      ; 0.853      ;
; 0.655 ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[11]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.055      ; 0.854      ;
; 0.659 ; fetch_stage:fetch_stage_1|pc_decode[8]                                                                                                                                         ; decode_stage:decode_stage_1|target_address_fetch[8]                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.057      ; 0.860      ;
; 0.660 ; decode_stage:decode_stage_1|target_address_fetch[19]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.053      ; 0.857      ;
; 0.663 ; decode_stage:decode_stage_1|target_address_fetch[27]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[27]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.863      ;
; 0.664 ; decode_stage:decode_stage_1|target_address_fetch[23]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[23]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.864      ;
; 0.666 ; decode_stage:decode_stage_1|target_address_fetch[16]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.866      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
; -0.544 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 1.000        ; 0.193      ; 1.675      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
; 1.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 0.000        ; 0.313      ; 1.562      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -5.523 ; -2884.433         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.153 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clock ; 0.039 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 0.672 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1572.690                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.523 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.158      ; 6.668      ;
; -5.501 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.157      ; 6.645      ;
; -5.479 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.610      ;
; -5.442 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.572      ;
; -5.422 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.137      ; 6.546      ;
; -5.405 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.158      ; 6.550      ;
; -5.384 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.515      ;
; -5.383 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.157      ; 6.527      ;
; -5.371 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.158      ; 6.516      ;
; -5.361 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.492      ;
; -5.352 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.471      ;
; -5.349 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.157      ; 6.493      ;
; -5.344 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.164      ; 6.495      ;
; -5.343 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.174      ; 6.504      ;
; -5.339 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.133      ; 6.459      ;
; -5.331 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.156      ; 6.474      ;
; -5.327 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.458      ;
; -5.327 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.146      ; 6.460      ;
; -5.324 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.454      ;
; -5.316 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.145      ; 6.448      ;
; -5.294 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.157      ; 6.438      ;
; -5.290 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.420      ;
; -5.287 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.148      ; 6.422      ;
; -5.286 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.158      ; 6.431      ;
; -5.286 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.158      ; 6.431      ;
; -5.268 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.398      ;
; -5.266 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.397      ;
; -5.264 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.157      ; 6.408      ;
; -5.264 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.157      ; 6.408      ;
; -5.242 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.373      ;
; -5.242 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.373      ;
; -5.234 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.353      ;
; -5.232 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.363      ;
; -5.226 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.164      ; 6.377      ;
; -5.225 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.174      ; 6.386      ;
; -5.213 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.156      ; 6.356      ;
; -5.213 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.133      ; 6.333      ;
; -5.211 ; decode_stage:decode_stage_1|Rs1_execute[1]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.133      ; 6.331      ;
; -5.209 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.339      ;
; -5.208 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.158      ; 6.353      ;
; -5.206 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[18] ; clock        ; clock       ; 1.000        ; 0.156      ; 6.349      ;
; -5.205 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.335      ;
; -5.205 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.335      ;
; -5.200 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.319      ;
; -5.198 ; decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:6:reg_i|Q[27]               ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.152      ; 6.337      ;
; -5.197 ; decode_stage:decode_stage_1|shamt_execute[2]                                                ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.147      ; 6.331      ;
; -5.197 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.316      ;
; -5.195 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[21] ; clock        ; clock       ; 1.000        ; 0.137      ; 6.319      ;
; -5.192 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.164      ; 6.343      ;
; -5.191 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.174      ; 6.352      ;
; -5.186 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.157      ; 6.330      ;
; -5.185 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[29] ; clock        ; clock       ; 1.000        ; 0.143      ; 6.315      ;
; -5.179 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.156      ; 6.322      ;
; -5.176 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.157      ; 6.320      ;
; -5.169 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.148      ; 6.304      ;
; -5.169 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.132      ; 6.288      ;
; -5.168 ; decode_stage:decode_stage_1|Rs1_execute[1]                                                  ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.153      ; 6.308      ;
; -5.167 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.145      ; 6.299      ;
; -5.164 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.295      ;
; -5.161 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[31] ; clock        ; clock       ; 1.000        ; 0.142      ; 6.290      ;
; -5.158 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.132      ; 6.277      ;
; -5.157 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.133      ; 6.277      ;
; -5.156 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.164      ; 6.307      ;
; -5.156 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.164      ; 6.307      ;
; -5.151 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[21] ; clock        ; clock       ; 1.000        ; 0.148      ; 6.286      ;
; -5.150 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.280      ;
; -5.147 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.278      ;
; -5.147 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.278      ;
; -5.142 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.157      ; 6.286      ;
; -5.138 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.255      ;
; -5.137 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.267      ;
; -5.135 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.148      ; 6.270      ;
; -5.131 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.156      ; 6.274      ;
; -5.128 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.132      ; 6.247      ;
; -5.127 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.257      ;
; -5.125 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[28] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.244      ;
; -5.116 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.246      ;
; -5.115 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.234      ;
; -5.115 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.234      ;
; -5.112 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[27] ; clock        ; clock       ; 1.000        ; 0.142      ; 6.241      ;
; -5.107 ; decode_stage:decode_stage_1|Rs1_execute[3]                                                  ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.126      ; 6.220      ;
; -5.106 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.174      ; 6.267      ;
; -5.106 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.174      ; 6.267      ;
; -5.102 ; decode_stage:decode_stage_1|shamt_execute[2]                                                ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.115      ; 6.204      ;
; -5.100 ; decode_stage:decode_stage_1|Rs1_execute[3]                                                  ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.130      ; 6.217      ;
; -5.099 ; decode_stage:decode_stage_1|Rs1_execute[3]                                                  ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.140      ; 6.226      ;
; -5.094 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.156      ; 6.237      ;
; -5.094 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.156      ; 6.237      ;
; -5.094 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[23] ; clock        ; clock       ; 1.000        ; 0.138      ; 6.219      ;
; -5.091 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.143      ; 6.221      ;
; -5.089 ; decode_stage:decode_stage_1|shamt_execute[1]                                                ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.172      ; 6.248      ;
; -5.088 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[18] ; clock        ; clock       ; 1.000        ; 0.156      ; 6.231      ;
; -5.087 ; decode_stage:decode_stage_1|Rs1_execute[2]                                                  ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.147      ; 6.221      ;
; -5.082 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.153      ; 6.222      ;
; -5.079 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.198      ;
; -5.077 ; decode_stage:decode_stage_1|Rs1_execute[3]                                                  ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.139      ; 6.203      ;
; -5.076 ; decode_stage:decode_stage_1|shamt_execute[2]                                                ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.115      ; 6.178      ;
; -5.075 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[11] ; clock        ; clock       ; 1.000        ; 0.174      ; 6.236      ;
; -5.071 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.154      ; 6.212      ;
; -5.069 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.144      ; 6.200      ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.153 ; decode_stage:decode_stage_1|target_address_fetch[10]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[10]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.247      ; 0.484      ;
; 0.154 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[0]                         ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.228      ; 0.486      ;
; 0.154 ; decode_stage:decode_stage_1|target_address_fetch[8]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.247      ; 0.485      ;
; 0.179 ; decode_stage:decode_stage_1|target_address_fetch[20]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[20]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.236      ; 0.499      ;
; 0.186 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; fetch_stage:fetch_stage_1|instruction_decode[29]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[9]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel2                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel2                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel1                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.318      ;
; 0.204 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[3]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[9]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; fetch_stage:fetch_stage_1|reg:PC|Q[4]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[4]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[16]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[11]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[5]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[17]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; fetch_stage:fetch_stage_1|instruction_decode[30]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[10]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.037      ; 0.330      ;
; 0.216 ; fetch_stage:fetch_stage_1|reg:PC|Q[15]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[15]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[1]                                                   ; clock        ; clock       ; 0.000        ; 0.037      ; 0.337      ;
; 0.217 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.037      ; 0.338      ;
; 0.224 ; fetch_stage:fetch_stage_1|instruction_decode[6]                                                                                                                                ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemWrite_execute                                                                                                               ; clock        ; clock       ; 0.000        ; 0.036      ; 0.344      ;
; 0.245 ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[8]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.246      ; 0.575      ;
; 0.254 ; fetch_stage:fetch_stage_1|instruction_decode[26]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[6]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; fetch_stage:fetch_stage_1|instruction_decode[27]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[7]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; fetch_stage:fetch_stage_1|instruction_decode[28]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[8]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.374      ;
; 0.257 ; fetch_stage:fetch_stage_1|instruction_decode[8]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[1]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.377      ;
; 0.266 ; decode_stage:decode_stage_1|target_address_fetch[17]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemWrite_execute                                                                                     ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemWrite                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; decode_stage:decode_stage_1|target_address_fetch[18]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[18]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; decode_stage:decode_stage_1|target_address_fetch[29]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[29]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; fetch_stage:fetch_stage_1|instruction_decode[8]                                                                                                                                ; decode_stage:decode_stage_1|rd_execute[1]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; decode_stage:decode_stage_1|target_address_fetch[31]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[31]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.235      ; 0.592      ;
; 0.274 ; decode_stage:decode_stage_1|target_address_fetch[11]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; fetch_stage:fetch_stage_1|instruction_decode[7]                                                                                                                                ; decode_stage:decode_stage_1|rd_execute[0]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemToReg_mem[0]                                                                                    ; RV32I_control:RV32I_control_1|mem_stage_control:mem_stage_control_1|MemToReg[0]                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; fetch_stage:fetch_stage_1|reg:PC|Q[18]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[18]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; fetch_stage:fetch_stage_1|reg:PC|Q[12]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[12]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; fetch_stage:fetch_stage_1|reg:PC|Q[6]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[6]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; fetch_stage:fetch_stage_1|pc_decode[31]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[31]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[19]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; fetch_stage:fetch_stage_1|reg:PC|Q[23]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[23]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; fetch_stage:fetch_stage_1|reg:PC|Q[1]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[1]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[2]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemRead_execute_int                                                                                  ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemRead                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.036      ; 0.403      ;
; 0.288 ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[16]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.239      ; 0.611      ;
; 0.297 ; fetch_stage:fetch_stage_1|next_pc_decode[3]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.234      ; 0.635      ;
; 0.298 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; fetch_stage:fetch_stage_1|next_pc_decode[13]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.234      ; 0.636      ;
; 0.299 ; execute_stage:execute_stage_1|rd_mem[0]                                                                                                                                        ; mem_stage:mem_stage_1|rd_wb[0]                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.036      ; 0.419      ;
; 0.302 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.213      ; 0.619      ;
; 0.305 ; fetch_stage:fetch_stage_1|reg:PC|Q[26]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[26]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[7]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; fetch_stage:fetch_stage_1|next_pc_decode[7]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.234      ; 0.647      ;
; 0.311 ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.246      ; 0.641      ;
; 0.314 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.247      ; 0.645      ;
; 0.315 ; fetch_stage:fetch_stage_1|next_pc_decode[12]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.234      ; 0.653      ;
; 0.315 ; fetch_stage:fetch_stage_1|next_pc_decode[14]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.234      ; 0.653      ;
; 0.318 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[4]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.246      ; 0.648      ;
; 0.324 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.213      ; 0.641      ;
; 0.329 ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[5]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.237      ; 0.650      ;
; 0.340 ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[16]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.246      ; 0.670      ;
; 0.342 ; decode_stage:decode_stage_1|target_address_fetch[25]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[25]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.223      ; 0.649      ;
; 0.344 ; fetch_stage:fetch_stage_1|reg:PC|Q[4]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[4]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.237      ; 0.665      ;
; 0.349 ; fetch_stage:fetch_stage_1|reg:PC|Q[6]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[6]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.237      ; 0.670      ;
; 0.349 ; execute_stage:execute_stage_1|next_pc_mem[0]                                                                                                                                   ; mem_stage:mem_stage_1|next_pc_wb[0]                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.035      ; 0.468      ;
; 0.353 ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[14]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.474      ;
; 0.363 ; fetch_stage:fetch_stage_1|pc_decode[14]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[14]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.037      ; 0.484      ;
; 0.363 ; fetch_stage:fetch_stage_1|pc_decode[23]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[23]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.037      ; 0.484      ;
; 0.365 ; fetch_stage:fetch_stage_1|pc_decode[20]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[20]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.037      ; 0.486      ;
; 0.365 ; fetch_stage:fetch_stage_1|pc_decode[12]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[12]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.037      ; 0.486      ;
; 0.365 ; decode_stage:decode_stage_1|target_address_fetch[3]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.485      ;
; 0.366 ; decode_stage:decode_stage_1|target_address_fetch[21]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[21]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.486      ;
; 0.367 ; decode_stage:decode_stage_1|target_address_fetch[24]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[24]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.487      ;
; 0.367 ; decode_stage:decode_stage_1|target_address_fetch[30]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[30]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.487      ;
; 0.368 ; fetch_stage:fetch_stage_1|pc_decode[11]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[11]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; fetch_stage:fetch_stage_1|reg:PC|Q[27]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[27]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.035      ; 0.487      ;
; 0.370 ; decode_stage:decode_stage_1|target_address_fetch[19]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.034      ; 0.488      ;
; 0.371 ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[8]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.043      ; 0.498      ;
; 0.371 ; decode_stage:decode_stage_1|target_address_fetch[14]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.491      ;
; 0.371 ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[19]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.038      ; 0.493      ;
; 0.371 ; fetch_stage:fetch_stage_1|reg:PC|Q[28]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[28]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.038      ; 0.493      ;
; 0.372 ; fetch_stage:fetch_stage_1|instruction_decode[9]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[2]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.492      ;
; 0.372 ; fetch_stage:fetch_stage_1|reg:PC|Q[21]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[21]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.035      ; 0.491      ;
; 0.374 ; fetch_stage:fetch_stage_1|reg:PC|Q[10]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.043      ; 0.501      ;
; 0.374 ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[2]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.237      ; 0.695      ;
; 0.375 ; fetch_stage:fetch_stage_1|next_pc_decode[9]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.234      ; 0.713      ;
; 0.375 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[9]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.496      ;
; 0.378 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|AbsSel                                                                                               ; execute_stage:execute_stage_1|alu_result_mem[31]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.227      ; 0.689      ;
; 0.379 ; decode_stage:decode_stage_1|target_address_fetch[16]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.499      ;
; 0.379 ; decode_stage:decode_stage_1|target_address_fetch[23]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[23]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.499      ;
; 0.379 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[3]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.499      ;
; 0.379 ; decode_stage:decode_stage_1|target_address_fetch[27]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[27]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.499      ;
; 0.380 ; decode_stage:decode_stage_1|target_address_fetch[22]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[22]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.500      ;
; 0.380 ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[11]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.036      ; 0.500      ;
; 0.380 ; fetch_stage:fetch_stage_1|pc_decode[8]                                                                                                                                         ; decode_stage:decode_stage_1|target_address_fetch[8]                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.037      ; 0.501      ;
; 0.380 ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                         ; fetch_stage:fetch_stage_1|next_pc_decode[17]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.035      ; 0.499      ;
; 0.381 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|next_pc_decode[5]                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.246      ; 0.711      ;
; 0.381 ; decode_stage:decode_stage_1|target_address_fetch[12]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[12]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.501      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
; 0.039 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 1.000        ; 0.129      ; 1.045      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
; 0.672 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 0.000        ; 0.209      ; 0.971      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.327   ; 0.153 ; -0.702   ; 0.672   ; -3.000              ;
;  clock           ; -10.327   ; 0.153 ; -0.702   ; 0.672   ; -3.000              ;
; Design-wide TNS  ; -5770.058 ; 0.0   ; -21.762  ; 0.0     ; -1572.69            ;
;  clock           ; -5770.058 ; 0.000 ; -21.762  ; 0.000   ; -1572.690           ;
+------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; instruction_mem_adr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[24]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[25]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[26]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[27]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[28]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[29]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[30]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[31]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MemWrite                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MemRead                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[6]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[5]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[4]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MemWrite_decode         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rs1_fetch[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rs1_fetch[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rd_decode[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rd_decode[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rs1_fetch[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rs1_fetch[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rd_decode[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rd_decode[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rs1_fetch[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rd_decode[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rs2_fetch[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rs2_fetch[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rs2_fetch[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rs2_fetch[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rs2_fetch[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[15]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[16]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[17]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[18]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[19]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[21]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[20]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[23]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[22]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[24]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[16]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[17]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[18]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[19]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[20]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[21]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[22]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[23]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[24]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[25]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[26]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[27]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[28]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[29]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[30]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[31]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[7]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[8]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[10]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[9]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[11]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[25]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[26]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[27]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[28]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[29]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[30]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[31]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[12]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[13]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[14]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; instruction_mem_adr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; write_data_mem[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; write_data_mem[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MemWrite                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MemRead                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; instruction_mem_adr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; write_data_mem[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; write_data_mem[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MemWrite                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MemRead                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; instruction_mem_adr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; write_data_mem[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; write_data_mem[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MemWrite                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MemRead                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2392054  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2392054  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 31       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 31       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 81    ; 81   ;
; Unconstrained Input Port Paths  ; 4569  ; 4569 ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 66    ; 66   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                    ;
+-----------------------+--------------------------------------------------------------------------------------+
; Input Port            ; Comment                                                                              ;
+-----------------------+--------------------------------------------------------------------------------------+
; MemWrite_decode       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd_decode[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd_decode[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd_decode[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd_decode[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd_decode[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs1_fetch[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs1_fetch[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs1_fetch[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs1_fetch[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs1_fetch[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs2_fetch[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs2_fetch[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs2_fetch[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs2_fetch[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs2_fetch[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[18]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[24]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[25]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[26]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[27]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[28]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[29]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[30]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[31]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; MemRead                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MemWrite                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[18]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[19]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[20]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[21]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[22]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[23]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[24]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[25]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[26]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[27]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[28]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[29]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[30]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[31]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                    ;
+-----------------------+--------------------------------------------------------------------------------------+
; Input Port            ; Comment                                                                              ;
+-----------------------+--------------------------------------------------------------------------------------+
; MemWrite_decode       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd_decode[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd_decode[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd_decode[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd_decode[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd_decode[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs1_fetch[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs1_fetch[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs1_fetch[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs1_fetch[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs1_fetch[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs2_fetch[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs2_fetch[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs2_fetch[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs2_fetch[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rs2_fetch[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[18]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[24]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[25]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[26]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[27]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[28]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[29]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[30]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[31]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; MemRead                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MemWrite                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[18]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[19]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[20]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[21]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[22]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[23]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[24]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[25]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[26]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[27]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[28]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[29]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[30]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[31]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Feb  4 18:47:42 2022
Info: Command: quartus_sta RV32I -c RV32I
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RV32I.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.327           -5770.058 clock 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 clock 
Info (332146): Worst-case recovery slack is -0.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.702             -21.762 clock 
Info (332146): Worst-case removal slack is 1.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.229               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1480.916 clock 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.153           -5052.975 clock 
Info (332146): Worst-case hold slack is 0.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.267               0.000 clock 
Info (332146): Worst-case recovery slack is -0.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.544             -16.864 clock 
Info (332146): Worst-case removal slack is 1.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.107               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1480.916 clock 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.523
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.523           -2884.433 clock 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 clock 
Info (332146): Worst-case recovery slack is 0.039
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.039               0.000 clock 
Info (332146): Worst-case removal slack is 0.672
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.672               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1572.690 clock 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Fri Feb  4 18:47:45 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


