#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Mar 07 12:00:09 2022
# Process ID: 3440
# Log file: C:/Users/Acer/Documents/Anand S/or_gate/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Acer/Documents/Anand S/or_gate/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Acer/Documents/Anand S/or_gate/pa.fromNetlist.tcl}
# create_project -name or_gate -dir "C:/Users/Acer/Documents/Anand S/or_gate/planAhead_run_1" -part xc6slx9tqg144-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Acer/Documents/Anand S/or_gate/or_gate.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Acer/Documents/Anand S/or_gate} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "or_gate.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Acer/Documents/Anand S/or_gate/or_gate.ucf' to fileset 'constrs_1'
# add_files [list {or_gate.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design or_gate.ngc ...
WARNING:NetListWriters:298 - No output is written to or_gate.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file or_gate.edif ...
ngc2edif: Total memory usage is 4310016 kilobytes

Parsing EDIF File [./planAhead_run_1/or_gate.data/cache/or_gate_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/or_gate.data/cache/or_gate_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Acer/Documents/Anand S/or_gate/or_gate.ucf]
Finished Parsing UCF File [C:/Users/Acer/Documents/Anand S/or_gate/or_gate.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4caa916e
link_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 599.613 ; gain = 164.945
startgroup
set_property package_pin P17 [get_ports a]
endgroup
startgroup
set_property package_pin P7 [get_ports b]
endgroup
startgroup
set_property package_pin P11 [get_ports c]
endgroup
save_constraints
