/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module fghijk_flat(CLK, TMODE, RESET_D1_R_N, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13, C_IADDR_A_0, C_IADDR_A_1, C_IADDR_A_2, C_IADDR_A_3
, C_IADDR_A_4, C_IADDR_A_5, C_IADDR_A_6, C_IADDR_A_7, C_IADDR_A_8, C_IADDR_A_9, C_IADDR_A_10, C_IADDR_A_11, C_IADDR_A_12, C_IADDR_A_13, C_IADDR_A_14, C_IADDR_A_15, C_IADDR_A_16, C_IADDR_A_17, C_IADDR_A_18, C_IADDR_A_19, C_IADDR_A_20, C_IADDR_A_21, C_IADDR_A_22, C_IADDR_A_23, C_IADDR_A_24
, C_IADDR_A_25, C_IADDR_A_26, C_IADDR_A_27, C_IADDR_A_28, C_IADDR_A_29, C_IADDR_A_30, C_IADDR_A_31, IX_MISS_S_R_0, IX_MISS_S_R_1, IX_VAL_0, IX_VAL_1, DC_MISS_W_R, DC_VAL, LW_IADDR_S_R_0, LW_IADDR_S_R_1, LW_IADDR_S_R_2, LW_IADDR_S_R_3, LW_IADDR_S_R_4, LW_IADDR_S_R_5, LW_IADDR_S_R_6, LW_IADDR_S_R_7
, LW_IADDR_S_R_8, LW_IADDR_S_R_9, LW_IADDR_S_R_10, LW_IADDR_S_R_11, LW_IADDR_S_R_12, LW_IADDR_S_R_13, LW_IADDR_S_R_14, LW_IADDR_S_R_15, LW_IADDR_S_R_16, LW_IADDR_S_R_17, LW_IADDR_S_R_18, LW_IADDR_S_R_19, LW_IADDR_S_R_20, LW_IADDR_S_R_21, LW_IADDR_S_R_22, LW_IADDR_S_R_23, LW_IADDR_S_R_24, LW_IADDR_S_R_25, LW_IADDR_S_R_26, LW_IADDR_S_R_27, LW_IADDR_S_R_28
, LW_IADDR_S_R_29, LW_IADDR_S_R_30, LW_IADDR_S_R_31, anyIMiss_S, anyIVal, anyDMiss_W, anyDVal, anyIBusy, anyDBusy);
  input CLK;
  wire CLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  input C_IADDR_A_0;
  wire C_IADDR_A_0;
  input C_IADDR_A_1;
  wire C_IADDR_A_1;
  input C_IADDR_A_2;
  wire C_IADDR_A_2;
  input C_IADDR_A_3;
  wire C_IADDR_A_3;
  input C_IADDR_A_4;
  wire C_IADDR_A_4;
  input C_IADDR_A_5;
  wire C_IADDR_A_5;
  input C_IADDR_A_6;
  wire C_IADDR_A_6;
  input C_IADDR_A_7;
  wire C_IADDR_A_7;
  input C_IADDR_A_8;
  wire C_IADDR_A_8;
  input C_IADDR_A_9;
  wire C_IADDR_A_9;
  input C_IADDR_A_10;
  wire C_IADDR_A_10;
  input C_IADDR_A_11;
  wire C_IADDR_A_11;
  input C_IADDR_A_12;
  wire C_IADDR_A_12;
  input C_IADDR_A_13;
  wire C_IADDR_A_13;
  input C_IADDR_A_14;
  wire C_IADDR_A_14;
  input C_IADDR_A_15;
  wire C_IADDR_A_15;
  input C_IADDR_A_16;
  wire C_IADDR_A_16;
  input C_IADDR_A_17;
  wire C_IADDR_A_17;
  input C_IADDR_A_18;
  wire C_IADDR_A_18;
  input C_IADDR_A_19;
  wire C_IADDR_A_19;
  input C_IADDR_A_20;
  wire C_IADDR_A_20;
  input C_IADDR_A_21;
  wire C_IADDR_A_21;
  input C_IADDR_A_22;
  wire C_IADDR_A_22;
  input C_IADDR_A_23;
  wire C_IADDR_A_23;
  input C_IADDR_A_24;
  wire C_IADDR_A_24;
  input C_IADDR_A_25;
  wire C_IADDR_A_25;
  input C_IADDR_A_26;
  wire C_IADDR_A_26;
  input C_IADDR_A_27;
  wire C_IADDR_A_27;
  input C_IADDR_A_28;
  wire C_IADDR_A_28;
  input C_IADDR_A_29;
  wire C_IADDR_A_29;
  input C_IADDR_A_30;
  wire C_IADDR_A_30;
  input C_IADDR_A_31;
  wire C_IADDR_A_31;
  input IX_MISS_S_R_0;
  wire IX_MISS_S_R_0;
  input IX_MISS_S_R_1;
  wire IX_MISS_S_R_1;
  input IX_VAL_0;
  wire IX_VAL_0;
  input IX_VAL_1;
  wire IX_VAL_1;
  input DC_MISS_W_R;
  wire DC_MISS_W_R;
  input DC_VAL;
  wire DC_VAL;
  output LW_IADDR_S_R_0;
  wire LW_IADDR_S_R_0;
  output LW_IADDR_S_R_1;
  wire LW_IADDR_S_R_1;
  output LW_IADDR_S_R_2;
  wire LW_IADDR_S_R_2;
  output LW_IADDR_S_R_3;
  wire LW_IADDR_S_R_3;
  output LW_IADDR_S_R_4;
  wire LW_IADDR_S_R_4;
  output LW_IADDR_S_R_5;
  wire LW_IADDR_S_R_5;
  output LW_IADDR_S_R_6;
  wire LW_IADDR_S_R_6;
  output LW_IADDR_S_R_7;
  wire LW_IADDR_S_R_7;
  output LW_IADDR_S_R_8;
  wire LW_IADDR_S_R_8;
  output LW_IADDR_S_R_9;
  wire LW_IADDR_S_R_9;
  output LW_IADDR_S_R_10;
  wire LW_IADDR_S_R_10;
  output LW_IADDR_S_R_11;
  wire LW_IADDR_S_R_11;
  output LW_IADDR_S_R_12;
  wire LW_IADDR_S_R_12;
  output LW_IADDR_S_R_13;
  wire LW_IADDR_S_R_13;
  output LW_IADDR_S_R_14;
  wire LW_IADDR_S_R_14;
  output LW_IADDR_S_R_15;
  wire LW_IADDR_S_R_15;
  output LW_IADDR_S_R_16;
  wire LW_IADDR_S_R_16;
  output LW_IADDR_S_R_17;
  wire LW_IADDR_S_R_17;
  output LW_IADDR_S_R_18;
  wire LW_IADDR_S_R_18;
  output LW_IADDR_S_R_19;
  wire LW_IADDR_S_R_19;
  output LW_IADDR_S_R_20;
  wire LW_IADDR_S_R_20;
  output LW_IADDR_S_R_21;
  wire LW_IADDR_S_R_21;
  output LW_IADDR_S_R_22;
  wire LW_IADDR_S_R_22;
  output LW_IADDR_S_R_23;
  wire LW_IADDR_S_R_23;
  output LW_IADDR_S_R_24;
  wire LW_IADDR_S_R_24;
  output LW_IADDR_S_R_25;
  wire LW_IADDR_S_R_25;
  output LW_IADDR_S_R_26;
  wire LW_IADDR_S_R_26;
  output LW_IADDR_S_R_27;
  wire LW_IADDR_S_R_27;
  output LW_IADDR_S_R_28;
  wire LW_IADDR_S_R_28;
  output LW_IADDR_S_R_29;
  wire LW_IADDR_S_R_29;
  output LW_IADDR_S_R_30;
  wire LW_IADDR_S_R_30;
  output LW_IADDR_S_R_31;
  wire LW_IADDR_S_R_31;
  output anyIMiss_S;
  wire anyIMiss_S;
  output anyIVal;
  wire anyIVal;
  output anyDMiss_W;
  wire anyDMiss_W;
  output anyDVal;
  wire anyDVal;
  output anyIBusy;
  wire anyIBusy;
  output anyDBusy;
  wire anyDBusy;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire _50_;
  wire _51_;
  wire _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  wire _56_;
  wire _57_;
  wire _58_;
  wire _59_;
  wire _60_;
  wire _61_;
  wire _62_;
  wire _63_;
  wire _64_;
  wire _65_;
  wire _66_;
  wire IADDR_I_P_0;
  wire IADDR_I_P_1;
  wire IADDR_I_P_10;
  wire IADDR_I_P_11;
  wire IADDR_I_P_12;
  wire IADDR_I_P_13;
  wire IADDR_I_P_14;
  wire IADDR_I_P_15;
  wire IADDR_I_P_16;
  wire IADDR_I_P_17;
  wire IADDR_I_P_18;
  wire IADDR_I_P_19;
  wire IADDR_I_P_2;
  wire IADDR_I_P_20;
  wire IADDR_I_P_21;
  wire IADDR_I_P_22;
  wire IADDR_I_P_23;
  wire IADDR_I_P_24;
  wire IADDR_I_P_25;
  wire IADDR_I_P_26;
  wire IADDR_I_P_27;
  wire IADDR_I_P_28;
  wire IADDR_I_P_29;
  wire IADDR_I_P_3;
  wire IADDR_I_P_30;
  wire IADDR_I_P_31;
  wire IADDR_I_P_4;
  wire IADDR_I_P_5;
  wire IADDR_I_P_6;
  wire IADDR_I_P_7;
  wire IADDR_I_P_8;
  wire IADDR_I_P_9;
  wire IADDR_I_R_0;
  wire IADDR_I_R_1;
  wire IADDR_I_R_10;
  wire IADDR_I_R_11;
  wire IADDR_I_R_12;
  wire IADDR_I_R_13;
  wire IADDR_I_R_14;
  wire IADDR_I_R_15;
  wire IADDR_I_R_16;
  wire IADDR_I_R_17;
  wire IADDR_I_R_18;
  wire IADDR_I_R_19;
  wire IADDR_I_R_2;
  wire IADDR_I_R_20;
  wire IADDR_I_R_21;
  wire IADDR_I_R_22;
  wire IADDR_I_R_23;
  wire IADDR_I_R_24;
  wire IADDR_I_R_25;
  wire IADDR_I_R_26;
  wire IADDR_I_R_27;
  wire IADDR_I_R_28;
  wire IADDR_I_R_29;
  wire IADDR_I_R_3;
  wire IADDR_I_R_30;
  wire IADDR_I_R_31;
  wire IADDR_I_R_4;
  wire IADDR_I_R_5;
  wire IADDR_I_R_6;
  wire IADDR_I_R_7;
  wire IADDR_I_R_8;
  wire IADDR_I_R_9;
  reg InitialCycle_R;
  wire LW_IADDR_S_P_0;
  wire LW_IADDR_S_P_1;
  wire LW_IADDR_S_P_10;
  wire LW_IADDR_S_P_11;
  wire LW_IADDR_S_P_12;
  wire LW_IADDR_S_P_13;
  wire LW_IADDR_S_P_14;
  wire LW_IADDR_S_P_15;
  wire LW_IADDR_S_P_16;
  wire LW_IADDR_S_P_17;
  wire LW_IADDR_S_P_18;
  wire LW_IADDR_S_P_19;
  wire LW_IADDR_S_P_2;
  wire LW_IADDR_S_P_20;
  wire LW_IADDR_S_P_21;
  wire LW_IADDR_S_P_22;
  wire LW_IADDR_S_P_23;
  wire LW_IADDR_S_P_24;
  wire LW_IADDR_S_P_25;
  wire LW_IADDR_S_P_26;
  wire LW_IADDR_S_P_27;
  wire LW_IADDR_S_P_28;
  wire LW_IADDR_S_P_29;
  wire LW_IADDR_S_P_3;
  wire LW_IADDR_S_P_30;
  wire LW_IADDR_S_P_31;
  wire LW_IADDR_S_P_4;
  wire LW_IADDR_S_P_5;
  wire LW_IADDR_S_P_6;
  wire LW_IADDR_S_P_7;
  wire LW_IADDR_S_P_8;
  wire LW_IADDR_S_P_9;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  assign _65_ = anyIBusy & _66_;
  assign _66_ = ~ InitialCycle_R;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  reg [31:0] _70_;
  always @(posedge CLK)
    _70_ <= { _58_, _57_, _55_, _54_, _53_, _52_, _51_, _50_, _49_, _48_, _47_, _46_, _44_, _43_, _42_, _41_, _40_, _39_, _38_, _37_, _36_, _35_, _64_, _63_, _62_, _61_, _60_, _59_, _56_, _45_, _34_, _33_ };
  assign { LW_IADDR_S_R_31, LW_IADDR_S_R_30, LW_IADDR_S_R_29, LW_IADDR_S_R_28, LW_IADDR_S_R_27, LW_IADDR_S_R_26, LW_IADDR_S_R_25, LW_IADDR_S_R_24, LW_IADDR_S_R_23, LW_IADDR_S_R_22, LW_IADDR_S_R_21, LW_IADDR_S_R_20, LW_IADDR_S_R_19, LW_IADDR_S_R_18, LW_IADDR_S_R_17, LW_IADDR_S_R_16, LW_IADDR_S_R_15, LW_IADDR_S_R_14, LW_IADDR_S_R_13, LW_IADDR_S_R_12, LW_IADDR_S_R_11, LW_IADDR_S_R_10, LW_IADDR_S_R_9, LW_IADDR_S_R_8, LW_IADDR_S_R_7, LW_IADDR_S_R_6, LW_IADDR_S_R_5, LW_IADDR_S_R_4, LW_IADDR_S_R_3, LW_IADDR_S_R_2, LW_IADDR_S_R_1, LW_IADDR_S_R_0 } = _70_;
  reg [31:0] _71_;
  always @(posedge CLK)
    _71_ <= { _25_, _24_, _22_, _21_, _20_, _19_, _18_, _17_, _16_, _15_, _14_, _13_, _11_, _10_, _09_, _08_, _07_, _06_, _05_, _04_, _03_, _02_, _31_, _30_, _29_, _28_, _27_, _26_, _23_, _12_, _01_, _00_ };
  assign { IADDR_I_R_31, IADDR_I_R_30, IADDR_I_R_29, IADDR_I_R_28, IADDR_I_R_27, IADDR_I_R_26, IADDR_I_R_25, IADDR_I_R_24, IADDR_I_R_23, IADDR_I_R_22, IADDR_I_R_21, IADDR_I_R_20, IADDR_I_R_19, IADDR_I_R_18, IADDR_I_R_17, IADDR_I_R_16, IADDR_I_R_15, IADDR_I_R_14, IADDR_I_R_13, IADDR_I_R_12, IADDR_I_R_11, IADDR_I_R_10, IADDR_I_R_9, IADDR_I_R_8, IADDR_I_R_7, IADDR_I_R_6, IADDR_I_R_5, IADDR_I_R_4, IADDR_I_R_3, IADDR_I_R_2, IADDR_I_R_1, IADDR_I_R_0 } = _71_;
  always @(posedge CLK)
    InitialCycle_R <= _32_;
  always @(posedge CLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign _32_ = RESET_D2_R_N ? 1'h0 : 1'h1;
  assign { _25_, _24_, _22_, _21_, _20_, _19_, _18_, _17_, _16_, _15_, _14_, _13_, _11_, _10_, _09_, _08_, _07_, _06_, _05_, _04_, _03_, _02_, _31_, _30_, _29_, _28_, _27_, _26_, _23_, _12_, _01_, _00_ } = RESET_D2_R_N ? { IADDR_I_P_31, IADDR_I_P_30, IADDR_I_P_29, IADDR_I_P_28, IADDR_I_P_27, IADDR_I_P_26, IADDR_I_P_25, IADDR_I_P_24, IADDR_I_P_23, IADDR_I_P_22, IADDR_I_P_21, IADDR_I_P_20, IADDR_I_P_19, IADDR_I_P_18, IADDR_I_P_17, IADDR_I_P_16, IADDR_I_P_15, IADDR_I_P_14, IADDR_I_P_13, IADDR_I_P_12, IADDR_I_P_11, IADDR_I_P_10, IADDR_I_P_9, IADDR_I_P_8, IADDR_I_P_7, IADDR_I_P_6, IADDR_I_P_5, IADDR_I_P_4, IADDR_I_P_3, IADDR_I_P_2, IADDR_I_P_1, IADDR_I_P_0 } : 32'd0;
  assign { _58_, _57_, _55_, _54_, _53_, _52_, _51_, _50_, _49_, _48_, _47_, _46_, _44_, _43_, _42_, _41_, _40_, _39_, _38_, _37_, _36_, _35_, _64_, _63_, _62_, _61_, _60_, _59_, _56_, _45_, _34_, _33_ } = RESET_D2_R_N ? { LW_IADDR_S_P_31, LW_IADDR_S_P_30, LW_IADDR_S_P_29, LW_IADDR_S_P_28, LW_IADDR_S_P_27, LW_IADDR_S_P_26, LW_IADDR_S_P_25, LW_IADDR_S_P_24, LW_IADDR_S_P_23, LW_IADDR_S_P_22, LW_IADDR_S_P_21, LW_IADDR_S_P_20, LW_IADDR_S_P_19, LW_IADDR_S_P_18, LW_IADDR_S_P_17, LW_IADDR_S_P_16, LW_IADDR_S_P_15, LW_IADDR_S_P_14, LW_IADDR_S_P_13, LW_IADDR_S_P_12, LW_IADDR_S_P_11, LW_IADDR_S_P_10, LW_IADDR_S_P_9, LW_IADDR_S_P_8, LW_IADDR_S_P_7, LW_IADDR_S_P_6, LW_IADDR_S_P_5, LW_IADDR_S_P_4, LW_IADDR_S_P_3, LW_IADDR_S_P_2, LW_IADDR_S_P_1, LW_IADDR_S_P_0 } : 32'd0;
  assign anyIMiss_S = | { IX_MISS_S_R_1, IX_MISS_S_R_0 };
  assign anyIVal = | { IX_VAL_1, IX_VAL_0 };
  assign anyDBusy = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, 1'h0, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign anyIBusy = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign { IADDR_I_P_31, IADDR_I_P_30, IADDR_I_P_29, IADDR_I_P_28, IADDR_I_P_27, IADDR_I_P_26, IADDR_I_P_25, IADDR_I_P_24, IADDR_I_P_23, IADDR_I_P_22, IADDR_I_P_21, IADDR_I_P_20, IADDR_I_P_19, IADDR_I_P_18, IADDR_I_P_17, IADDR_I_P_16, IADDR_I_P_15, IADDR_I_P_14, IADDR_I_P_13, IADDR_I_P_12, IADDR_I_P_11, IADDR_I_P_10, IADDR_I_P_9, IADDR_I_P_8, IADDR_I_P_7, IADDR_I_P_6, IADDR_I_P_5, IADDR_I_P_4, IADDR_I_P_3, IADDR_I_P_2, IADDR_I_P_1, IADDR_I_P_0 } = _65_ ? { IADDR_I_R_31, IADDR_I_R_30, IADDR_I_R_29, IADDR_I_R_28, IADDR_I_R_27, IADDR_I_R_26, IADDR_I_R_25, IADDR_I_R_24, IADDR_I_R_23, IADDR_I_R_22, IADDR_I_R_21, IADDR_I_R_20, IADDR_I_R_19, IADDR_I_R_18, IADDR_I_R_17, IADDR_I_R_16, IADDR_I_R_15, IADDR_I_R_14, IADDR_I_R_13, IADDR_I_R_12, IADDR_I_R_11, IADDR_I_R_10, IADDR_I_R_9, IADDR_I_R_8, IADDR_I_R_7, IADDR_I_R_6, IADDR_I_R_5, IADDR_I_R_4, IADDR_I_R_3, IADDR_I_R_2, IADDR_I_R_1, IADDR_I_R_0 } : { C_IADDR_A_31, C_IADDR_A_30, C_IADDR_A_29, C_IADDR_A_28, C_IADDR_A_27, C_IADDR_A_26, C_IADDR_A_25, C_IADDR_A_24, C_IADDR_A_23, C_IADDR_A_22, C_IADDR_A_21, C_IADDR_A_20, C_IADDR_A_19, C_IADDR_A_18, C_IADDR_A_17, C_IADDR_A_16, C_IADDR_A_15, C_IADDR_A_14, C_IADDR_A_13, C_IADDR_A_12, C_IADDR_A_11, C_IADDR_A_10, C_IADDR_A_9, C_IADDR_A_8, C_IADDR_A_7, C_IADDR_A_6, C_IADDR_A_5, C_IADDR_A_4, C_IADDR_A_3, C_IADDR_A_2, C_IADDR_A_1, C_IADDR_A_0 };
  assign { LW_IADDR_S_P_31, LW_IADDR_S_P_30, LW_IADDR_S_P_29, LW_IADDR_S_P_28, LW_IADDR_S_P_27, LW_IADDR_S_P_26, LW_IADDR_S_P_25, LW_IADDR_S_P_24, LW_IADDR_S_P_23, LW_IADDR_S_P_22, LW_IADDR_S_P_21, LW_IADDR_S_P_20, LW_IADDR_S_P_19, LW_IADDR_S_P_18, LW_IADDR_S_P_17, LW_IADDR_S_P_16, LW_IADDR_S_P_15, LW_IADDR_S_P_14, LW_IADDR_S_P_13, LW_IADDR_S_P_12, LW_IADDR_S_P_11, LW_IADDR_S_P_10, LW_IADDR_S_P_9, LW_IADDR_S_P_8, LW_IADDR_S_P_7, LW_IADDR_S_P_6, LW_IADDR_S_P_5, LW_IADDR_S_P_4, LW_IADDR_S_P_3, LW_IADDR_S_P_2, LW_IADDR_S_P_1, LW_IADDR_S_P_0 } = anyIBusy ? { LW_IADDR_S_R_31, LW_IADDR_S_R_30, LW_IADDR_S_R_29, LW_IADDR_S_R_28, LW_IADDR_S_R_27, LW_IADDR_S_R_26, LW_IADDR_S_R_25, LW_IADDR_S_R_24, LW_IADDR_S_R_23, LW_IADDR_S_R_22, LW_IADDR_S_R_21, LW_IADDR_S_R_20, LW_IADDR_S_R_19, LW_IADDR_S_R_18, LW_IADDR_S_R_17, LW_IADDR_S_R_16, LW_IADDR_S_R_15, LW_IADDR_S_R_14, LW_IADDR_S_R_13, LW_IADDR_S_R_12, LW_IADDR_S_R_11, LW_IADDR_S_R_10, LW_IADDR_S_R_9, LW_IADDR_S_R_8, LW_IADDR_S_R_7, LW_IADDR_S_R_6, LW_IADDR_S_R_5, LW_IADDR_S_R_4, LW_IADDR_S_R_3, LW_IADDR_S_R_2, LW_IADDR_S_R_1, LW_IADDR_S_R_0 } : { IADDR_I_R_31, IADDR_I_R_30, IADDR_I_R_29, IADDR_I_R_28, IADDR_I_R_27, IADDR_I_R_26, IADDR_I_R_25, IADDR_I_R_24, IADDR_I_R_23, IADDR_I_R_22, IADDR_I_R_21, IADDR_I_R_20, IADDR_I_R_19, IADDR_I_R_18, IADDR_I_R_17, IADDR_I_R_16, IADDR_I_R_15, IADDR_I_R_14, IADDR_I_R_13, IADDR_I_R_12, IADDR_I_R_11, IADDR_I_R_10, IADDR_I_R_9, IADDR_I_R_8, IADDR_I_R_7, IADDR_I_R_6, IADDR_I_R_5, IADDR_I_R_4, IADDR_I_R_3, IADDR_I_R_2, IADDR_I_R_1, IADDR_I_R_0 };
  assign anyDVal = DC_VAL;
  assign anyDMiss_W = DC_MISS_W_R;
endmodule
