

================================================================
== Vivado HLS Report for 'convolution_hw'
================================================================
* Date:           Wed Jan 20 14:16:50 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalconv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.400 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      178|   295188| 1.780 us | 2.952 ms |  178|  295188|   none  |
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+------+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_conv_write_fu_297          |conv_write          |     9217|     9217| 92.170 us | 92.170 us |  9217|  9217|   none  |
        |grp_conv_read_fu_343           |conv_read           |        1|       67| 10.000 ns |  0.670 us |     1|    67|   none  |
        |grp_write_row_ifm_fu_358       |write_row_ifm       |        1|       36| 10.000 ns |  0.360 us |     1|    36|   none  |
        |grp_load_cifm_data_fu_370      |load_cifm_data      |      108|      108|  1.080 us |  1.080 us |   108|   108|   none  |
        |grp_load_filter_buffer_fu_385  |load_filter_buffer  |       20|       20|  0.200 us |  0.200 us |    20|    20|   none  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|   295008| 2 ~ 9219 |          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    164|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     10|    3051|   2907|    -|
|Memory           |       36|      -|    1728|     81|    0|
|Multiplexer      |        -|      -|       -|   3803|    -|
|Register         |        -|      -|     174|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       36|     10|    4953|   6955|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       12|      4|       4|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+------+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------+--------------------+---------+-------+------+------+-----+
    |grp_conv_read_fu_343           |conv_read           |        0|      0|   628|   171|    0|
    |grp_conv_write_fu_297          |conv_write          |        0|     10|  2280|  2322|    0|
    |grp_load_cifm_data_fu_370      |load_cifm_data      |        0|      0|    25|   161|    0|
    |grp_load_filter_buffer_fu_385  |load_filter_buffer  |        0|      0|    13|   120|    0|
    |grp_write_row_ifm_fu_358       |write_row_ifm       |        0|      0|   105|   133|    0|
    +-------------------------------+--------------------+---------+-------+------+------+-----+
    |Total                          |                    |        0|     10|  3051|  2907|    0|
    +-------------------------------+--------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |filter_buff_0_0_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_0_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_0_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_1_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_1_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_1_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_2_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_2_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_2_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_0_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_0_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_0_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_1_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_1_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_1_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_2_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_2_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_2_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_0_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_0_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_0_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_1_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_1_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_1_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_2_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_2_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_2_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |ifm_buff0_0_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff0_1_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff0_2_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff1_0_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff1_1_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff1_2_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff2_0_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff2_1_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff2_2_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff3_0_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff3_1_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff3_2_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ofm_buff0_0_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff0_1_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff0_2_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff0_3_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff0_4_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff0_5_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_0_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_1_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_2_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_3_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_4_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_5_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |       36|1728|  81|    0|   954| 1632|    51|        30528|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |rotate_counter_fu_506_p2            |     +    |      0|  0|  23|          16|           1|
    |row_fu_462_p2                       |     +    |      0|  0|  15|           6|           1|
    |ap_predicate_op113_call_state5      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op119_call_state5      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op125_call_state5      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln308_fu_456_p2                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln312_fu_468_p2                |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln316_fu_499_p2                |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln322_fu_474_p2                |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln331_fu_480_p2                |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln340_fu_486_p2                |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln342_fu_492_p2                |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln351_fu_512_p2                |   icmp   |      0|  0|  13|          16|           3|
    |ap_block_state3_on_subcall_done     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done     |    or    |      0|  0|   2|           1|           1|
    |grp_conv_read_fu_343_cofm_o_TREADY  |    or    |      0|  0|   2|           1|           1|
    |select_ln351_fu_518_p3              |  select  |      0|  0|  16|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 164|         127|          31|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  41|          8|    1|          8|
    |cifm_TREADY_int                       |  15|          3|    1|          3|
    |cifm_counter_4_fu_62                  |   9|          2|   32|         64|
    |cofm_counter_4_fu_66                  |   9|          2|   32|         64|
    |cofm_i_TREADY_int                     |   9|          2|    1|          2|
    |cofm_o_TVALID_int                     |   9|          2|    1|          2|
    |filter_buff_0_0_0_address0            |  15|          3|    3|          9|
    |filter_buff_0_0_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_0_0_we0                 |   9|          2|    1|          2|
    |filter_buff_0_0_1_address0            |  15|          3|    3|          9|
    |filter_buff_0_0_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_0_1_we0                 |   9|          2|    1|          2|
    |filter_buff_0_0_2_address0            |  15|          3|    3|          9|
    |filter_buff_0_0_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_0_2_we0                 |   9|          2|    1|          2|
    |filter_buff_0_1_0_address0            |  15|          3|    3|          9|
    |filter_buff_0_1_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_1_0_we0                 |   9|          2|    1|          2|
    |filter_buff_0_1_1_address0            |  15|          3|    3|          9|
    |filter_buff_0_1_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_1_1_we0                 |   9|          2|    1|          2|
    |filter_buff_0_1_2_address0            |  15|          3|    3|          9|
    |filter_buff_0_1_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_1_2_we0                 |   9|          2|    1|          2|
    |filter_buff_0_2_0_address0            |  15|          3|    3|          9|
    |filter_buff_0_2_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_2_0_we0                 |   9|          2|    1|          2|
    |filter_buff_0_2_1_address0            |  15|          3|    3|          9|
    |filter_buff_0_2_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_2_1_we0                 |   9|          2|    1|          2|
    |filter_buff_0_2_2_address0            |  15|          3|    3|          9|
    |filter_buff_0_2_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_2_2_we0                 |   9|          2|    1|          2|
    |filter_buff_1_0_0_address0            |  15|          3|    3|          9|
    |filter_buff_1_0_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_0_0_we0                 |   9|          2|    1|          2|
    |filter_buff_1_0_1_address0            |  15|          3|    3|          9|
    |filter_buff_1_0_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_0_1_we0                 |   9|          2|    1|          2|
    |filter_buff_1_0_2_address0            |  15|          3|    3|          9|
    |filter_buff_1_0_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_0_2_we0                 |   9|          2|    1|          2|
    |filter_buff_1_1_0_address0            |  15|          3|    3|          9|
    |filter_buff_1_1_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_1_0_we0                 |   9|          2|    1|          2|
    |filter_buff_1_1_1_address0            |  15|          3|    3|          9|
    |filter_buff_1_1_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_1_1_we0                 |   9|          2|    1|          2|
    |filter_buff_1_1_2_address0            |  15|          3|    3|          9|
    |filter_buff_1_1_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_1_2_we0                 |   9|          2|    1|          2|
    |filter_buff_1_2_0_address0            |  15|          3|    3|          9|
    |filter_buff_1_2_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_2_0_we0                 |   9|          2|    1|          2|
    |filter_buff_1_2_1_address0            |  15|          3|    3|          9|
    |filter_buff_1_2_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_2_1_we0                 |   9|          2|    1|          2|
    |filter_buff_1_2_2_address0            |  15|          3|    3|          9|
    |filter_buff_1_2_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_2_2_we0                 |   9|          2|    1|          2|
    |filter_buff_2_0_0_address0            |  15|          3|    3|          9|
    |filter_buff_2_0_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_0_0_we0                 |   9|          2|    1|          2|
    |filter_buff_2_0_1_address0            |  15|          3|    3|          9|
    |filter_buff_2_0_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_0_1_we0                 |   9|          2|    1|          2|
    |filter_buff_2_0_2_address0            |  15|          3|    3|          9|
    |filter_buff_2_0_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_0_2_we0                 |   9|          2|    1|          2|
    |filter_buff_2_1_0_address0            |  15|          3|    3|          9|
    |filter_buff_2_1_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_1_0_we0                 |   9|          2|    1|          2|
    |filter_buff_2_1_1_address0            |  15|          3|    3|          9|
    |filter_buff_2_1_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_1_1_we0                 |   9|          2|    1|          2|
    |filter_buff_2_1_2_address0            |  15|          3|    3|          9|
    |filter_buff_2_1_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_1_2_we0                 |   9|          2|    1|          2|
    |filter_buff_2_2_0_address0            |  15|          3|    3|          9|
    |filter_buff_2_2_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_2_0_we0                 |   9|          2|    1|          2|
    |filter_buff_2_2_1_address0            |  15|          3|    3|          9|
    |filter_buff_2_2_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_2_1_we0                 |   9|          2|    1|          2|
    |filter_buff_2_2_2_address0            |  15|          3|    3|          9|
    |filter_buff_2_2_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_2_2_we0                 |   9|          2|    1|          2|
    |grp_conv_read_fu_343_enable           |  15|          3|    1|          3|
    |grp_conv_read_fu_343_ofm_buff0_0_q0   |  15|          3|   32|         96|
    |grp_conv_read_fu_343_ofm_buff0_1_q0   |  15|          3|   32|         96|
    |grp_conv_read_fu_343_ofm_buff0_2_q0   |  15|          3|   32|         96|
    |grp_conv_read_fu_343_ofm_buff0_3_q0   |  15|          3|   32|         96|
    |grp_conv_read_fu_343_ofm_buff0_4_q0   |  15|          3|   32|         96|
    |grp_conv_read_fu_343_ofm_buff0_5_q0   |  15|          3|   32|         96|
    |grp_conv_write_fu_297_ifm_buff0_0_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff0_0_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff0_1_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff0_1_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff0_2_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff0_2_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_0_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_0_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_1_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_1_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_2_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_2_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_0_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_0_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_1_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_1_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_2_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_2_q1  |  27|          5|   32|        160|
    |grp_write_row_ifm_fu_358_enable       |  15|          3|    1|          3|
    |ifm_buff0_0_address0                  |  27|          5|    6|         30|
    |ifm_buff0_0_address1                  |  21|          4|    6|         24|
    |ifm_buff0_0_ce0                       |  27|          5|    1|          5|
    |ifm_buff0_0_ce1                       |  21|          4|    1|          4|
    |ifm_buff0_0_we0                       |   9|          2|    1|          2|
    |ifm_buff0_1_address0                  |  27|          5|    6|         30|
    |ifm_buff0_1_address1                  |  21|          4|    6|         24|
    |ifm_buff0_1_ce0                       |  27|          5|    1|          5|
    |ifm_buff0_1_ce1                       |  21|          4|    1|          4|
    |ifm_buff0_1_we0                       |   9|          2|    1|          2|
    |ifm_buff0_2_address0                  |  27|          5|    6|         30|
    |ifm_buff0_2_address1                  |  21|          4|    6|         24|
    |ifm_buff0_2_ce0                       |  27|          5|    1|          5|
    |ifm_buff0_2_ce1                       |  21|          4|    1|          4|
    |ifm_buff0_2_we0                       |   9|          2|    1|          2|
    |ifm_buff1_0_address0                  |  33|          6|    6|         36|
    |ifm_buff1_0_address1                  |  21|          4|    6|         24|
    |ifm_buff1_0_ce0                       |  33|          6|    1|          6|
    |ifm_buff1_0_ce1                       |  21|          4|    1|          4|
    |ifm_buff1_0_d0                        |  15|          3|   32|         96|
    |ifm_buff1_0_we0                       |  15|          3|    1|          3|
    |ifm_buff1_1_address0                  |  33|          6|    6|         36|
    |ifm_buff1_1_address1                  |  21|          4|    6|         24|
    |ifm_buff1_1_ce0                       |  33|          6|    1|          6|
    |ifm_buff1_1_ce1                       |  21|          4|    1|          4|
    |ifm_buff1_1_d0                        |  15|          3|   32|         96|
    |ifm_buff1_1_we0                       |  15|          3|    1|          3|
    |ifm_buff1_2_address0                  |  33|          6|    6|         36|
    |ifm_buff1_2_address1                  |  21|          4|    6|         24|
    |ifm_buff1_2_ce0                       |  33|          6|    1|          6|
    |ifm_buff1_2_ce1                       |  21|          4|    1|          4|
    |ifm_buff1_2_d0                        |  15|          3|   32|         96|
    |ifm_buff1_2_we0                       |  15|          3|    1|          3|
    |ifm_buff2_0_address0                  |  33|          6|    6|         36|
    |ifm_buff2_0_address1                  |  21|          4|    6|         24|
    |ifm_buff2_0_ce0                       |  33|          6|    1|          6|
    |ifm_buff2_0_ce1                       |  21|          4|    1|          4|
    |ifm_buff2_0_d0                        |  15|          3|   32|         96|
    |ifm_buff2_0_we0                       |  15|          3|    1|          3|
    |ifm_buff2_1_address0                  |  33|          6|    6|         36|
    |ifm_buff2_1_address1                  |  21|          4|    6|         24|
    |ifm_buff2_1_ce0                       |  33|          6|    1|          6|
    |ifm_buff2_1_ce1                       |  21|          4|    1|          4|
    |ifm_buff2_1_d0                        |  15|          3|   32|         96|
    |ifm_buff2_1_we0                       |  15|          3|    1|          3|
    |ifm_buff2_2_address0                  |  33|          6|    6|         36|
    |ifm_buff2_2_address1                  |  21|          4|    6|         24|
    |ifm_buff2_2_ce0                       |  33|          6|    1|          6|
    |ifm_buff2_2_ce1                       |  21|          4|    1|          4|
    |ifm_buff2_2_d0                        |  15|          3|   32|         96|
    |ifm_buff2_2_we0                       |  15|          3|    1|          3|
    |ifm_buff3_0_address0                  |  33|          6|    6|         36|
    |ifm_buff3_0_address1                  |  21|          4|    6|         24|
    |ifm_buff3_0_ce0                       |  33|          6|    1|          6|
    |ifm_buff3_0_ce1                       |  21|          4|    1|          4|
    |ifm_buff3_0_d0                        |  15|          3|   32|         96|
    |ifm_buff3_0_we0                       |  15|          3|    1|          3|
    |ifm_buff3_1_address0                  |  33|          6|    6|         36|
    |ifm_buff3_1_address1                  |  21|          4|    6|         24|
    |ifm_buff3_1_ce0                       |  33|          6|    1|          6|
    |ifm_buff3_1_ce1                       |  21|          4|    1|          4|
    |ifm_buff3_1_d0                        |  15|          3|   32|         96|
    |ifm_buff3_1_we0                       |  15|          3|    1|          3|
    |ifm_buff3_2_address0                  |  33|          6|    6|         36|
    |ifm_buff3_2_address1                  |  21|          4|    6|         24|
    |ifm_buff3_2_ce0                       |  33|          6|    1|          6|
    |ifm_buff3_2_ce1                       |  21|          4|    1|          4|
    |ifm_buff3_2_d0                        |  15|          3|   32|         96|
    |ifm_buff3_2_we0                       |  15|          3|    1|          3|
    |ofm_buff0_0_address0                  |  15|          3|    5|         15|
    |ofm_buff0_0_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_0_we0                       |   9|          2|    1|          2|
    |ofm_buff0_1_address0                  |  15|          3|    5|         15|
    |ofm_buff0_1_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_1_we0                       |   9|          2|    1|          2|
    |ofm_buff0_2_address0                  |  15|          3|    5|         15|
    |ofm_buff0_2_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_2_we0                       |   9|          2|    1|          2|
    |ofm_buff0_3_address0                  |  15|          3|    5|         15|
    |ofm_buff0_3_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_3_we0                       |   9|          2|    1|          2|
    |ofm_buff0_4_address0                  |  15|          3|    5|         15|
    |ofm_buff0_4_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_4_we0                       |   9|          2|    1|          2|
    |ofm_buff0_5_address0                  |  15|          3|    5|         15|
    |ofm_buff0_5_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_5_we0                       |   9|          2|    1|          2|
    |ofm_buff1_0_address0                  |  15|          3|    5|         15|
    |ofm_buff1_0_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_0_we0                       |   9|          2|    1|          2|
    |ofm_buff1_1_address0                  |  15|          3|    5|         15|
    |ofm_buff1_1_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_1_we0                       |   9|          2|    1|          2|
    |ofm_buff1_2_address0                  |  15|          3|    5|         15|
    |ofm_buff1_2_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_2_we0                       |   9|          2|    1|          2|
    |ofm_buff1_3_address0                  |  15|          3|    5|         15|
    |ofm_buff1_3_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_3_we0                       |   9|          2|    1|          2|
    |ofm_buff1_4_address0                  |  15|          3|    5|         15|
    |ofm_buff1_4_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_4_we0                       |   9|          2|    1|          2|
    |ofm_buff1_5_address0                  |  15|          3|    5|         15|
    |ofm_buff1_5_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_5_we0                       |   9|          2|    1|          2|
    |rotate_counter_0_reg_274              |   9|          2|   16|         32|
    |row_0_reg_286                         |   9|          2|    6|         12|
    |tran_wgt_TREADY_int                   |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |3803|        745| 1548|       5985|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   7|   0|    7|          0|
    |cifm_counter_4_fu_62                        |  32|   0|   32|          0|
    |cofm_counter_4_fu_66                        |  32|   0|   32|          0|
    |grp_conv_read_fu_343_ap_start_reg           |   1|   0|    1|          0|
    |grp_conv_write_fu_297_ap_start_reg          |   1|   0|    1|          0|
    |grp_load_cifm_data_fu_370_ap_start_reg      |   1|   0|    1|          0|
    |grp_load_filter_buffer_fu_385_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_row_ifm_fu_358_ap_start_reg       |   1|   0|    1|          0|
    |icmp_ln312_reg_548                          |   1|   0|    1|          0|
    |icmp_ln316_reg_569                          |   1|   0|    1|          0|
    |icmp_ln322_reg_552                          |   1|   0|    1|          0|
    |icmp_ln331_reg_556                          |   1|   0|    1|          0|
    |icmp_ln340_reg_560                          |   1|   0|    1|          0|
    |icmp_ln342_reg_564                          |   1|   0|    1|          0|
    |reg_436                                     |  32|   0|   32|          0|
    |reg_441                                     |  32|   0|   32|          0|
    |rotate_counter_0_reg_274                    |  16|   0|   16|          0|
    |row_0_reg_286                               |   6|   0|    6|          0|
    |row_reg_543                                 |   6|   0|    6|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 174|   0|  174|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | convolution_hw | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs | convolution_hw | return value |
|ap_start         |  in |    1| ap_ctrl_hs | convolution_hw | return value |
|ap_done          | out |    1| ap_ctrl_hs | convolution_hw | return value |
|ap_idle          | out |    1| ap_ctrl_hs | convolution_hw | return value |
|ap_ready         | out |    1| ap_ctrl_hs | convolution_hw | return value |
|cifm_TDATA       |  in |  512|    axis    |      cifm      |    pointer   |
|cifm_TVALID      |  in |    1|    axis    |      cifm      |    pointer   |
|cifm_TREADY      | out |    1|    axis    |      cifm      |    pointer   |
|cofm_i_TDATA     |  in |  512|    axis    |      cofm      |    pointer   |
|cofm_i_TVALID    |  in |    1|    axis    |      cofm      |    pointer   |
|cofm_i_TREADY    | out |    1|    axis    |      cofm      |    pointer   |
|cofm_o_TDATA     | out |  512|    axis    |      cofm      |    pointer   |
|cofm_o_TVALID    | out |    1|    axis    |      cofm      |    pointer   |
|cofm_o_TREADY    |  in |    1|    axis    |      cofm      |    pointer   |
|tran_wgt_TDATA   |  in |  512|    axis    |    tran_wgt    |    pointer   |
|tran_wgt_TVALID  |  in |    1|    axis    |    tran_wgt    |    pointer   |
|tran_wgt_TREADY  | out |    1|    axis    |    tran_wgt    |    pointer   |
+-----------------+-----+-----+------------+----------------+--------------+

