# Simulation (sim/) - Teknik DokÃ¼mantasyon

## Ä°Ã§indekiler

1. [Genel BakÄ±ÅŸ](#genel-bakÄ±ÅŸ)
2. [Testbench'ler (tb/)](#testbenchler-tb)
3. [DO Scripts (do/)](#do-scripts-do)
4. [Test ProgramlarÄ± (test/)](#test-programlarÄ±-test)

---

## Genel BakÄ±ÅŸ

### Dizin YapÄ±sÄ±

```
sim/
â”œâ”€â”€ README.md              # Simulation guide
â”œâ”€â”€ tb/                    # Testbench'ler
â”‚   â”œâ”€â”€ tb_wrapper.sv      # SystemVerilog top-level testbench
â”‚   â”œâ”€â”€ tb_wrapper.cpp     # Verilator C++ testbench
â”‚   â”œâ”€â”€ mmu/               # MMU unit testleri
â”‚   â””â”€â”€ stage01_fetch/     # Fetch stage testleri
â”œâ”€â”€ do/                    # ModelSim/Questa DO scripts
â”‚   â”œâ”€â”€ pipeline.do        # Full pipeline debug waveform
â”‚   â”œâ”€â”€ questa.do          # Questa simulation script
â”‚   â”œâ”€â”€ minimal.do         # Minimal debug view
â”‚   â”œâ”€â”€ cache_debug.do     # Cache debugging
â”‚   â”œâ”€â”€ hazard_debug.do    # Hazard unit debugging
â”‚   â”œâ”€â”€ branch_debug.do    # Branch predictor debugging
â”‚   â”œâ”€â”€ exception_debug.do # Exception handling debug
â”‚   â””â”€â”€ memory_debug.do    # Memory system debugging
â””â”€â”€ test/                  # Test programlarÄ± ve listeler
    â”œâ”€â”€ riscv_test_list.flist     # ISA test listesi
    â”œâ”€â”€ arch_test.flist           # Architecture test listesi
    â”œâ”€â”€ imperas_test_list.flist   # Imperas test listesi
    â”œâ”€â”€ custom/                   # Custom C testleri
    â”‚   â”œâ”€â”€ uart_hello_test.c
    â”‚   â”œâ”€â”€ gpio_test.c
    â”‚   â””â”€â”€ ...
    â””â”€â”€ coremark/                 # CoreMark benchmark
```

### SimÃ¼lasyon AkÄ±ÅŸÄ±

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                      SIMULATION FLOW                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  Test    â”‚    â”‚  ELF â†’   â”‚    â”‚Testbench â”‚    â”‚  Results â”‚  â”‚
â”‚  â”‚ Program  â”‚â”€â”€â”€â–¶â”‚  MEM     â”‚â”€â”€â”€â–¶â”‚ Execute  â”‚â”€â”€â”€â–¶â”‚ Analysis â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚       â”‚                               â”‚                          â”‚
â”‚       â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚       â”‚         â”‚                     â”‚                     â”‚   â”‚
â”‚       â–¼         â–¼                     â–¼                     â–¼   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  â”‚ C/ASM    â”‚ â”‚Verilator â”‚      â”‚ Waveform â”‚          â”‚ Pass/Failâ”‚
â”‚  â”‚ Source   â”‚ â”‚tb_wrapperâ”‚      â”‚   .vcd   â”‚          â”‚  Report  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚   .cpp   â”‚      â”‚   .fst   â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚   .wlf   â”‚                     â”‚
â”‚                     â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚
â”‚                     â–¼                                            â”‚
â”‚               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                       â”‚
â”‚               â”‚ModelSim  â”‚                                       â”‚
â”‚               â”‚tb_wrapperâ”‚                                       â”‚
â”‚               â”‚   .sv    â”‚                                       â”‚
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                       â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Testbench'ler (tb/)

### tb_wrapper.sv - SystemVerilog Testbench

**Dosya:** `sim/tb/tb_wrapper.sv`

ModelSim/Questa iÃ§in ana testbench.

#### Kod YapÄ±sÄ±

```systemverilog
`timescale 1ns / 1ps
module tb_wrapper;
  // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
  // Signal Declarations
  // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
  logic        clk_i = 0;
  logic        rst_ni = 0;
  logic        program_rx_i = 1;
  logic        uart_rx_i = 1;
  logic        prog_mode_led_o;
  logic        uart_tx_o;
  
  // SPI Interface
  logic        spi0_sclk_o;
  logic        spi0_mosi_o;
  logic        spi0_miso_i;
  logic [ 3:0] spi0_ss_o;
  
  // I2C Interface
  wire         i2c0_sda_io;
  wire         i2c0_scl_io;
  
  // GPIO Interface
  logic [31:0] gpio_i;
  logic [31:0] gpio_o;
  logic [31:0] gpio_oe_o;
  
  // External Interrupts
  logic [ 7:0] ext_irq_i;
  logic [ 3:0] status_led_o;

  // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
  // DUT Instantiation
  // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
  ceres_wrapper ceres_wrapper (
      .clk_i          (clk_i),
      .rst_ni         (rst_ni),
      .program_rx_i   (program_rx_i),
      .prog_mode_led_o(prog_mode_led_o),
      .uart_tx_o      (uart_tx_o),
      .uart_rx_i      (uart_rx_i),
      .spi0_sclk_o    (spi0_sclk_o),
      .spi0_mosi_o    (spi0_mosi_o),
      .spi0_miso_i    (spi0_miso_i),
      .spi0_ss_o      (spi0_ss_o),
      .i2c0_sda_io    (i2c0_sda_io),
      .i2c0_scl_io    (i2c0_scl_io),
      .gpio_i         (gpio_i),
      .gpio_o         (gpio_o),
      .gpio_oe_o      (gpio_oe_o),
      .ext_irq_i      (ext_irq_i),
      .status_led_o   (status_led_o)
  );

  // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
  // Peripheral Loopbacks
  // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
  // SPI Loopback: MOSI â†’ MISO
  assign spi0_miso_i = spi0_mosi_o;

  // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
  // Reset & Clock Generation
  // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
  initial begin
    rst_ni       <= 0;
    program_rx_i <= 1;
    uart_rx_i    <= 1;
    #10;
    rst_ni <= 1;
  end

  // 100 MHz clock (10ns period)
  always #5 clk_i = !clk_i;

endmodule
```

#### Port AÃ§Ä±klamalarÄ±

| Port | YÃ¶n | GeniÅŸlik | AÃ§Ä±klama |
|------|-----|----------|----------|
| `clk_i` | input | 1 | System clock |
| `rst_ni` | input | 1 | Active-low reset |
| `program_rx_i` | input | 1 | Programming UART RX |
| `uart_rx_i` | input | 1 | Console UART RX |
| `uart_tx_o` | output | 1 | Console UART TX |
| `spi0_*` | mixed | - | SPI interface |
| `i2c0_*` | inout | - | I2C interface |
| `gpio_*` | mixed | 32 | GPIO interface |
| `ext_irq_i` | input | 8 | External interrupts |
| `status_led_o` | output | 4 | Status LEDs |

---

### tb_wrapper.cpp - Verilator C++ Testbench

**Dosya:** `sim/tb/tb_wrapper.cpp`

Verilator iÃ§in C++ testbench driver.

#### Ã–zellikler

- **Trace Support**: FST veya VCD format
- **Coverage**: Line/toggle coverage
- **Progress Reporting**: %10 interval'lerle ilerleme
- **Configurable**: Command-line arguments

#### Kod YapÄ±sÄ±

```cpp
#include "Vceres_wrapper.h"
#include "verilated.h"

#if defined(VM_TRACE_FST)
#include "verilated_fst_c.h"
#elif defined(VM_TRACE)
#include "verilated_vcd_c.h"
#endif

#if VM_COVERAGE
#include "verilated_cov.h"
#endif

static vluint64_t main_time = 0;
double sc_time_stamp() { return main_time; }

int main(int argc, char **argv) {
    // Create Verilator context
    VerilatedContext* contextp = new VerilatedContext;
    contextp->commandArgs(argc, argv);

    // Enable tracing
#if defined(VM_TRACE_FST) || defined(VM_TRACE)
    Verilated::traceEverOn(true);
#endif

    // Instantiate DUT
    Vceres_wrapper* top = new Vceres_wrapper{contextp};

    // Setup trace file
#if defined(VM_TRACE_FST)
    VerilatedFstC* tfp = new VerilatedFstC;
    top->trace(tfp, 99);
    const char* dump_file = "waveform.fst";
#elif defined(VM_TRACE)
    VerilatedVcdC* tfp = new VerilatedVcdC;
    top->trace(tfp, 99);
    const char* dump_file = "waveform.vcd";
#endif

    // Parse dump file argument
#if defined(VM_TRACE_FST) || defined(VM_TRACE)
    for (int i = 1; i < argc; ++i) {
        if (strncmp(argv[i], "+DUMP_FILE=", 11) == 0)
            dump_file = argv[i] + 11;
    }
    tfp->open(dump_file);
#endif

    // Initialize signals
    top->clk_i     = 0;
    top->rst_ni    = 0;
    top->uart_rx_i = 1;

    // Reset phase (10 cycles)
    for (int i = 0; i < 10; ++i) {
        top->clk_i = 0; top->eval();
#if defined(VM_TRACE_FST) || defined(VM_TRACE)
        tfp->dump(main_time++);
#endif
        top->clk_i = 1; top->eval();
#if defined(VM_TRACE_FST) || defined(VM_TRACE)
        tfp->dump(main_time++);
#endif
    }

    top->rst_ni = 1;

    // Get max cycles from command line
    uint64_t MAX_CYCLES = (argc > 1) ? 
        std::strtoull(argv[1], nullptr, 10) : 100000ULL;
    
    uint64_t progress_interval = (MAX_CYCLES > 10000) ? 
        (MAX_CYCLES / 10) : 1000;

    // Main simulation loop
    while (!contextp->gotFinish() && (main_time / 2) < MAX_CYCLES) {
        // Progress reporting
        if (((main_time / 2) % progress_interval) == 0 && (main_time / 2) > 0) {
            std::cout << "[CYCLE] " << (main_time / 2) << "/" 
                      << MAX_CYCLES << std::endl;
        }
        
        // Clock toggle
        top->clk_i = 0; top->eval();
#if defined(VM_TRACE_FST) || defined(VM_TRACE)
        tfp->dump(main_time++);
#endif
        top->clk_i = 1; top->eval();
#if defined(VM_TRACE_FST) || defined(VM_TRACE)
        tfp->dump(main_time++);
#endif
    }

    // Cleanup
#if defined(VM_TRACE_FST) || defined(VM_TRACE)
    tfp->close();
    delete tfp;
#endif

    top->final();

#if VM_COVERAGE
    const char* coverage_file = "coverage.dat";
    VerilatedCov::write(coverage_file);
#endif

    std::cout << "[INFO] Simulation finished after " 
              << (main_time / 2) << " cycles." << std::endl;

    delete top;
    delete contextp;
    return 0;
}
```

#### Command Line Arguments

| Argument | Format | AÃ§Ä±klama |
|----------|--------|----------|
| `<cycles>` | integer | Maximum simulation cycles |
| `+DUMP_FILE=` | path | Waveform output file |
| `+COVERAGE_FILE=` | path | Coverage output file |

---

## DO Scripts (do/)

### pipeline.do - Full Pipeline Debug

**Dosya:** `sim/do/pipeline.do`

KapsamlÄ± pipeline debug waveform script'i.

#### Ã–zellikler

```tcl
##################################################################################
#                     CERES RISC-V â€” Advanced Debug Waveform                     #
##################################################################################
# Features:
#   - Hierarchical grouping by pipeline stage
#   - Color-coded signal categories
#   - Automatic radix selection (hex/decimal/binary)
#   - Collapsible groups for easy navigation
#   - Critical path signals highlighted
#   - Exception/Interrupt debugging section
#   - Performance counter monitoring
#   - Memory transaction tracking
##################################################################################
```

#### Hierarchy Paths

```tcl
set TB        "sim:/tb_wrapper"
set WRAPPER   "$TB/ceres_wrapper"
set SOC       "$WRAPPER/i_soc"
set FETCH     "$SOC/i_fetch"
set DECODE    "$SOC/i_decode"
set EXECUTE   "$SOC/i_execution"
set MEMORY    "$SOC/i_memory"
set WRITEBACK "$SOC/i_writeback"
set HAZARD    "$SOC/i_hazard_unit"
set ARBITER   "$SOC/i_memory_arbiter"
```

#### Signal Groups

| Group | Renk | Ä°Ã§erik |
|-------|------|--------|
| â±ï¸ CLK/RST | Gold/Orange | Clock ve reset |
| ğŸ”„ PIPELINE | Gradient | PC ve instruction per stage |
| âš ï¸ STALL/FLUSH | Red/Orange | Stall ve flush sinyalleri |
| ğŸ¯ FETCH | Cyan | Fetch stage sinyalleri |
| ğŸ“– DECODE | Green | Decode stage sinyalleri |
| âš¡ EXECUTE | Yellow | ALU ve execution |
| ğŸ’¾ MEMORY | Magenta | Load/store operations |
| âœ… WRITEBACK | Blue | Register writeback |
| ğŸ”€ HAZARD | Red | Forwarding ve hazard |
| ğŸŒ¿ BRANCH | Cyan | Branch predictor |
| ğŸ’¥ EXCEPTION | Red | Exception handling |

### DiÄŸer DO Scripts

| Script | AÃ§Ä±klama |
|--------|----------|
| `questa.do` | Questa simulation runner |
| `minimal.do` | Minimal debug view |
| `cache_debug.do` | Cache hit/miss debugging |
| `hazard_debug.do` | Hazard unit detailed view |
| `branch_debug.do` | Branch predictor analysis |
| `exception_debug.do` | Exception/interrupt flow |
| `memory_debug.do` | Memory transaction debug |

---

## Test ProgramlarÄ± (test/)

### Test Listeleri

| Dosya | Ä°Ã§erik |
|-------|--------|
| `riscv_test_list.flist` | riscv-tests ISA testleri |
| `arch_test.flist` | riscv-arch-test compliance |
| `imperas_test_list.flist` | Imperas extended tests |
| `custom_tests.flist` | Custom C testleri |
| `all_tests.flist` | TÃ¼m testler (combined) |
| `branch_test.flist` | Branch predictor testleri |
| `exception_test.flist` | Exception testleri |
| `machine_csr_test.flist` | CSR testleri |

### Custom Test ProgramlarÄ± (custom/)

#### Dosya Listesi

| Dosya | AÃ§Ä±klama |
|-------|----------|
| `startup.s` | Assembly startup code |
| `ceres_test.h` | Common test header |
| `uart_hello_test.c` | UART basic test |
| `gpio_test.c` | GPIO functionality |
| `timer_test.c` | Timer peripheral |
| `spi_test.c` | SPI controller |
| `i2c_test.c` | I2C controller |
| `plic_test.c` | Interrupt controller |
| `pwm_test.c` | PWM output |
| `dma_test.c` | DMA controller |
| `wdt_test.c` | Watchdog timer |
| `vga_test.c` | VGA controller |
| `clint_test.c` | Core-local interruptor |
| `exception_test.c` | Exception handling |
| `csr_test.c` | CSR read/write |
| `memory_test.c` | Memory operations |
| `cache_test.c` | Cache behavior |
| `branch_test.c` | Branch operations |
| `arithmetic_test.c` | ALU operations |
| `fibonacci_test.c` | Fibonacci benchmark |
| `loop_test.c` | Loop performance |
| `interrupt_test.c` | Interrupt handling |

#### startup.s

```riscv
.section .text._start
.globl _start

_start:
    /* Set stack pointer */
    la sp, __stack_end
    
    /* Jump to main */
    jal ra, main
    
    /* Infinite loop on return */
    j _start

.section .bss
.align 4
__stack_start:
    .space 0x4000    # 16KB stack
__stack_end:
```

#### uart_hello_test.c Ã–rneÄŸi

```c
/**
 * UART Hello Test - Ceres-V RV32IMC_Zicsr
 */

#include <stdint.h>

/* Hardware Definitions */
#define CPU_CLK          50000000   /* 50 MHz */
#define BAUD_RATE        115200

/* UART MMIO Map */
#define UART_CTRL        (*(volatile uint32_t*)0x20000000)
#define UART_STATUS      (*(volatile uint32_t*)0x20000004)
#define UART_RDATA       (*(volatile uint32_t*)0x20000008)
#define UART_WDATA       (*(volatile uint32_t*)0x2000000c)

/* Status Register Bits */
#define UART_STATUS_TX_FULL   0x1
#define UART_STATUS_RX_FULL   0x2

/* Control Register Bits */
#define UART_CTRL_TX_EN   0x1
#define UART_CTRL_RX_EN   0x2

void uart_init(void) {
    uint32_t baud_div = CPU_CLK / BAUD_RATE;
    UART_CTRL = (baud_div << 16) | UART_CTRL_TX_EN | UART_CTRL_RX_EN;
}

void uart_putc(char c) {
    while (UART_STATUS & UART_STATUS_TX_FULL);
    UART_WDATA = (uint32_t)c;
}

void uart_puts(const char *s) {
    while (*s) {
        if (*s == '\n') uart_putc('\r');
        uart_putc(*s++);
    }
}

int main(void) {
    uart_init();
    uart_puts("Hello from Ceres!\n");
    while (1);
    return 0;
}
```

---

## KullanÄ±m Ã–rnekleri

### Verilator ile SimÃ¼lasyon

```bash
# Build
make verilate

# Run ISA test
make run T=rv32ui-p-add

# Run with trace
make run T=rv32ui-p-add TRACE=1

# Run CoreMark
make cm SIM_FAST=1 SIM_UART_MONITOR=1
```

### ModelSim ile SimÃ¼lasyon

```bash
# Compile
make compile

# GUI simulation
make simulate_gui

# Batch simulation
make simulate
```

### Custom Test Build

```bash
# Build custom test
./script/shell/build_custom_test.sh uart_hello_test

# Run custom test
make run T=uart_hello_test TEST_TYPE=custom
```

---

## Ã–zet

Simulation dizini:

1. **tb/**: SystemVerilog ve C++ testbench'ler
2. **do/**: ModelSim/Questa debug waveform scripts
3. **test/**: Test programlarÄ± ve listeler
4. **Dual Simulator**: Verilator ve ModelSim desteÄŸi
5. **Comprehensive Debug**: Color-coded, grouped waveforms
6. **Custom Tests**: Peripheral test suite
