// Seed: 949589112
module module_0;
  assign id_1 = 1;
  tri0 id_2;
  initial begin
    #1 id_2 = id_2;
    id_2 = id_2;
    if (id_2) id_2 = 1;
    id_1 <= "";
  end
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input uwire id_2,
    input tri0  id_3
);
  wire id_5;
  assign id_5 = {id_1, id_1 - id_3};
  module_0();
  tri  id_6 = 1;
  wor  id_7 = 1;
  wire id_8;
  id_9(
      .id_0(1'b0), .id_1(1), .id_2(id_0), .id_3(1)
  );
  always @("") #1;
endmodule
