-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity process_images is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_out_TVALID : OUT STD_LOGIC;
    conv_out_TREADY : IN STD_LOGIC;
    conv_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_out_TVALID : OUT STD_LOGIC;
    max_out_TREADY : IN STD_LOGIC;
    max_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    min_out_TVALID : OUT STD_LOGIC;
    min_out_TREADY : IN STD_LOGIC;
    min_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    avg_out_TVALID : OUT STD_LOGIC;
    avg_out_TREADY : IN STD_LOGIC;
    avg_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of process_images is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "process_images_process_images,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.837250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=104,HLS_SYN_DSP=0,HLS_SYN_FF=12689,HLS_SYN_LUT=11684,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv33_1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal img_height : STD_LOGIC_VECTOR (31 downto 0);
    signal img_width : STD_LOGIC_VECTOR (31 downto 0);
    signal img_width_read_reg_687 : STD_LOGIC_VECTOR (31 downto 0);
    signal img_height_read_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal smax_fu_359_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax_reg_703 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax1_fu_373_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax1_reg_708 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_5_reg_713 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln95_2_reg_718 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_6_reg_723 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln96_2_reg_728 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub_fu_425_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_743 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sub17_fu_430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub17_reg_750 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_fu_456_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_reg_759 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_1_fu_485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_1_reg_764 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_h_fu_514_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal out_h_reg_769 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln95_fu_520_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln95_reg_775 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_337_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln3_reg_780 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln53_fu_559_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln53_reg_796 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln53_1_fu_588_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln53_1_reg_801 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_341_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln21_reg_806 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal out_w_fu_625_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal out_w_reg_821 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln96_fu_631_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln96_reg_828 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_333_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal mul_ln37_reg_833 : STD_LOGIC_VECTOR (60 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal smax39_fu_640_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal smax39_reg_838 : STD_LOGIC_VECTOR (29 downto 0);
    signal smax40_fu_652_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal smax40_reg_843 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal sub199_fu_673_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub199_reg_858 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal sub202_fu_680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub202_reg_863 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_328_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal mul_ln82_reg_868 : STD_LOGIC_VECTOR (59 downto 0);
    signal image_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_ce0 : STD_LOGIC;
    signal image_we0 : STD_LOGIC;
    signal image_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_ce1 : STD_LOGIC;
    signal image_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_1_ce0 : STD_LOGIC;
    signal image_1_we0 : STD_LOGIC;
    signal image_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_1_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_1_ce1 : STD_LOGIC;
    signal image_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_2_ce0 : STD_LOGIC;
    signal image_2_we0 : STD_LOGIC;
    signal image_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_2_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_2_ce1 : STD_LOGIC;
    signal image_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_3_ce0 : STD_LOGIC;
    signal image_3_we0 : STD_LOGIC;
    signal image_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_3_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_3_ce1 : STD_LOGIC;
    signal image_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_4_ce0 : STD_LOGIC;
    signal image_4_we0 : STD_LOGIC;
    signal image_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_4_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_4_ce1 : STD_LOGIC;
    signal image_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_5_ce0 : STD_LOGIC;
    signal image_5_we0 : STD_LOGIC;
    signal image_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_5_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal image_5_ce1 : STD_LOGIC;
    signal image_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_result_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_result_ce0 : STD_LOGIC;
    signal conv_result_we0 : STD_LOGIC;
    signal conv_result_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_result_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_result_ce0 : STD_LOGIC;
    signal max_result_we0 : STD_LOGIC;
    signal max_result_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_result_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal min_result_ce0 : STD_LOGIC;
    signal min_result_we0 : STD_LOGIC;
    signal min_result_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal avg_result_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal avg_result_ce0 : STD_LOGIC;
    signal avg_result_we0 : STD_LOGIC;
    signal avg_result_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_idle : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_ready : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_we0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_we0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_we0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_we0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_we0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_we0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_in_stream_TREADY : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din1 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_ce : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_idle : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_ready : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_we0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din1 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_ce : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_done : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_idle : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_ready : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce1 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_we0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_we0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_we0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din1 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_ce : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_done : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_idle : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_ready : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TREADY : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TKEEP : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_done : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_idle : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_ready : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TREADY : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TREADY : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TREADY : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_ce0 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TKEEP : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TKEEP : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TKEEP : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_NS_fsm_state5 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state7 : STD_LOGIC;
    signal grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state9 : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg : STD_LOGIC := '0';
    signal conv_out_TDATA_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_out_TKEEP_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_out_TSTRB_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_out_TUSER_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_out_TLAST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_out_TID_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_out_TDEST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal max_out_TDATA_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_out_TKEEP_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_out_TSTRB_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_out_TUSER_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_out_TLAST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_out_TID_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_out_TDEST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal min_out_TDATA_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal min_out_TKEEP_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal min_out_TSTRB_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal min_out_TUSER_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal min_out_TLAST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal min_out_TID_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal min_out_TDEST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_out_TDATA_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal avg_out_TKEEP_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_out_TSTRB_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_out_TUSER_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_out_TLAST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_out_TID_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_out_TDEST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_328_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_328_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_333_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_333_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_337_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_337_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_341_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_1_fu_349_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_33_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_fu_345_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_fu_435_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln37_1_fu_451_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_464_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp68_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln37_2_fu_480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln95_fu_493_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln95_1_fu_498_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln95_1_fu_508_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln37_1_fu_535_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln53_1_fu_543_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal empty_34_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_cast_fu_549_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln37_fu_532_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln53_fu_572_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal empty_35_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_cast_fu_578_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln96_fu_604_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln96_1_fu_609_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln96_1_fu_619_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_36_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_37_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln95_fu_667_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln96_fu_670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_328_ce : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal grp_fu_333_ce : STD_LOGIC;
    signal grp_fu_341_ce : STD_LOGIC;
    signal grp_fu_873_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_873_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_873_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_873_ce : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal regslice_both_conv_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_max_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_min_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_avg_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state13 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal conv_out_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_out_TVALID_int_regslice : STD_LOGIC;
    signal conv_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_conv_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_conv_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal conv_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_conv_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_conv_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_conv_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal conv_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_conv_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_conv_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_conv_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal conv_out_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_conv_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_conv_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_conv_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal conv_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_conv_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_conv_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_conv_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal conv_out_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_conv_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_conv_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_conv_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal conv_out_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_conv_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_conv_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal max_out_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal max_out_TVALID_int_regslice : STD_LOGIC;
    signal max_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_max_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_max_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal max_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_max_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_max_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_max_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal max_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_max_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_max_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_max_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal max_out_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_max_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_max_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_max_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal max_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_max_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_max_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_max_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal max_out_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_max_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_max_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_max_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal max_out_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_max_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_max_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal min_out_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal min_out_TVALID_int_regslice : STD_LOGIC;
    signal min_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_min_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_min_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal min_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_min_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_min_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_min_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal min_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_min_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_min_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_min_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal min_out_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_min_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_min_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_min_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal min_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_min_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_min_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_min_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal min_out_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_min_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_min_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_min_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal min_out_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_min_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_min_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal avg_out_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal avg_out_TVALID_int_regslice : STD_LOGIC;
    signal avg_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_avg_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_avg_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal avg_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_avg_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_avg_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_avg_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal avg_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_avg_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_avg_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_avg_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal avg_out_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_avg_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_avg_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_avg_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal avg_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_avg_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_avg_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_avg_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal avg_out_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_avg_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_avg_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_avg_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal avg_out_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_avg_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_avg_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal grp_fu_328_p00 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_fu_328_p10 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_fu_333_p00 : STD_LOGIC_VECTOR (60 downto 0);
    signal grp_fu_333_p10 : STD_LOGIC_VECTOR (60 downto 0);
    signal grp_fu_337_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_337_p10 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_341_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_341_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln3 : IN STD_LOGIC_VECTOR (61 downto 0);
        image_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_1_ce0 : OUT STD_LOGIC;
        image_1_we0 : OUT STD_LOGIC;
        image_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_2_ce0 : OUT STD_LOGIC;
        image_2_we0 : OUT STD_LOGIC;
        image_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_3_ce0 : OUT STD_LOGIC;
        image_3_we0 : OUT STD_LOGIC;
        image_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_4_ce0 : OUT STD_LOGIC;
        image_4_we0 : OUT STD_LOGIC;
        image_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_5_ce0 : OUT STD_LOGIC;
        image_5_we0 : OUT STD_LOGIC;
        image_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_stream_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_873_p_din0 : OUT STD_LOGIC_VECTOR (30 downto 0);
        grp_fu_873_p_din1 : OUT STD_LOGIC_VECTOR (32 downto 0);
        grp_fu_873_p_dout0 : IN STD_LOGIC_VECTOR (62 downto 0);
        grp_fu_873_p_ce : OUT STD_LOGIC );
    end component;


    component process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub17 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln21 : IN STD_LOGIC_VECTOR (63 downto 0);
        conv_result_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_result_ce0 : OUT STD_LOGIC;
        conv_result_we0 : OUT STD_LOGIC;
        conv_result_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_1_ce0 : OUT STD_LOGIC;
        image_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_1_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_1_ce1 : OUT STD_LOGIC;
        image_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_2_ce0 : OUT STD_LOGIC;
        image_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_2_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_2_ce1 : OUT STD_LOGIC;
        image_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_3_ce0 : OUT STD_LOGIC;
        image_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_3_ce1 : OUT STD_LOGIC;
        image_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_4_ce0 : OUT STD_LOGIC;
        image_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_4_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_4_ce1 : OUT STD_LOGIC;
        image_4_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_5_ce0 : OUT STD_LOGIC;
        image_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_5_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_5_ce1 : OUT STD_LOGIC;
        image_5_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        grp_fu_873_p_din0 : OUT STD_LOGIC_VECTOR (30 downto 0);
        grp_fu_873_p_din1 : OUT STD_LOGIC_VECTOR (32 downto 0);
        grp_fu_873_p_dout0 : IN STD_LOGIC_VECTOR (62 downto 0);
        grp_fu_873_p_ce : OUT STD_LOGIC );
    end component;


    component process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln37 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln37 : IN STD_LOGIC_VECTOR (60 downto 0);
        image_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_1_ce0 : OUT STD_LOGIC;
        image_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_1_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_1_ce1 : OUT STD_LOGIC;
        image_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_2_ce0 : OUT STD_LOGIC;
        image_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_2_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_2_ce1 : OUT STD_LOGIC;
        image_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_3_ce0 : OUT STD_LOGIC;
        image_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_3_ce1 : OUT STD_LOGIC;
        image_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_4_ce0 : OUT STD_LOGIC;
        image_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_4_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_4_ce1 : OUT STD_LOGIC;
        image_4_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_5_ce0 : OUT STD_LOGIC;
        image_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_5_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        image_5_ce1 : OUT STD_LOGIC;
        image_5_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_result_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_result_ce0 : OUT STD_LOGIC;
        max_result_we0 : OUT STD_LOGIC;
        max_result_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        min_result_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        min_result_ce0 : OUT STD_LOGIC;
        min_result_we0 : OUT STD_LOGIC;
        min_result_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        avg_result_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        avg_result_ce0 : OUT STD_LOGIC;
        avg_result_we0 : OUT STD_LOGIC;
        avg_result_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_fu_873_p_din0 : OUT STD_LOGIC_VECTOR (30 downto 0);
        grp_fu_873_p_din1 : OUT STD_LOGIC_VECTOR (32 downto 0);
        grp_fu_873_p_dout0 : IN STD_LOGIC_VECTOR (62 downto 0);
        grp_fu_873_p_ce : OUT STD_LOGIC );
    end component;


    component process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_out_TREADY : IN STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln3 : IN STD_LOGIC_VECTOR (61 downto 0);
        sub : IN STD_LOGIC_VECTOR (31 downto 0);
        conv_result_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_result_ce0 : OUT STD_LOGIC;
        conv_result_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sub17 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_TVALID : OUT STD_LOGIC;
        conv_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        max_out_TREADY : IN STD_LOGIC;
        min_out_TREADY : IN STD_LOGIC;
        avg_out_TREADY : IN STD_LOGIC;
        out_w : IN STD_LOGIC_VECTOR (30 downto 0);
        mul_ln82 : IN STD_LOGIC_VECTOR (59 downto 0);
        sub199 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_result_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_result_ce0 : OUT STD_LOGIC;
        max_result_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        min_result_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        min_result_ce0 : OUT STD_LOGIC;
        min_result_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        avg_result_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        avg_result_ce0 : OUT STD_LOGIC;
        avg_result_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sub202 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_out_TVALID : OUT STD_LOGIC;
        max_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
        max_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        max_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        max_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        max_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        max_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        min_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        min_out_TVALID : OUT STD_LOGIC;
        min_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
        min_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        min_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        min_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        min_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        min_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        avg_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        avg_out_TVALID : OUT STD_LOGIC;
        avg_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
        avg_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        avg_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        avg_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        avg_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        avg_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component process_images_mul_30ns_30ns_60_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component process_images_mul_31ns_31ns_61_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (60 downto 0) );
    end component;


    component process_images_mul_31ns_31ns_62_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component process_images_mul_32ns_32ns_64_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component process_images_mul_31ns_33ns_63_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (32 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component process_images_image_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component process_images_conv_result_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component process_images_max_result_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component process_images_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        img_height : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_width : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component process_images_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    image_U : component process_images_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 11008,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => image_address0,
        ce0 => image_ce0,
        we0 => image_we0,
        d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_d0,
        q0 => image_q0,
        address1 => image_address1,
        ce1 => image_ce1,
        q1 => image_q1);

    image_1_U : component process_images_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 11008,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => image_1_address0,
        ce0 => image_1_ce0,
        we0 => image_1_we0,
        d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_d0,
        q0 => image_1_q0,
        address1 => image_1_address1,
        ce1 => image_1_ce1,
        q1 => image_1_q1);

    image_2_U : component process_images_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 11008,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => image_2_address0,
        ce0 => image_2_ce0,
        we0 => image_2_we0,
        d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_d0,
        q0 => image_2_q0,
        address1 => image_2_address1,
        ce1 => image_2_ce1,
        q1 => image_2_q1);

    image_3_U : component process_images_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 11008,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => image_3_address0,
        ce0 => image_3_ce0,
        we0 => image_3_we0,
        d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_d0,
        q0 => image_3_q0,
        address1 => image_3_address1,
        ce1 => image_3_ce1,
        q1 => image_3_q1);

    image_4_U : component process_images_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 11008,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => image_4_address0,
        ce0 => image_4_ce0,
        we0 => image_4_we0,
        d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_d0,
        q0 => image_4_q0,
        address1 => image_4_address1,
        ce1 => image_4_ce1,
        q1 => image_4_q1);

    image_5_U : component process_images_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 11008,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => image_5_address0,
        ce0 => image_5_ce0,
        we0 => image_5_we0,
        d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_d0,
        q0 => image_5_q0,
        address1 => image_5_address1,
        ce1 => image_5_ce1,
        q1 => image_5_q1);

    conv_result_U : component process_images_conv_result_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 65536,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_result_address0,
        ce0 => conv_result_ce0,
        we0 => conv_result_we0,
        d0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_d0,
        q0 => conv_result_q0);

    max_result_U : component process_images_max_result_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_result_address0,
        ce0 => max_result_ce0,
        we0 => max_result_we0,
        d0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_d0,
        q0 => max_result_q0);

    min_result_U : component process_images_max_result_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => min_result_address0,
        ce0 => min_result_ce0,
        we0 => min_result_we0,
        d0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_d0,
        q0 => min_result_q0);

    avg_result_U : component process_images_max_result_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => avg_result_address0,
        ce0 => avg_result_ce0,
        we0 => avg_result_we0,
        d0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_d0,
        q0 => avg_result_q0);

    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198 : component process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start,
        ap_done => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done,
        ap_idle => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_idle,
        ap_ready => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        img_width => img_width_read_reg_687,
        mul_ln3 => mul_ln3_reg_780,
        image_r_address0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_address0,
        image_r_ce0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_ce0,
        image_r_we0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_we0,
        image_r_d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_d0,
        image_1_address0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_address0,
        image_1_ce0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_ce0,
        image_1_we0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_we0,
        image_1_d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_d0,
        image_2_address0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_address0,
        image_2_ce0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_ce0,
        image_2_we0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_we0,
        image_2_d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_d0,
        image_3_address0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_address0,
        image_3_ce0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_ce0,
        image_3_we0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_we0,
        image_3_d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_d0,
        image_4_address0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_address0,
        image_4_ce0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_ce0,
        image_4_we0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_we0,
        image_4_d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_d0,
        image_5_address0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_address0,
        image_5_ce0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_ce0,
        image_5_we0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_we0,
        image_5_d0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_d0,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP_int_regslice,
        in_stream_TSTRB => in_stream_TSTRB_int_regslice,
        in_stream_TUSER => in_stream_TUSER_int_regslice,
        in_stream_TLAST => in_stream_TLAST_int_regslice,
        in_stream_TID => in_stream_TID_int_regslice,
        in_stream_TDEST => in_stream_TDEST_int_regslice,
        grp_fu_873_p_din0 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din0,
        grp_fu_873_p_din1 => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din1,
        grp_fu_873_p_dout0 => grp_fu_873_p2,
        grp_fu_873_p_ce => grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_ce);

    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224 : component process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start,
        ap_done => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done,
        ap_idle => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_idle,
        ap_ready => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_ready,
        sub17 => sub17_reg_750,
        mul_ln21 => mul_ln21_reg_806,
        conv_result_address0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_address0,
        conv_result_ce0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_ce0,
        conv_result_we0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_we0,
        conv_result_d0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_d0,
        image_r_address0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address0,
        image_r_ce0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address1,
        image_r_ce1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce1,
        image_r_q1 => image_q1,
        image_1_address0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address0,
        image_1_ce0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce0,
        image_1_q0 => image_1_q0,
        image_1_address1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address1,
        image_1_ce1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce1,
        image_1_q1 => image_1_q1,
        image_2_address0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address0,
        image_2_ce0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce0,
        image_2_q0 => image_2_q0,
        image_2_address1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address1,
        image_2_ce1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce1,
        image_2_q1 => image_2_q1,
        image_3_address0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address0,
        image_3_ce0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce0,
        image_3_q0 => image_3_q0,
        image_3_address1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address1,
        image_3_ce1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce1,
        image_3_q1 => image_3_q1,
        image_4_address0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address0,
        image_4_ce0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce0,
        image_4_q0 => image_4_q0,
        image_4_address1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address1,
        image_4_ce1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce1,
        image_4_q1 => image_4_q1,
        image_5_address0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address0,
        image_5_ce0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce0,
        image_5_q0 => image_5_q0,
        image_5_address1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address1,
        image_5_ce1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce1,
        image_5_q1 => image_5_q1,
        grp_fu_873_p_din0 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din0,
        grp_fu_873_p_din1 => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din1,
        grp_fu_873_p_dout0 => grp_fu_873_p2,
        grp_fu_873_p_ce => grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_ce);

    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237 : component process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start,
        ap_done => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_done,
        ap_idle => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_idle,
        ap_ready => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_ready,
        sext_ln37 => sub17_reg_750,
        mul_ln37 => mul_ln37_reg_833,
        image_r_address0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address0,
        image_r_ce0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address1,
        image_r_ce1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce1,
        image_r_q1 => image_q1,
        image_1_address0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address0,
        image_1_ce0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce0,
        image_1_q0 => image_1_q0,
        image_1_address1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address1,
        image_1_ce1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce1,
        image_1_q1 => image_1_q1,
        image_2_address0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address0,
        image_2_ce0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce0,
        image_2_q0 => image_2_q0,
        image_2_address1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address1,
        image_2_ce1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce1,
        image_2_q1 => image_2_q1,
        image_3_address0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address0,
        image_3_ce0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce0,
        image_3_q0 => image_3_q0,
        image_3_address1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address1,
        image_3_ce1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce1,
        image_3_q1 => image_3_q1,
        image_4_address0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address0,
        image_4_ce0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce0,
        image_4_q0 => image_4_q0,
        image_4_address1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address1,
        image_4_ce1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce1,
        image_4_q1 => image_4_q1,
        image_5_address0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address0,
        image_5_ce0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce0,
        image_5_q0 => image_5_q0,
        image_5_address1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address1,
        image_5_ce1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce1,
        image_5_q1 => image_5_q1,
        max_result_address0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_address0,
        max_result_ce0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_ce0,
        max_result_we0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_we0,
        max_result_d0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_d0,
        min_result_address0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_address0,
        min_result_ce0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_ce0,
        min_result_we0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_we0,
        min_result_d0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_d0,
        avg_result_address0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_address0,
        avg_result_ce0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_ce0,
        avg_result_we0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_we0,
        avg_result_d0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_d0,
        grp_fu_873_p_din0 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din0,
        grp_fu_873_p_din1 => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din1,
        grp_fu_873_p_dout0 => grp_fu_873_p2,
        grp_fu_873_p_ce => grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_ce);

    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252 : component process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start,
        ap_done => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_done,
        ap_idle => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_idle,
        ap_ready => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_ready,
        conv_out_TREADY => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TREADY,
        img_width => img_width_read_reg_687,
        mul_ln3 => mul_ln3_reg_780,
        sub => sub_reg_743,
        conv_result_address0 => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_address0,
        conv_result_ce0 => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_ce0,
        conv_result_q0 => conv_result_q0,
        sub17 => sub17_reg_750,
        conv_out_TDATA => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDATA,
        conv_out_TVALID => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID,
        conv_out_TKEEP => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TKEEP,
        conv_out_TSTRB => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TSTRB,
        conv_out_TUSER => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TUSER,
        conv_out_TLAST => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TLAST,
        conv_out_TID => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TID,
        conv_out_TDEST => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDEST);

    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275 : component process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start,
        ap_done => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_done,
        ap_idle => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_idle,
        ap_ready => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_ready,
        max_out_TREADY => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TREADY,
        min_out_TREADY => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TREADY,
        avg_out_TREADY => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TREADY,
        out_w => out_w_reg_821,
        mul_ln82 => mul_ln82_reg_868,
        sub199 => sub199_reg_858,
        max_result_address0 => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_address0,
        max_result_ce0 => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_ce0,
        max_result_q0 => max_result_q0,
        min_result_address0 => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_address0,
        min_result_ce0 => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_ce0,
        min_result_q0 => min_result_q0,
        avg_result_address0 => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_address0,
        avg_result_ce0 => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_ce0,
        avg_result_q0 => avg_result_q0,
        sub202 => sub202_reg_863,
        max_out_TDATA => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDATA,
        max_out_TVALID => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID,
        max_out_TKEEP => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TKEEP,
        max_out_TSTRB => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TSTRB,
        max_out_TUSER => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TUSER,
        max_out_TLAST => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TLAST,
        max_out_TID => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TID,
        max_out_TDEST => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDEST,
        min_out_TDATA => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDATA,
        min_out_TVALID => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID,
        min_out_TKEEP => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TKEEP,
        min_out_TSTRB => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TSTRB,
        min_out_TUSER => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TUSER,
        min_out_TLAST => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TLAST,
        min_out_TID => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TID,
        min_out_TDEST => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDEST,
        avg_out_TDATA => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDATA,
        avg_out_TVALID => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID,
        avg_out_TKEEP => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TKEEP,
        avg_out_TSTRB => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TSTRB,
        avg_out_TUSER => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TUSER,
        avg_out_TLAST => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TLAST,
        avg_out_TID => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TID,
        avg_out_TDEST => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDEST);

    control_s_axi_U : component process_images_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        img_height => img_height,
        img_width => img_width,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mul_30ns_30ns_60_3_1_U101 : component process_images_mul_30ns_30ns_60_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        dout_WIDTH => 60)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_328_p0,
        din1 => grp_fu_328_p1,
        ce => grp_fu_328_ce,
        dout => grp_fu_328_p2);

    mul_31ns_31ns_61_3_1_U102 : component process_images_mul_31ns_31ns_61_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        dout_WIDTH => 61)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_333_p0,
        din1 => grp_fu_333_p1,
        ce => grp_fu_333_ce,
        dout => grp_fu_333_p2);

    mul_31ns_31ns_62_3_1_U103 : component process_images_mul_31ns_31ns_62_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_337_p0,
        din1 => grp_fu_337_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_337_p2);

    mul_32ns_32ns_64_3_1_U104 : component process_images_mul_32ns_32ns_64_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_341_p0,
        din1 => grp_fu_341_p1,
        ce => grp_fu_341_ce,
        dout => grp_fu_341_p2);

    mul_31ns_33ns_63_3_1_U105 : component process_images_mul_31ns_33ns_63_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 31,
        din1_WIDTH => 33,
        dout_WIDTH => 63)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_873_p0,
        din1 => grp_fu_873_p1,
        ce => grp_fu_873_ce,
        dout => grp_fu_873_p2);

    regslice_both_in_stream_V_data_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_user_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TUSER,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_user_V_U_ack_in,
        data_out => in_stream_TUSER_int_regslice,
        vld_out => regslice_both_in_stream_V_user_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_user_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_in_stream_V_id_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TID,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_id_V_U_ack_in,
        data_out => in_stream_TID_int_regslice,
        vld_out => regslice_both_in_stream_V_id_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_id_V_U_apdone_blk);

    regslice_both_in_stream_V_dest_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDEST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_dest_V_U_ack_in,
        data_out => in_stream_TDEST_int_regslice,
        vld_out => regslice_both_in_stream_V_dest_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_dest_V_U_apdone_blk);

    regslice_both_conv_out_V_data_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => conv_out_TDATA_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID,
        ack_in => conv_out_TREADY_int_regslice,
        data_out => conv_out_TDATA,
        vld_out => regslice_both_conv_out_V_data_V_U_vld_out,
        ack_out => conv_out_TREADY,
        apdone_blk => regslice_both_conv_out_V_data_V_U_apdone_blk);

    regslice_both_conv_out_V_keep_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => conv_out_TKEEP_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID,
        ack_in => regslice_both_conv_out_V_keep_V_U_ack_in_dummy,
        data_out => conv_out_TKEEP,
        vld_out => regslice_both_conv_out_V_keep_V_U_vld_out,
        ack_out => conv_out_TREADY,
        apdone_blk => regslice_both_conv_out_V_keep_V_U_apdone_blk);

    regslice_both_conv_out_V_strb_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => conv_out_TSTRB_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID,
        ack_in => regslice_both_conv_out_V_strb_V_U_ack_in_dummy,
        data_out => conv_out_TSTRB,
        vld_out => regslice_both_conv_out_V_strb_V_U_vld_out,
        ack_out => conv_out_TREADY,
        apdone_blk => regslice_both_conv_out_V_strb_V_U_apdone_blk);

    regslice_both_conv_out_V_user_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => conv_out_TUSER_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID,
        ack_in => regslice_both_conv_out_V_user_V_U_ack_in_dummy,
        data_out => conv_out_TUSER,
        vld_out => regslice_both_conv_out_V_user_V_U_vld_out,
        ack_out => conv_out_TREADY,
        apdone_blk => regslice_both_conv_out_V_user_V_U_apdone_blk);

    regslice_both_conv_out_V_last_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => conv_out_TLAST_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID,
        ack_in => regslice_both_conv_out_V_last_V_U_ack_in_dummy,
        data_out => conv_out_TLAST,
        vld_out => regslice_both_conv_out_V_last_V_U_vld_out,
        ack_out => conv_out_TREADY,
        apdone_blk => regslice_both_conv_out_V_last_V_U_apdone_blk);

    regslice_both_conv_out_V_id_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => conv_out_TID_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID,
        ack_in => regslice_both_conv_out_V_id_V_U_ack_in_dummy,
        data_out => conv_out_TID,
        vld_out => regslice_both_conv_out_V_id_V_U_vld_out,
        ack_out => conv_out_TREADY,
        apdone_blk => regslice_both_conv_out_V_id_V_U_apdone_blk);

    regslice_both_conv_out_V_dest_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => conv_out_TDEST_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID,
        ack_in => regslice_both_conv_out_V_dest_V_U_ack_in_dummy,
        data_out => conv_out_TDEST,
        vld_out => regslice_both_conv_out_V_dest_V_U_vld_out,
        ack_out => conv_out_TREADY,
        apdone_blk => regslice_both_conv_out_V_dest_V_U_apdone_blk);

    regslice_both_max_out_V_data_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => max_out_TDATA_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID,
        ack_in => max_out_TREADY_int_regslice,
        data_out => max_out_TDATA,
        vld_out => regslice_both_max_out_V_data_V_U_vld_out,
        ack_out => max_out_TREADY,
        apdone_blk => regslice_both_max_out_V_data_V_U_apdone_blk);

    regslice_both_max_out_V_keep_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => max_out_TKEEP_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID,
        ack_in => regslice_both_max_out_V_keep_V_U_ack_in_dummy,
        data_out => max_out_TKEEP,
        vld_out => regslice_both_max_out_V_keep_V_U_vld_out,
        ack_out => max_out_TREADY,
        apdone_blk => regslice_both_max_out_V_keep_V_U_apdone_blk);

    regslice_both_max_out_V_strb_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => max_out_TSTRB_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID,
        ack_in => regslice_both_max_out_V_strb_V_U_ack_in_dummy,
        data_out => max_out_TSTRB,
        vld_out => regslice_both_max_out_V_strb_V_U_vld_out,
        ack_out => max_out_TREADY,
        apdone_blk => regslice_both_max_out_V_strb_V_U_apdone_blk);

    regslice_both_max_out_V_user_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => max_out_TUSER_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID,
        ack_in => regslice_both_max_out_V_user_V_U_ack_in_dummy,
        data_out => max_out_TUSER,
        vld_out => regslice_both_max_out_V_user_V_U_vld_out,
        ack_out => max_out_TREADY,
        apdone_blk => regslice_both_max_out_V_user_V_U_apdone_blk);

    regslice_both_max_out_V_last_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => max_out_TLAST_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID,
        ack_in => regslice_both_max_out_V_last_V_U_ack_in_dummy,
        data_out => max_out_TLAST,
        vld_out => regslice_both_max_out_V_last_V_U_vld_out,
        ack_out => max_out_TREADY,
        apdone_blk => regslice_both_max_out_V_last_V_U_apdone_blk);

    regslice_both_max_out_V_id_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => max_out_TID_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID,
        ack_in => regslice_both_max_out_V_id_V_U_ack_in_dummy,
        data_out => max_out_TID,
        vld_out => regslice_both_max_out_V_id_V_U_vld_out,
        ack_out => max_out_TREADY,
        apdone_blk => regslice_both_max_out_V_id_V_U_apdone_blk);

    regslice_both_max_out_V_dest_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => max_out_TDEST_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID,
        ack_in => regslice_both_max_out_V_dest_V_U_ack_in_dummy,
        data_out => max_out_TDEST,
        vld_out => regslice_both_max_out_V_dest_V_U_vld_out,
        ack_out => max_out_TREADY,
        apdone_blk => regslice_both_max_out_V_dest_V_U_apdone_blk);

    regslice_both_min_out_V_data_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => min_out_TDATA_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID,
        ack_in => min_out_TREADY_int_regslice,
        data_out => min_out_TDATA,
        vld_out => regslice_both_min_out_V_data_V_U_vld_out,
        ack_out => min_out_TREADY,
        apdone_blk => regslice_both_min_out_V_data_V_U_apdone_blk);

    regslice_both_min_out_V_keep_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => min_out_TKEEP_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID,
        ack_in => regslice_both_min_out_V_keep_V_U_ack_in_dummy,
        data_out => min_out_TKEEP,
        vld_out => regslice_both_min_out_V_keep_V_U_vld_out,
        ack_out => min_out_TREADY,
        apdone_blk => regslice_both_min_out_V_keep_V_U_apdone_blk);

    regslice_both_min_out_V_strb_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => min_out_TSTRB_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID,
        ack_in => regslice_both_min_out_V_strb_V_U_ack_in_dummy,
        data_out => min_out_TSTRB,
        vld_out => regslice_both_min_out_V_strb_V_U_vld_out,
        ack_out => min_out_TREADY,
        apdone_blk => regslice_both_min_out_V_strb_V_U_apdone_blk);

    regslice_both_min_out_V_user_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => min_out_TUSER_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID,
        ack_in => regslice_both_min_out_V_user_V_U_ack_in_dummy,
        data_out => min_out_TUSER,
        vld_out => regslice_both_min_out_V_user_V_U_vld_out,
        ack_out => min_out_TREADY,
        apdone_blk => regslice_both_min_out_V_user_V_U_apdone_blk);

    regslice_both_min_out_V_last_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => min_out_TLAST_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID,
        ack_in => regslice_both_min_out_V_last_V_U_ack_in_dummy,
        data_out => min_out_TLAST,
        vld_out => regslice_both_min_out_V_last_V_U_vld_out,
        ack_out => min_out_TREADY,
        apdone_blk => regslice_both_min_out_V_last_V_U_apdone_blk);

    regslice_both_min_out_V_id_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => min_out_TID_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID,
        ack_in => regslice_both_min_out_V_id_V_U_ack_in_dummy,
        data_out => min_out_TID,
        vld_out => regslice_both_min_out_V_id_V_U_vld_out,
        ack_out => min_out_TREADY,
        apdone_blk => regslice_both_min_out_V_id_V_U_apdone_blk);

    regslice_both_min_out_V_dest_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => min_out_TDEST_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID,
        ack_in => regslice_both_min_out_V_dest_V_U_ack_in_dummy,
        data_out => min_out_TDEST,
        vld_out => regslice_both_min_out_V_dest_V_U_vld_out,
        ack_out => min_out_TREADY,
        apdone_blk => regslice_both_min_out_V_dest_V_U_apdone_blk);

    regslice_both_avg_out_V_data_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => avg_out_TDATA_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID,
        ack_in => avg_out_TREADY_int_regslice,
        data_out => avg_out_TDATA,
        vld_out => regslice_both_avg_out_V_data_V_U_vld_out,
        ack_out => avg_out_TREADY,
        apdone_blk => regslice_both_avg_out_V_data_V_U_apdone_blk);

    regslice_both_avg_out_V_keep_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => avg_out_TKEEP_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID,
        ack_in => regslice_both_avg_out_V_keep_V_U_ack_in_dummy,
        data_out => avg_out_TKEEP,
        vld_out => regslice_both_avg_out_V_keep_V_U_vld_out,
        ack_out => avg_out_TREADY,
        apdone_blk => regslice_both_avg_out_V_keep_V_U_apdone_blk);

    regslice_both_avg_out_V_strb_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => avg_out_TSTRB_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID,
        ack_in => regslice_both_avg_out_V_strb_V_U_ack_in_dummy,
        data_out => avg_out_TSTRB,
        vld_out => regslice_both_avg_out_V_strb_V_U_vld_out,
        ack_out => avg_out_TREADY,
        apdone_blk => regslice_both_avg_out_V_strb_V_U_apdone_blk);

    regslice_both_avg_out_V_user_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => avg_out_TUSER_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID,
        ack_in => regslice_both_avg_out_V_user_V_U_ack_in_dummy,
        data_out => avg_out_TUSER,
        vld_out => regslice_both_avg_out_V_user_V_U_vld_out,
        ack_out => avg_out_TREADY,
        apdone_blk => regslice_both_avg_out_V_user_V_U_apdone_blk);

    regslice_both_avg_out_V_last_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => avg_out_TLAST_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID,
        ack_in => regslice_both_avg_out_V_last_V_U_ack_in_dummy,
        data_out => avg_out_TLAST,
        vld_out => regslice_both_avg_out_V_last_V_U_vld_out,
        ack_out => avg_out_TREADY,
        apdone_blk => regslice_both_avg_out_V_last_V_U_apdone_blk);

    regslice_both_avg_out_V_id_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => avg_out_TID_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID,
        ack_in => regslice_both_avg_out_V_id_V_U_ack_in_dummy,
        data_out => avg_out_TID,
        vld_out => regslice_both_avg_out_V_id_V_U_vld_out,
        ack_out => avg_out_TREADY,
        apdone_blk => regslice_both_avg_out_V_id_V_U_apdone_blk);

    regslice_both_avg_out_V_dest_V_U : component process_images_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => avg_out_TDEST_int_regslice,
        vld_in => grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID,
        ack_in => regslice_both_avg_out_V_dest_V_U_ack_in_dummy,
        data_out => avg_out_TDEST,
        vld_out => regslice_both_avg_out_V_dest_V_U_vld_out,
        ack_out => avg_out_TREADY,
        apdone_blk => regslice_both_avg_out_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_ready = ap_const_logic_1)) then 
                    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state7) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_ready = ap_const_logic_1)) then 
                    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state9) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_ready = ap_const_logic_1)) then 
                    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state9) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_ready = ap_const_logic_1)) then 
                    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_ready = ap_const_logic_1)) then 
                    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                avg_out_TDATA_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDATA;
                avg_out_TDEST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDEST;
                avg_out_TID_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TID;
                avg_out_TKEEP_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TKEEP;
                avg_out_TLAST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TLAST;
                avg_out_TSTRB_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TSTRB;
                avg_out_TUSER_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                conv_out_TDATA_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDATA;
                conv_out_TDEST_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDEST;
                conv_out_TID_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TID;
                conv_out_TKEEP_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TKEEP;
                conv_out_TLAST_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TLAST;
                conv_out_TSTRB_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TSTRB;
                conv_out_TUSER_reg <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                img_height_read_reg_696 <= img_height;
                img_width_read_reg_687 <= img_width;
                lshr_ln95_2_reg_718 <= img_height(31 downto 1);
                lshr_ln96_2_reg_728 <= img_width(31 downto 1);
                smax1_reg_708 <= smax1_fu_373_p3;
                smax_reg_703 <= smax_fu_359_p3;
                tmp_5_reg_713 <= img_height(31 downto 31);
                tmp_6_reg_723 <= img_width(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                max_out_TDATA_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDATA;
                max_out_TDEST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDEST;
                max_out_TID_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TID;
                max_out_TKEEP_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TKEEP;
                max_out_TLAST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TLAST;
                max_out_TSTRB_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TSTRB;
                max_out_TUSER_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                min_out_TDATA_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDATA;
                min_out_TDEST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDEST;
                min_out_TID_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TID;
                min_out_TKEEP_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TKEEP;
                min_out_TLAST_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TLAST;
                min_out_TSTRB_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TSTRB;
                min_out_TUSER_reg <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mul_ln21_reg_806 <= grp_fu_341_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                mul_ln37_reg_833 <= grp_fu_333_p2;
                smax39_reg_838 <= smax39_fu_640_p3;
                smax40_reg_843 <= smax40_fu_652_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                mul_ln3_reg_780 <= grp_fu_337_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                mul_ln82_reg_868 <= grp_fu_328_p2;
                sub199_reg_858 <= sub199_fu_673_p2;
                sub202_reg_863 <= sub202_fu_680_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                out_h_reg_769 <= out_h_fu_514_p3;
                select_ln37_1_reg_764 <= select_ln37_1_fu_485_p3;
                select_ln37_reg_759 <= select_ln37_fu_456_p3;
                sub17_reg_750 <= sub17_fu_430_p2;
                sub_reg_743 <= sub_fu_425_p2;
                trunc_ln95_reg_775 <= trunc_ln95_fu_520_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                out_w_reg_821 <= out_w_fu_625_p3;
                trunc_ln96_reg_828 <= trunc_ln96_fu_631_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                select_ln53_1_reg_801 <= select_ln53_1_fu_588_p3;
                select_ln53_reg_796 <= select_ln53_fu_559_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_done, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_block_state10_on_subcall_done, ap_CS_fsm_state13, ap_block_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_boolean_0 = ap_block_state13) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln37_1_fu_451_p2 <= std_logic_vector(unsigned(img_height_read_reg_696) + unsigned(ap_const_lv32_FFFFFFFE));
    add_ln37_2_fu_480_p2 <= std_logic_vector(unsigned(img_width_read_reg_687) + unsigned(ap_const_lv32_FFFFFFFE));
    add_ln53_1_fu_543_p2 <= std_logic_vector(signed(sext_ln37_1_fu_535_p1) + signed(ap_const_lv33_1));
    add_ln53_fu_572_p2 <= std_logic_vector(signed(sext_ln37_fu_532_p1) + signed(ap_const_lv33_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state5 <= ap_NS_fsm(4);
    ap_NS_fsm_state7 <= ap_NS_fsm(6);
    ap_NS_fsm_state9 <= ap_NS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_done)
    begin
        if ((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13)
    begin
        if ((ap_const_boolean_1 = ap_block_state13)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done)
    begin
        if ((grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done)
    begin
        if ((grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_done, grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_done = ap_const_logic_0) or (grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_done = ap_const_logic_0));
    end process;


    ap_block_state13_assign_proc : process(regslice_both_conv_out_V_data_V_U_apdone_blk, regslice_both_max_out_V_data_V_U_apdone_blk, regslice_both_min_out_V_data_V_U_apdone_blk, regslice_both_avg_out_V_data_V_U_apdone_blk)
    begin
                ap_block_state13 <= ((regslice_both_avg_out_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_min_out_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_max_out_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_conv_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state13, ap_block_state13)
    begin
        if (((ap_const_boolean_0 = ap_block_state13) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13, ap_block_state13)
    begin
        if (((ap_const_boolean_0 = ap_block_state13) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    avg_out_TDATA_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDATA, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID, ap_CS_fsm_state12, avg_out_TDATA_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            avg_out_TDATA_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDATA;
        else 
            avg_out_TDATA_int_regslice <= avg_out_TDATA_reg;
        end if; 
    end process;


    avg_out_TDEST_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDEST, ap_CS_fsm_state12, avg_out_TDEST_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            avg_out_TDEST_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TDEST;
        else 
            avg_out_TDEST_int_regslice <= avg_out_TDEST_reg;
        end if; 
    end process;


    avg_out_TID_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TID, ap_CS_fsm_state12, avg_out_TID_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            avg_out_TID_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TID;
        else 
            avg_out_TID_int_regslice <= avg_out_TID_reg;
        end if; 
    end process;


    avg_out_TKEEP_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TKEEP, ap_CS_fsm_state12, avg_out_TKEEP_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            avg_out_TKEEP_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TKEEP;
        else 
            avg_out_TKEEP_int_regslice <= avg_out_TKEEP_reg;
        end if; 
    end process;


    avg_out_TLAST_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TLAST, ap_CS_fsm_state12, avg_out_TLAST_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            avg_out_TLAST_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TLAST;
        else 
            avg_out_TLAST_int_regslice <= avg_out_TLAST_reg;
        end if; 
    end process;


    avg_out_TSTRB_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TSTRB, ap_CS_fsm_state12, avg_out_TSTRB_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            avg_out_TSTRB_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TSTRB;
        else 
            avg_out_TSTRB_int_regslice <= avg_out_TSTRB_reg;
        end if; 
    end process;


    avg_out_TUSER_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TUSER, ap_CS_fsm_state12, avg_out_TUSER_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            avg_out_TUSER_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TUSER;
        else 
            avg_out_TUSER_int_regslice <= avg_out_TUSER_reg;
        end if; 
    end process;

    avg_out_TVALID <= regslice_both_avg_out_V_data_V_U_vld_out;
    avg_out_TVALID_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TVALID;

    avg_result_address0_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_address0, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            avg_result_address0 <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            avg_result_address0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_address0;
        else 
            avg_result_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    avg_result_ce0_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_ce0, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            avg_result_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_result_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            avg_result_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_ce0;
        else 
            avg_result_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    avg_result_we0_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            avg_result_we0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_avg_result_we0;
        else 
            avg_result_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_TDATA_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDATA, grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID, ap_CS_fsm_state10, conv_out_TDATA_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            conv_out_TDATA_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDATA;
        else 
            conv_out_TDATA_int_regslice <= conv_out_TDATA_reg;
        end if; 
    end process;


    conv_out_TDEST_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDEST, ap_CS_fsm_state10, conv_out_TDEST_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            conv_out_TDEST_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TDEST;
        else 
            conv_out_TDEST_int_regslice <= conv_out_TDEST_reg;
        end if; 
    end process;


    conv_out_TID_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TID, ap_CS_fsm_state10, conv_out_TID_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            conv_out_TID_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TID;
        else 
            conv_out_TID_int_regslice <= conv_out_TID_reg;
        end if; 
    end process;


    conv_out_TKEEP_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TKEEP, ap_CS_fsm_state10, conv_out_TKEEP_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            conv_out_TKEEP_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TKEEP;
        else 
            conv_out_TKEEP_int_regslice <= conv_out_TKEEP_reg;
        end if; 
    end process;


    conv_out_TLAST_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TLAST, ap_CS_fsm_state10, conv_out_TLAST_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            conv_out_TLAST_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TLAST;
        else 
            conv_out_TLAST_int_regslice <= conv_out_TLAST_reg;
        end if; 
    end process;


    conv_out_TSTRB_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TSTRB, ap_CS_fsm_state10, conv_out_TSTRB_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            conv_out_TSTRB_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TSTRB;
        else 
            conv_out_TSTRB_int_regslice <= conv_out_TSTRB_reg;
        end if; 
    end process;


    conv_out_TUSER_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TUSER, ap_CS_fsm_state10, conv_out_TUSER_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            conv_out_TUSER_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TUSER;
        else 
            conv_out_TUSER_int_regslice <= conv_out_TUSER_reg;
        end if; 
    end process;

    conv_out_TVALID <= regslice_both_conv_out_V_data_V_U_vld_out;
    conv_out_TVALID_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TVALID;

    conv_result_address0_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_address0, grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            conv_result_address0 <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv_result_address0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_address0;
        else 
            conv_result_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_result_ce0_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_ce0, grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            conv_result_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_result_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv_result_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_ce0;
        else 
            conv_result_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_result_we0_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv_result_we0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_conv_result_we0;
        else 
            conv_result_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_33_fu_367_p2 <= "1" when (signed(img_width) > signed(ap_const_lv32_0)) else "0";
    empty_34_fu_538_p2 <= "1" when (signed(sub_reg_743) > signed(ap_const_lv32_0)) else "0";
    empty_35_fu_567_p2 <= "1" when (signed(sub17_reg_750) > signed(ap_const_lv32_0)) else "0";
    empty_36_fu_635_p2 <= "1" when (signed(out_h_reg_769) > signed(ap_const_lv31_0)) else "0";
    empty_37_fu_647_p2 <= "1" when (signed(out_w_reg_821) > signed(ap_const_lv31_0)) else "0";
    empty_fu_353_p2 <= "1" when (signed(img_height) > signed(ap_const_lv32_0)) else "0";

    grp_fu_328_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_block_state10_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            grp_fu_328_ce <= ap_const_logic_1;
        else 
            grp_fu_328_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_328_p0 <= grp_fu_328_p00(30 - 1 downto 0);
    grp_fu_328_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax39_reg_838),60));
    grp_fu_328_p1 <= grp_fu_328_p10(30 - 1 downto 0);
    grp_fu_328_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax40_reg_843),60));

    grp_fu_333_ce_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            grp_fu_333_ce <= ap_const_logic_1;
        else 
            grp_fu_333_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_333_p0 <= grp_fu_333_p00(31 - 1 downto 0);
    grp_fu_333_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln53_reg_796),61));
    grp_fu_333_p1 <= grp_fu_333_p10(31 - 1 downto 0);
    grp_fu_333_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln53_1_reg_801),61));
    grp_fu_337_p0 <= grp_fu_337_p00(31 - 1 downto 0);
    grp_fu_337_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax_reg_703),62));
    grp_fu_337_p1 <= grp_fu_337_p10(31 - 1 downto 0);
    grp_fu_337_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax1_reg_708),62));

    grp_fu_341_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            grp_fu_341_ce <= ap_const_logic_1;
        else 
            grp_fu_341_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_341_p0 <= grp_fu_341_p00(32 - 1 downto 0);
    grp_fu_341_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_reg_759),64));
    grp_fu_341_p1 <= grp_fu_341_p10(32 - 1 downto 0);
    grp_fu_341_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_1_reg_764),64));

    grp_fu_873_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_ce, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_ce, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_ce, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_873_ce <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_fu_873_ce <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_873_ce <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_ce;
        else 
            grp_fu_873_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_873_p0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din0, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_873_p0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_fu_873_p0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_873_p0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din0;
        else 
            grp_fu_873_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_873_p1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din1, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din1, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_873_p1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_grp_fu_873_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_fu_873_p1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_grp_fu_873_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_873_p1 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_grp_fu_873_p_din1;
        else 
            grp_fu_873_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg;
    grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg;
    grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg;
    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start <= grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg;
    grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TREADY <= (conv_out_TREADY_int_regslice and ap_CS_fsm_state10);
    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg;
    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TREADY <= (avg_out_TREADY_int_regslice and ap_CS_fsm_state12);
    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TREADY <= (max_out_TREADY_int_regslice and ap_CS_fsm_state12);
    grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TREADY <= (min_out_TREADY_int_regslice and ap_CS_fsm_state12);
    icmp68_fu_474_p2 <= "1" when (signed(tmp_4_fu_464_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_fu_445_p2 <= "1" when (signed(tmp_fu_435_p4) > signed(ap_const_lv31_0)) else "0";

    image_1_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_address0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_1_address0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_1_address0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_1_address0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_address0;
        else 
            image_1_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_1_address1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_1_address1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_1_address1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_address1;
        else 
            image_1_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_1_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_ce0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_1_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_1_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_1_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_ce0;
        else 
            image_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_1_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_1_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_1_ce1;
        else 
            image_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_we0_assign_proc : process(ap_CS_fsm_state6, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_1_we0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_1_we0;
        else 
            image_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_address0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_2_address0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_2_address0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_2_address0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_address0;
        else 
            image_2_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_2_address1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_2_address1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_2_address1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_address1;
        else 
            image_2_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_2_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_ce0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_2_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_2_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_2_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_ce0;
        else 
            image_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_2_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_2_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_2_ce1;
        else 
            image_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_we0_assign_proc : process(ap_CS_fsm_state6, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_2_we0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_2_we0;
        else 
            image_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_address0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_3_address0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_3_address0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_3_address0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_address0;
        else 
            image_3_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_3_address1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_3_address1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_3_address1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_address1;
        else 
            image_3_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_3_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_ce0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_3_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_3_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_3_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_ce0;
        else 
            image_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_3_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_3_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_3_ce1;
        else 
            image_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_we0_assign_proc : process(ap_CS_fsm_state6, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_3_we0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_3_we0;
        else 
            image_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_address0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_4_address0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_4_address0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_4_address0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_address0;
        else 
            image_4_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_4_address1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_4_address1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_4_address1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_address1;
        else 
            image_4_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_4_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_ce0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_4_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_4_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_4_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_ce0;
        else 
            image_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_4_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_4_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_4_ce1;
        else 
            image_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_we0_assign_proc : process(ap_CS_fsm_state6, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_4_we0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_4_we0;
        else 
            image_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_address0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_5_address0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_5_address0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_5_address0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_address0;
        else 
            image_5_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_5_address1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_5_address1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_5_address1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_address1;
        else 
            image_5_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_5_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_ce0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_5_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_5_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_5_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_ce0;
        else 
            image_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_5_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_5_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_5_ce1;
        else 
            image_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_we0_assign_proc : process(ap_CS_fsm_state6, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_5_we0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_5_we0;
        else 
            image_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_address0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_address0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_address0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_address0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_address0;
        else 
            image_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_address1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_address1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_address1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_address1;
        else 
            image_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    image_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_ce0, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce0, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_ce0;
        else 
            image_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce1_assign_proc : process(ap_CS_fsm_state8, grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce1, grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_image_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            image_ce1 <= grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_image_r_ce1;
        else 
            image_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_we0_assign_proc : process(ap_CS_fsm_state6, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            image_we0 <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_image_r_we0;
        else 
            image_we0 <= ap_const_logic_0;
        end if; 
    end process;

    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state6, grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_in_stream_TREADY)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_stream_TREADY_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_in_stream_TREADY;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln95_1_fu_498_p4 <= sub_ln95_fu_493_p2(31 downto 1);
    lshr_ln96_1_fu_609_p4 <= sub_ln96_fu_604_p2(31 downto 1);

    max_out_TDATA_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDATA, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID, ap_CS_fsm_state12, max_out_TDATA_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            max_out_TDATA_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDATA;
        else 
            max_out_TDATA_int_regslice <= max_out_TDATA_reg;
        end if; 
    end process;


    max_out_TDEST_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDEST, ap_CS_fsm_state12, max_out_TDEST_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            max_out_TDEST_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TDEST;
        else 
            max_out_TDEST_int_regslice <= max_out_TDEST_reg;
        end if; 
    end process;


    max_out_TID_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TID, ap_CS_fsm_state12, max_out_TID_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            max_out_TID_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TID;
        else 
            max_out_TID_int_regslice <= max_out_TID_reg;
        end if; 
    end process;


    max_out_TKEEP_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TKEEP, ap_CS_fsm_state12, max_out_TKEEP_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            max_out_TKEEP_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TKEEP;
        else 
            max_out_TKEEP_int_regslice <= max_out_TKEEP_reg;
        end if; 
    end process;


    max_out_TLAST_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TLAST, ap_CS_fsm_state12, max_out_TLAST_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            max_out_TLAST_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TLAST;
        else 
            max_out_TLAST_int_regslice <= max_out_TLAST_reg;
        end if; 
    end process;


    max_out_TSTRB_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TSTRB, ap_CS_fsm_state12, max_out_TSTRB_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            max_out_TSTRB_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TSTRB;
        else 
            max_out_TSTRB_int_regslice <= max_out_TSTRB_reg;
        end if; 
    end process;


    max_out_TUSER_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TUSER, ap_CS_fsm_state12, max_out_TUSER_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            max_out_TUSER_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TUSER;
        else 
            max_out_TUSER_int_regslice <= max_out_TUSER_reg;
        end if; 
    end process;

    max_out_TVALID <= regslice_both_max_out_V_data_V_U_vld_out;
    max_out_TVALID_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TVALID;

    max_result_address0_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_address0, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            max_result_address0 <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            max_result_address0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_address0;
        else 
            max_result_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    max_result_ce0_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_ce0, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            max_result_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_result_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            max_result_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_ce0;
        else 
            max_result_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_result_we0_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            max_result_we0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_max_result_we0;
        else 
            max_result_we0 <= ap_const_logic_0;
        end if; 
    end process;


    min_out_TDATA_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDATA, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID, ap_CS_fsm_state12, min_out_TDATA_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            min_out_TDATA_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDATA;
        else 
            min_out_TDATA_int_regslice <= min_out_TDATA_reg;
        end if; 
    end process;


    min_out_TDEST_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDEST, ap_CS_fsm_state12, min_out_TDEST_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            min_out_TDEST_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TDEST;
        else 
            min_out_TDEST_int_regslice <= min_out_TDEST_reg;
        end if; 
    end process;


    min_out_TID_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TID, ap_CS_fsm_state12, min_out_TID_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            min_out_TID_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TID;
        else 
            min_out_TID_int_regslice <= min_out_TID_reg;
        end if; 
    end process;


    min_out_TKEEP_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TKEEP, ap_CS_fsm_state12, min_out_TKEEP_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            min_out_TKEEP_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TKEEP;
        else 
            min_out_TKEEP_int_regslice <= min_out_TKEEP_reg;
        end if; 
    end process;


    min_out_TLAST_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TLAST, ap_CS_fsm_state12, min_out_TLAST_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            min_out_TLAST_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TLAST;
        else 
            min_out_TLAST_int_regslice <= min_out_TLAST_reg;
        end if; 
    end process;


    min_out_TSTRB_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TSTRB, ap_CS_fsm_state12, min_out_TSTRB_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            min_out_TSTRB_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TSTRB;
        else 
            min_out_TSTRB_int_regslice <= min_out_TSTRB_reg;
        end if; 
    end process;


    min_out_TUSER_int_regslice_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TUSER, ap_CS_fsm_state12, min_out_TUSER_reg)
    begin
        if (((grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            min_out_TUSER_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TUSER;
        else 
            min_out_TUSER_int_regslice <= min_out_TUSER_reg;
        end if; 
    end process;

    min_out_TVALID <= regslice_both_min_out_V_data_V_U_vld_out;
    min_out_TVALID_int_regslice <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TVALID;

    min_result_address0_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_address0, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            min_result_address0 <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            min_result_address0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_address0;
        else 
            min_result_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    min_result_ce0_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_ce0, grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            min_result_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_result_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            min_result_ce0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_ce0;
        else 
            min_result_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    min_result_we0_assign_proc : process(grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            min_result_we0 <= grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_min_result_we0;
        else 
            min_result_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_h_fu_514_p3 <= 
        sub_ln95_1_fu_508_p2 when (tmp_5_reg_713(0) = '1') else 
        lshr_ln95_2_reg_718;
    out_w_fu_625_p3 <= 
        sub_ln96_1_fu_619_p2 when (tmp_6_reg_723(0) = '1') else 
        lshr_ln96_2_reg_728;
    select_ln37_1_fu_485_p3 <= 
        add_ln37_2_fu_480_p2 when (icmp68_fu_474_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln37_fu_456_p3 <= 
        add_ln37_1_fu_451_p2 when (icmp_fu_445_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln53_1_fu_588_p3 <= 
        tmp_6_cast_fu_578_p4 when (empty_35_fu_567_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln53_fu_559_p3 <= 
        tmp_5_cast_fu_549_p4 when (empty_34_fu_538_p2(0) = '1') else 
        ap_const_lv31_0;
        sext_ln37_1_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_reg_743),33));

        sext_ln37_fu_532_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub17_reg_750),33));

        sext_ln95_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(out_h_reg_769),32));

        sext_ln96_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(out_w_reg_821),32));

    smax1_fu_373_p3 <= 
        trunc_ln3_fu_345_p1 when (empty_33_fu_367_p2(0) = '1') else 
        ap_const_lv31_0;
    smax39_fu_640_p3 <= 
        trunc_ln95_reg_775 when (empty_36_fu_635_p2(0) = '1') else 
        ap_const_lv30_0;
    smax40_fu_652_p3 <= 
        trunc_ln96_reg_828 when (empty_37_fu_647_p2(0) = '1') else 
        ap_const_lv30_0;
    smax_fu_359_p3 <= 
        trunc_ln3_1_fu_349_p1 when (empty_fu_353_p2(0) = '1') else 
        ap_const_lv31_0;
    sub17_fu_430_p2 <= std_logic_vector(unsigned(img_width_read_reg_687) + unsigned(ap_const_lv32_FFFFFFFF));
    sub199_fu_673_p2 <= std_logic_vector(signed(sext_ln95_fu_667_p1) + signed(ap_const_lv32_FFFFFFFF));
    sub202_fu_680_p2 <= std_logic_vector(signed(sext_ln96_fu_670_p1) + signed(ap_const_lv32_FFFFFFFF));
    sub_fu_425_p2 <= std_logic_vector(unsigned(img_height_read_reg_696) + unsigned(ap_const_lv32_FFFFFFFF));
    sub_ln95_1_fu_508_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(lshr_ln95_1_fu_498_p4));
    sub_ln95_fu_493_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(img_height_read_reg_696));
    sub_ln96_1_fu_619_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(lshr_ln96_1_fu_609_p4));
    sub_ln96_fu_604_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(img_width_read_reg_687));
    tmp_4_fu_464_p4 <= sub17_fu_430_p2(31 downto 1);
    tmp_5_cast_fu_549_p4 <= add_ln53_1_fu_543_p2(31 downto 1);
    tmp_6_cast_fu_578_p4 <= add_ln53_fu_572_p2(31 downto 1);
    tmp_fu_435_p4 <= sub_fu_425_p2(31 downto 1);
    trunc_ln3_1_fu_349_p1 <= img_height(31 - 1 downto 0);
    trunc_ln3_fu_345_p1 <= img_width(31 - 1 downto 0);
    trunc_ln95_fu_520_p1 <= out_h_fu_514_p3(30 - 1 downto 0);
    trunc_ln96_fu_631_p1 <= out_w_fu_625_p3(30 - 1 downto 0);
end behav;
