


<!DOCTYPE HTML>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
	<head>
		<meta charset="utf-8">
		
		<meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
		<link rel="stylesheet" href="https://static.cloud.coveo.com/searchui/v2.4382/css/CoveoFullSearch.css"/>
		<meta http-equiv="X-UA-Compatible" content="IE=edge"/>
		<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
		<meta name="description"/>
		<meta name="keywords"/>
		<meta property="og:title" content=""/>
		<meta property="og:description"/>
		<!-- favicon -->
		<link rel="icon" type="image/vnd.microsoft.icon" href="../../../_static/favicon.ico"/>
		<link rel="shortcut icon" type="image/vnd.microsoft.icon" href="../../../_static/favicon.ico"/>
		<!-- Fonts -->
		<link href="https://fonts.googleapis.com/css?family=Roboto:300,400,500" rel="stylesheet" type="text/css"/>

  
  
  
  

  
      <script type="text/javascript" src="../../../_static/js/jquery.min.js"></script>
	  <script type="text/javascript" src="../../../_static/js/gtm.js"></script>
  <script type="text/javascript" src="../../../_static/js/modernizr.min.js"></script>
    <script type="text/javascript" src="../../../_static/js/d3dd8c60ed.js"></script>
    <script type="text/javascript" src="../../../_static/js/common-ui-all.min.js"></script>
    <script type="text/javascript" src="../../../_static/js/header-footer.min.js"></script>
    <script type="text/javascript" src="../../../_static/js/jquery-ui.min.js"></script>
    <script type="text/javascript" src="../../../_static/js/CoveoJsSearch.Lazy.min.js"></script>
    <script type="text/javascript" src="../../../_static/js/linkid.js"></script>
    <script type="text/javascript" src="../../../_static/js/Searchbox.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../../" src="../../../_static/documentation_options.js"></script>
        <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
        <script src="../../../_static/jquery.js"></script>
        <script src="../../../_static/underscore.js"></script>
        <script src="../../../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../../../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/css/common-ui-all.min.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/css/header-footer.min.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/css/pro.min.css" media="all" />
  <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="Use Secure Boot Features to Protect Your Design" href="9-secure-boot.html" />
    <link rel="prev" title="Design Example 1: Using GPIOs, Timers, and Interrupts" href="7-design1-using-gpio-timer-interrupts.html" /> 
	</head>
	<body>
		<div class="xilinx-bs3"/>
		<div class="root responsivegrid">
			<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 aem-Grid--large--16 aem-Grid--xlarge--16 aem-Grid--xxlarge--16 aem-Grid--xxxlarge--16 ">
				<div class="xilinxExperienceFragments experiencefragment aem-GridColumn aem-GridColumn--default--12">
					<div class="xf-content-height">
						<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
							<div class="header parbase aem-GridColumn aem-GridColumn--default--12">
								<noindex>
									<header data-component="header">
										<nav class="navbar navbar-default aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid main-nav">
													<div class="row">
														<div class="col-xs-12">
															<div class="logo-column">
																<div class="logo">
																	<a href="https://www.xilinx.com/">
																	<img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-header-logo.svg?raw=true" title="Xilinx Inc"/>
																	</a>
																</div>
															</div>
															<div class="navbar-column">
																<div class="navbar navbar-collapse collapse" id="xilinx-main-menu">
																	<div class="mobile-search-container">
																		<div id="headerSearchBox" class="headerSearch"
																			data-component="header-search"
																			data-redirect-if-empty="false"
																			data-coveo-access-token="xxa237d4dd-f0aa-47fc-9baa-af9121851b33"
																			data-coveo-organization-id="xilinxcomprode2rjoqok">
																			<div class='coveo-search-section'>
																				<div class="CoveoAnalytics" data-search-hub="Site"></div>
																				<ul class="dropdown-menu options">
																					<li class="option" data-label="All" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-search-hub="Site">
																						<a href="#">
																						All</a>
																					</li>
																					<li data-label="Silicon Devices" data-action-link="https://www.xilinx.com//products/silicon-devices/si-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Silicon Devices</a>
																					</li>
																					<li data-label="Boards and Kits" data-action-link="https://www.xilinx.com//products/boards-and-kits/bk-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Boards and Kits</a>
																					</li>
																					<li data-label="Intellectual Property" data-action-link="https://www.xilinx.com//products/intellectual-property/ip-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Intellectual Property</a>
																					</li>
																					<li data-label="Support" class="option" data-action-link="https://www.xilinx.com/search/support-keyword-search.html" data-search-hub="Support">
																						<a href="#">
																						Support</a>
																						<ul>
																							<li data-label="Documentation" data-action-link="https://www.xilinx.com//support/documentation-navigation/documentation-keyword-search.html" data-search-hub="Document">
																								<a href="#">
																								Documentation</a>
																							</li>
																							<li data-label="Knowledge Base" data-action-link="https://www.xilinx.com//support/answer-navigation/answer-keyword-search.html" data-search-hub="AnswerRecord">
																								<a href="#">
																								Knowledge Base</a>
																							</li>
																							<li data-label="Community Forums" data-action-link="https://www.xilinx.com/search/forums-keyword-search.html" data-search-hub="Forums">
																								<a href="#">
																								Community Forums</a>
																							</li>
																						</ul>
																					</li>
																					<li data-label="Partners" data-action-link="https://www.xilinx.com//alliance/member-keyword-search.html" data-search-hub="Partner">
																						<a href="#">
																						Partners</a>
																					</li>
																					<li data-label="Videos" data-action-link="https://www.xilinx.com/video/video-keyword-search.html" data-search-hub="Video">
																						<a href="#">
																						Videos</a>
																					</li>
																					<li data-label="Press" data-action-link="https://www.xilinx.com/search/press-keyword-search.html" data-search-hub="Press">
																						<a href="#">
																						Press</a>
																					</li>
																				</ul>
																				<a href="#" class="btn dropdown-toggle value" data-toggle="dropdown"></a>
																				<div class="CoveoSearchbox" data-id="coveosearchbox" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-placeholder="Search Xilinx"></div>
																			</div>
																		</div>
																	</div>
																	<ul class="nav navbar-nav nav-justified">
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/applications.html">
																			Applications</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/products/silicon-devices.html">
																			Products</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://developer.xilinx.com/">
																			Developers</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/support.html">
																			Support</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/about/company-overview.html">
																			About</a>
																		</li>
																	</ul>
																</div>
															</div>
															<script type="text/javascript" src="../../../_static/js/gtm.js"></script>
															<!--<div class="mini-nav">
																<button type="button" data-function="xilinx-mobile-menu" id="nav-toggle" class="navbar-toggle collapsed visible-xs-block" aria-expanded="false">
																<span></span>
																<span></span>
																<span></span>
																<span></span>
																</button>
																<ul class="list-inline">
																	<li class="dropdown user-menu">
																		<button data-toggle="dropdown">
																		<span class="sr-only">Account</span>
																		<span class="fas fa-user"></span>
																		</button>
																		<ul class="dropdown-menu">
																			<li>
																				<a href="https://www.xilinx.com/myprofile/subscriptions.html">
																				My Account</a>
																			</li>
																			<li>
																				<a href="https://www.xilinx.com/registration/create-account.html">
																				Create Account</a>
																			</li>
																			<li>
																				<a href="https://www.xilinx.com/bin/protected/en/signout">
																				Sign Out</a>
																			</li>
																		</ul>
																	</li>
																	<li class="hidden-xs">
																		<button data-function="search-toggle">
																		<span class="sr-only">Search</span>
																		<span class="far fa-search"></span>
																		</button>
																	</li>
																</ul>
															</div>
															-->
															<div class="search-container">
																<div id="headerSearchBox" class="headerSearch"
																	data-component="header-search"
																	data-redirect-if-empty="false"
																	data-coveo-access-token="xxa237d4dd-f0aa-47fc-9baa-af9121851b33"
																	data-coveo-organization-id="xilinxcomprode2rjoqok">
																	<div class='coveo-search-section'>
																		<div class="CoveoAnalytics" data-search-hub="Site"></div>
																		<ul class="dropdown-menu options">
																			<li class="option" data-label="All" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-search-hub="Site">
																				<a href="#">
																				All</a>
																			</li>
																			<li data-label="Silicon Devices" data-action-link="https://www.xilinx.com/products/silicon-devices/si-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Silicon Devices</a>
																			</li>
																			<li data-label="Boards and Kits" data-action-link="https://www.xilinx.com/products/boards-and-kits/bk-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Boards and Kits</a>
																			</li>
																			<li data-label="Intellectual Property" data-action-link="https://www.xilinx.com/products/intellectual-property/ip-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Intellectual Property</a>
																			</li>
																			<li data-label="Support" class="option" data-action-link="https://www.xilinx.com/search/support-keyword-search.html" data-search-hub="Support">
																				<a href="#">
																				Support</a>
																				<ul>
																					<li data-label="Documentation" data-action-link="https://www.xilinx.com/support/documentation-navigation/documentation-keyword-search.html" data-search-hub="Document">
																						<a href="#">
																						Documentation</a>
																					</li>
																					<li data-label="Knowledge Base" data-action-link="https://www.xilinx.com/support/answer-navigation/answer-keyword-search.html" data-search-hub="AnswerRecord">
																						<a href="#">
																						Knowledge Base</a>
																					</li>
																					<li data-label="Community Forums" data-action-link="https://www.xilinx.com/search/forums-keyword-search.html" data-search-hub="Forums">
																						<a href="#">
																						Community Forums</a>
																					</li>
																				</ul>
																			</li>
																			<li data-label="Partners" data-action-link="https://www.xilinx.com/alliance/member-keyword-search.html" data-search-hub="Partner">
																				<a href="#">
																				Partners</a>
																			</li>
																			<li data-label="Videos" data-action-link="https://www.xilinx.com/video/video-keyword-search.html" data-search-hub="Video">
																				<a href="#">
																				Videos</a>
																			</li>
																			<li data-label="Press" data-action-link="https://www.xilinx.com/search/press-keyword-search.html" data-search-hub="Press">
																				<a href="#">
																				Press</a>
																			</li>
																		</ul>
																		<a href="#" class="btn dropdown-toggle value" data-toggle="dropdown"></a>
																		<div class="CoveoSearchbox" data-id="coveosearchbox" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-placeholder="Search Xilinx"></div>
																	</div>
																</div>
																<button data-function="search-toggle">
																<span class="sr-only">Search</span>
																<span class="far fa-times"></span>
																</button>
															</div>
														</div>
													</div>
												</div>
											</div>
										</nav>
									</header>
								</noindex>
							</div>
						</div>
					</div>
				</div>
				<div class="parsys aem-GridColumn--xxxlarge--none aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
						<div class="container-fluid">
							<div class="row">
							<div class="col-xs-12">
   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../../index.html" class="icon icon-home" alt="Documentation Home"> エンベデッド デザイン チュートリアル
          

          
          </a>

          
            
            
              <div class="version">
                2021.1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

      
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
            
            
            
              
            
            
              <p class="caption" role="heading"><span class="caption-text">简体中文</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-cn/index.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">日本語</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-jp/index.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">入門チュートリアル</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="ZynqMPSoC-EDT.html">Zynq UltraScale+ MPSoC エンベデッド デザイン チュートリアル</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="1-introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="2-getting-started.html">Getting Started</a></li>
<li class="toctree-l2"><a class="reference internal" href="3-system-configuration.html">Zynq UltraScale+ MPSoC System Configuration with Vivado</a></li>
<li class="toctree-l2"><a class="reference internal" href="4-build-sw-for-ps-subsystems.html">Building Software for PS Subsystems</a></li>
<li class="toctree-l2"><a class="reference internal" href="5-debugging-with-vitis-debugger.html">Debugging Standalone Applications with the Vitis Debugger</a></li>
<li class="toctree-l2"><a class="reference internal" href="6-build-linux-sw-for-ps.html">Building and Debugging Linux Applications</a></li>
<li class="toctree-l2"><a class="reference internal" href="7-design1-using-gpio-timer-interrupts.html">System Design Example: Using GPIO, Timer and Interrupts</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Boot and Configuration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#system-software">System Software</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#first-stage-boot-loader">First Stage Boot Loader</a></li>
<li class="toctree-l4"><a class="reference internal" href="#platform-management-unit-firmware-pmufw">Platform Management Unit Firmware (PMUFW)</a></li>
<li class="toctree-l4"><a class="reference internal" href="#u-boot">U-Boot</a></li>
<li class="toctree-l4"><a class="reference internal" href="#arm-trusted-firmware-atf">Arm Trusted Firmware (ATF)</a></li>
<li class="toctree-l4"><a class="reference internal" href="#linux-on-apu">Linux on APU</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bare-metal-on-the-rpu">Bare Metal on the RPU</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#boot-sequence-for-sd-boot">Boot Sequence for SD-Boot</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#running-the-image-on-the-zcu102-board">Running the Image on the ZCU102 Board</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#boot-sequence-for-qspi-boot-mode">Boot Sequence for QSPI Boot Mode</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#creating-linux-images-using-petalinux-for-qspi-flash">Creating Linux Images Using PetaLinux for QSPI Flash</a></li>
<li class="toctree-l4"><a class="reference internal" href="#boot-image-setup-in-vitis">Boot Image Setup in Vitis</a></li>
<li class="toctree-l4"><a class="reference internal" href="#running-the-image-in-qspi-boot-mode-on-zcu102-board">Running the Image in QSPI Boot Mode on ZCU102 Board</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#boot-sequence-for-qspi-boot-mode-using-jtag">Boot Sequence for QSPI-Boot Mode Using JTAG</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#setting-up-the-target">Setting Up the Target</a></li>
<li class="toctree-l4"><a class="reference internal" href="#loading-u-boot-using-xsct-xsdb">Loading U-Boot Using XSCT/XSDB</a></li>
<li class="toctree-l4"><a class="reference internal" href="#load-boot-bin-in-ddr-using-xsdb">Load boot.bin in DDR Using XSDB</a></li>
<li class="toctree-l4"><a class="reference internal" href="#loading-the-boot-bin-image-in-qspi-using-u-boot">Loading the boot.bin Image in QSPI Using U-Boot</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#boot-sequence-for-usb-boot-mode">Boot Sequence for USB Boot Mode</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#configuring-fsbl-to-enable-usb-boot-mode">Configuring FSBL to Enable USB Boot Mode</a></li>
<li class="toctree-l4"><a class="reference internal" href="#creating-boot-images-for-usb-boot">Creating Boot Images for USB Boot</a></li>
<li class="toctree-l4"><a class="reference internal" href="#boot-using-usb-boot">Boot Using USB Boot</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="9-secure-boot.html">Secure Boot</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Zynq7000-EDT/Zynq7000-EDT.html">Zynq-7000 エンベデッド デザイン チュートリアル</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">機能チュートリアル</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Feature_Tutorials/debuggable-fsbl/debuggable-fsbl.html">First Stage Boot Loader (FSBL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Feature_Tutorials/sw-profiling/sw-profiling.html">システム デバッガーを使用したアプリケーションのプロファイル</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">デバッグ ガイド</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Vitis-Embedded-Software-Debugging/Debugging.html">Vitis エンベデッド ソフトウェア デバッグ ガイド (UG1515) 2021.1</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">ユーザー ガイド</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../User_Guides/SPA-UG/SPA-UG.html">システム パフォーマンス解析</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../User_Guides/Performance_Benchmark/Dhrystone/README.html">Versal Dhrystone ベンチマーク</a></li>
</ul>

            
			
			<p class="caption"><span class="caption-text">This Page</span></p>
				<ul class="current">
				  <li class="toctree-l1"><a href="../../../_sources/docs/Introduction/ZynqMPSoC-EDT/8-boot-and-configuration.md.txt"
						rel="nofollow">Show Source</a></li>
				</ul>
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">エンベデッド デザイン チュートリアル</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="ZynqMPSoC-EDT.html">Zynq UltraScale+ MPSoC Embedded Design Tutorial</a> &raquo;</li>
        
      <li>Boot and Configuration</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../../_sources/docs/Introduction/ZynqMPSoC-EDT/8-boot-and-configuration.md.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="boot-and-configuration">
<h1>Boot and Configuration<a class="headerlink" href="#boot-and-configuration" title="Permalink to this headline">¶</a></h1>
<p>This chapter shows how to integrate the software and hardware components generated in the previous steps to create a Zynq® UltraScale+™ boot image. After reading this chapter, you will understand how to integrate and load boot loaders, bare-metal applications (for APU/RPU), and the Linux OS for a Zynq UltraScale+ system in different boot requirements: QSPI, SD card, JTAG, and so on.</p>
<p>The following key points are covered in this chapter:</p>
<ul class="simple">
<li><p>System software: FSBL, PMU firmware, U-Boot, Arm® trusted firmware (ATF)</p></li>
<li><p>Application processing unit (APU): configuring SMP Linux for APU</p></li>
<li><p>Real-time processing unit (RPU): configuring bare-metal for RPU in lockstep</p></li>
<li><p>Creating a boot image for the following boot sequence:</p>
<ol class="simple">
<li><p>APU</p></li>
<li><p>RPU lockstep</p></li>
</ol>
</li>
<li><p>Creating and loading a secure boot image</p></li>
</ul>
<blockquote>
<div><p><strong>Note:</strong> For more information on RPU lockstep, see the <em>Zynq UltraScale+ Device Technical Reference Manual</em> (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/ndoc?t=user_guides%3Bd=ug1085-zynq-ultrascale-trm.pdf">UG1085</a>).</p>
</div></blockquote>
<p>While previous sections focused only on creating software blocks for each processing unit in
the PS, this chapter explains how these blocks can be loaded as a part of a bigger system.</p>
<p>To create a boot image, you can either use the Create Boot Image wizard in the Vitis IDE, or the Bootgen
command line tool (the Create Boot Image wizard calls the Bootgen tool as well). The principle function of the Create Boot Image wizard or Bootgen is to integrate the partitions (hardware-bitstream
and software) in the proper format. It allows you to specify security options. It can also create cryptographic keys.</p>
<p>Functionally, Bootgen uses a BIF (Bootgen image format) file as an input, and generates a single file image in binary BIN or MCS format. It can be used to program non-volatile memories such as QSPI and SD cards. The Bootgen GUI facilitates the creation of the BIF input file.</p>
<p>This chapter makes use of a processing system block. <a class="reference internal" href="7-design1-using-gpio-timer-interrupts.html"><span class="doc">Design Example 1: Using GPIOs, Timers, and Interrupts</span></a> covers the boot image which will include the PS partitions used in this chapter and a bitstream targeted for the PL fabric.</p>
<div class="section" id="system-software">
<h2>System Software<a class="headerlink" href="#system-software" title="Permalink to this headline">¶</a></h2>
<p>The following system software blocks cover most of the boot and configuration for this chapter. For detailed boot flow and various boot sequences, refer to the <em>System Boot and Configuration</em> chapter
in the <em>Zynq UltraScale+ MPSoC: Software Developers Guide</em> (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest%3Bd=ug1137-zynq-ultrascale-mpsoc-swdev.pdf">UG1137</a>).</p>
<div class="section" id="first-stage-boot-loader">
<h3>First Stage Boot Loader<a class="headerlink" href="#first-stage-boot-loader" title="Permalink to this headline">¶</a></h3>
<p>In non-secure boot mode, the platform management unit (PMU) releases the reset of the configuration security unit, and enters the PMU server mode to monitor power. At this stage, the configuration security
unit loads the first stage boot loader (FSBL) into on-chip memory (OCM). The FSBL can be run from either APU A53_0, RPU R5_0, or RPU R5_lockstep. In this example, the FSBL is targeted for APU Cortex™-A53
Core 0. The last 512 bytes of this region are used by FSBL to share the hand-off parameters corresponding to the applications handed off by the ATF.</p>
<p>The first stage boot loader initializes important blocks in the processing subsystem. This includes clearing the reset of the processors and initializing clocks, memory, UART, and so on before handing over the control of the next partition in DDR, to either the RPU or APU. In this example, the FSBL loads a bare-metal application in DDR and hands off to the RPU Cortex-R5F in lockstep mode, and then loads
U-Boot to be executed by the APU Cortex-A53 Core-0. For more information, see the <em>Zynq UltraScale+ MPSoC: Software Developers Guide</em> (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest%3Bd=ug1137-zynq-ultrascale-mpsoc-swdev.pdf">UG1137</a>).</p>
<p>For this chapter, you can use the FSBL executable that you created in <a class="reference internal" href="4-build-sw-for-ps-subsystems.html"><span class="doc">Building Software for PS Subsystems</span></a>. In the FSBL application, the <code class="docutils literal notranslate"><span class="pre">xfsbl_translation_table.S</span></code> differs from the <code class="docutils literal notranslate"><span class="pre">translation_table.S</span></code> of the Cortex-A53 in only one aspect, to mark the DDR region as reserved. This is to avoid speculative access to DDR before it is initialized. When the DDR initialization is completed in FSBL, the memory attributes for the DDR region are changed to “memory” so that they are cacheable.</p>
</div>
<div class="section" id="platform-management-unit-firmware-pmufw">
<h3>Platform Management Unit Firmware (PMUFW)<a class="headerlink" href="#platform-management-unit-firmware-pmufw" title="Permalink to this headline">¶</a></h3>
<p>The platform management unit (PMU) and the configuration security unit
manage and perform the multi-staged booting process. The PMU primarily
controls the pre-configuration stage that executes the PMU ROM to set up
the system. The PMU handles all of the processes related to reset and
wake-up. The Vitis IDE provides PMU firmware that can be built to run
on the PMU. For more details on the platform management and PMU
firmware, see the <em>Zynq UltraScale+ MPSoC: Software Developers Guide</em> (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest%3Bd=ug1137-zynq-ultrascale-mpsoc-swdev.pdf">UG1137</a>).</p>
<p>The PMU firmware can be loaded in the following ways:</p>
<ul class="simple">
<li><p>Using BootROM as described in <a class="reference external" href="#boot-sequence-for-sd-boot">Boot Sequence for SD-Boot</a>.</p></li>
<li><p>Using FSBL as described in <a class="reference external" href="#boot-sequence-for-qspi-boot-mode">Boot Sequence for QSPI Boot Mode</a>.</p></li>
<li><p>Using JTAG boot mode as described in <a class="reference external" href="#boot-sequence-for-qspi-boot-mode-using-jtag">Boot Sequence for QSPI-Boot Mode Using JTAG</a>.</p></li>
</ul>
<p>For more information, see the <a class="reference external" href="https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841724/PMU+Firmware">PMU Firmware Xilinx Wiki</a>.</p>
</div>
<div class="section" id="u-boot">
<h3>U-Boot<a class="headerlink" href="#u-boot" title="Permalink to this headline">¶</a></h3>
<p>The U-Boot acts as a secondary boot loader. After the FSBL handoff,
the U-Boot loads Linux on the Arm® Cortex-A53 APU. After FSBL, the U-Boot
configures the rest of the peripherals in the processing system based
on board configuration. U-Boot can fetch images from different memory
sources such as eMMC, SATA, TFTP, SD, and QSPI. For this example, U-Boot
and all other images are loaded from the SD card. Therefore, for this
example, the board will be set to SD-boot mode.</p>
<p>U-Boot can be configured and built using the PetaLinux tool flow. For
this example, you can use the U-Boot image that you created in
<a class="reference internal" href="6-build-linux-sw-for-ps.html"><span class="doc">Building Linux Software for PS Subsystems</span></a>.</p>
</div>
<div class="section" id="arm-trusted-firmware-atf">
<h3>Arm Trusted Firmware (ATF)<a class="headerlink" href="#arm-trusted-firmware-atf" title="Permalink to this headline">¶</a></h3>
<p>The ATF is a transparent bare-metal application layer executed in Exception Level 3 (EL3) on the APU. The ATF includes a Secure Monitor layer for switching between the secure and non-secure world. The Secure Monitor and the implementation of Trusted Board Boot Requirements (TBBR) make the ATF layer a mandatory requirement to load Linux on an APU on Zynq UltraScale+.</p>
<p>FSBL loads the ATF to be executed by the APU, which keeps running in EL3 awaiting a service request. The ATF starts at 0xFFFEA000. FSBL also loads U-Boot in DDR to be executed by the APU, which loads the Linux OS in SMP mode on the APU. It is important to note that the PL bitstream should be loaded before the ATF is loaded. This is because FSBL uses the OCM region, which is reserved by the ATF as a temporary buffer for when the bitstream is present in the BIN file. Because of this, if the bitstream is loaded after the ATF, FSBL overwrites the ATF image with its temporary buffer, corrupting the ATF image. The bitstream should therefore be positioned the in BIF before the ATF and preferably immediately after FSBL
and PMU firmware.</p>
<p>The ATF (<code class="docutils literal notranslate"><span class="pre">bl31.elf</span></code>) is built by default in PetaLinux and can be found in the PetaLinux project images directory.</p>
<p>For more details on ATF, refer to the <em>Arm Trusted Firmware</em> section in the <em>Security</em> chapter of the <em>Zynq UltraScale+ MPSoC: Software Developers Guide</em> (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest%3Bd=ug1137-zynq-ultrascale-mpsoc-swdev.pdf">UG1137</a>).</p>
</div>
<div class="section" id="linux-on-apu">
<h3>Linux on APU<a class="headerlink" href="#linux-on-apu" title="Permalink to this headline">¶</a></h3>
<p>You already created the PetaLinux images in <a class="reference internal" href="4-build-sw-for-ps-subsystems.html"><span class="doc">Building Software for PS Subsystems</span></a>. In this example, the PetaLinux is configured to build images for SD-boot with an <code class="docutils literal notranslate"><span class="pre">initramfs</span></code> root file system. This is the default boot setting in PetaLinux.</p>
<p>The images can be found in the <code class="docutils literal notranslate"><span class="pre">$&lt;PetaLinux_Project&gt;/images/linux/</span></code> directory. For loading Linux on the APU, the following images are used from PetaLinux:</p>
<ul class="simple">
<li><p>ATF: <code class="docutils literal notranslate"><span class="pre">bl31.elf</span></code></p></li>
<li><p>U-Boot: <code class="docutils literal notranslate"><span class="pre">u-boot.elf</span></code></p></li>
<li><p>Linux images: <code class="docutils literal notranslate"><span class="pre">image.ub</span></code>, which contains:</p>
<ul>
<li><p>Kernel image: <code class="docutils literal notranslate"><span class="pre">Image</span></code></p></li>
<li><p>Device tree blob: <code class="docutils literal notranslate"><span class="pre">system.dtb</span></code></p></li>
<li><p>Root file system: <code class="docutils literal notranslate"><span class="pre">rootfs.cpio.gz.u-boot</span></code></p></li>
</ul>
</li>
</ul>
</div>
<div class="section" id="bare-metal-on-the-rpu">
<h3>Bare Metal on the RPU<a class="headerlink" href="#bare-metal-on-the-rpu" title="Permalink to this headline">¶</a></h3>
<p>In addition to Linux on APU, this example also loads a bare-metal application on RPU Cortex-R5F in lockstep mode.</p>
<p>For this example, refer to the testapp_r5 application that you created in <a class="reference external" href="4-build-sw-for-ps-subsystems.md#creating-a-custom-bare-metal-application-for-an-arm-cortex-r5-based-rpu">Create Custom Bare-Metal Application for Arm Cortex-R5 based RPU</a>.</p>
</div>
</div>
<div class="section" id="boot-sequence-for-sd-boot">
<h2>Boot Sequence for SD-Boot<a class="headerlink" href="#boot-sequence-for-sd-boot" title="Permalink to this headline">¶</a></h2>
<p>Now that all the individual images are ready, create the boot image to load all of these components on the Zynq UltraScale+ device. This can be done using the Create Boot Image wizard in the Vitis IDE by performing the following steps.</p>
<ol>
<li><p>Launch the Create Boot Image wizard in the Vitis IDE:</p>
<ul class="simple">
<li><p>In the Vitis IDE, select <strong>Xilinx → Create Boot Image</strong>.</p></li>
</ul>
</li>
<li><p>Select all the partitions referred to in earlier sections in this chapter, and set them as shown in the following figure.</p>
<p><img alt="../../../_images/image551.png" src="../../../_images/image551.png" /></p>
</li>
<li><p>Add the FSBL partition:</p>
<ol class="simple">
<li><p>In the Create Boot Image wizard, click <strong>Add</strong> to open the Add Partition view.</p></li>
<li><p>In the Add Partition view, click <strong>Browse</strong> to select the FSBL executable.</p></li>
<li><p>For FSBL, ensure that the partition type is selected as boot loader and the correct destination CPU is selected by the tool. The tool is configured to make this selection based on the FSBL executable.</p></li>
</ol>
<blockquote>
<div><p><strong>Note:</strong> Ignore the Exception Level drop down, because FSBL is set to
EL3 by default. Also, leave the TrustZone setting unselected for this
example.</p>
</div></blockquote>
<p><img alt="../../../_images/image561.png" src="../../../_images/image561.png" /></p>
<ol class="simple">
<li><p>Click <strong>OK</strong> to select FSBL and go back to Create Boot Image wizard.</p></li>
</ol>
</li>
<li><p>Add the PMU and ATF firmware partitions:</p>
<ol>
<li><p>Click <strong>Add</strong> to open the Add Partition view, shown in the following figure.</p>
<p><img alt="../../../_images/image571.png" src="../../../_images/image571.png" /></p>
</li>
<li><p>Add the PMU firmware partition.</p></li>
<li><p>Browse to and select the <strong>PMU Firmware executable</strong>.</p></li>
<li><p>For this partition, select <strong>pmu</strong> as the partition type.</p></li>
<li><p>Leave the Exception Level and TrustZone settings unselected.</p></li>
<li><p>Click <strong>OK</strong>.</p></li>
<li><p>Click <strong>Add</strong> to open the Add Partition view.</p></li>
<li><p>Add the ATF firmware <code class="docutils literal notranslate"><span class="pre">bl31.elf</span></code> partition.</p>
<blockquote>
<div><p><strong>Note:</strong> ATF Firmware (<code class="docutils literal notranslate"><span class="pre">bl31.elf</span></code>) can be found in <code class="docutils literal notranslate"><span class="pre">&lt;PetaLinux</span> <span class="pre">Project&gt;/image/linux/</span></code>.</p>
</div></blockquote>
<ol class="simple">
<li><p>For this partition, select <strong>datafile</strong> as the partition type.</p></li>
<li><p>Set the Destination Device as <strong>PS</strong>.</p></li>
<li><p>Set the Destination CPU as <strong>A53 0</strong>.</p></li>
<li><p>Set the Exception Level to EL3 and select <strong>Enable TrustZone</strong>.</p></li>
</ol>
<p><img alt="../../../_images/image581.png" src="../../../_images/image581.png" /></p>
</li>
<li><p>Click <strong>OK</strong>.</p></li>
</ol>
</li>
<li><p>Add the R5 executable and enable it in lockstep mode.</p>
<ol>
<li><p>Click <strong>Add</strong> to add the Cortex-R5F bare-metal executable.</p>
<p><img alt="../../../_images/image591.png" src="../../../_images/image591.png" /></p>
</li>
<li><p>Set the Destination Device as <strong>PS</strong>.</p></li>
<li><p>Set the Destination CPU as <strong>R5 Lockstep</strong>. This sets the RPU R5 cores to run in lockstep mode.</p></li>
<li><p>Leave Exception Level and TrustZone unselected.</p></li>
<li><p>Click <strong>OK</strong>.</p></li>
</ol>
</li>
<li><p>Now, add the U-Boot partition. You can find <code class="docutils literal notranslate"><span class="pre">u-boot.elf</span></code> for sd_boot mode in <code class="docutils literal notranslate"><span class="pre">&lt;PetaLinux_project&gt;/images/linux/sd_boot</span></code>.</p>
<ol>
<li><p>Click <strong>Add</strong> to add the u-boot.elf partition.</p></li>
<li><p>For U-Boot, select the Destination Device as <strong>PS</strong>.</p></li>
<li><p>Select the Destination CPU as <strong>A53 0</strong>.</p></li>
<li><p>Set the Exception Level to <strong>EL2</strong>.</p>
<p><img alt="../../../_images/image601.png" src="../../../_images/image601.png" /></p>
</li>
<li><p>Click <strong>OK</strong> to return to the Create Boot Image wizard.</p></li>
<li><p>Click <strong>Create Image</strong> to close the wizard and create the boot
image.</p></li>
</ol>
</li>
</ol>
<p>You can also create <code class="docutils literal notranslate"><span class="pre">BOOT.bin</span></code> images using the BIF attributes and the Bootgen command. For this configuration, the BIF file contains the following attributes:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span><span class="n">arch</span> <span class="o">=</span> <span class="n">zynqmp</span><span class="p">;</span> <span class="n">split</span> <span class="o">=</span> <span class="n">false</span><span class="p">;</span> <span class="nb">format</span> <span class="o">=</span> <span class="n">BIN</span>
<span class="n">the_ROM_image</span><span class="p">:</span>
<span class="p">{</span>
<span class="p">[</span><span class="n">bootloader</span><span class="p">,</span> <span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">a53</span><span class="o">-</span><span class="mi">0</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">fsbl_a53</span>\<span class="n">Debug</span>\<span class="n">fsbl_a53</span><span class="o">.</span><span class="n">elf</span>
<span class="p">[</span><span class="n">pmufw_image</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">edt_zcu102_wrapper</span>\<span class="n">export</span>\<span class="n">edt_zcu102_wrapper</span>\<span class="n">sw</span>\<span class="n">edt_zcu102_wrapper</span>\<span class="n">boot</span>\<span class="n">pmufw</span><span class="o">.</span><span class="n">elf</span>
<span class="p">[</span><span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">a53</span><span class="o">-</span><span class="mi">0</span><span class="p">,</span> <span class="n">exception_level</span> <span class="o">=</span> <span class="n">el</span><span class="o">-</span><span class="mi">3</span><span class="p">,</span> <span class="n">trustzone</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">sd_boot</span>\<span class="n">bl31</span><span class="o">.</span><span class="n">elf</span>
<span class="p">[</span><span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">r5</span><span class="o">-</span><span class="n">lockstep</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">testapp_r5</span>\<span class="n">Debug</span>\<span class="n">testapp_r5</span><span class="o">.</span><span class="n">elf</span>
<span class="p">[</span><span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">a53</span><span class="o">-</span><span class="mi">0</span><span class="p">,</span> <span class="n">exception_level</span> <span class="o">=</span> <span class="n">el</span><span class="o">-</span><span class="mi">2</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">sd_boot</span>\<span class="n">u</span><span class="o">-</span><span class="n">boot</span><span class="o">.</span><span class="n">elf</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The Vitis IDE calls the following Bootgen command to generate the
BOOT.bin image for this configuration:</p>
<p><code class="docutils literal notranslate"><span class="pre">bootgen</span> <span class="pre">-image</span> <span class="pre">sd_boot.bif</span> <span class="pre">-arch</span> <span class="pre">zynqmp</span> <span class="pre">-o</span> <span class="pre">C:\edt\sd_boot\BOOT.bi</span></code>n</p>
<div class="section" id="running-the-image-on-the-zcu102-board">
<h3>Running the Image on the ZCU102 Board<a class="headerlink" href="#running-the-image-on-the-zcu102-board" title="Permalink to this headline">¶</a></h3>
<ol>
<li><p>Copy the <code class="docutils literal notranslate"><span class="pre">BOOT.bin</span></code>, <code class="docutils literal notranslate"><span class="pre">image.ub</span></code>, and <code class="docutils literal notranslate"><span class="pre">boot.scr</span></code> to the SD card. Here <code class="docutils literal notranslate"><span class="pre">boot.scr</span></code> is read by U-Boot to load the kernel and the root file system.</p></li>
<li><p>Load the SD card into the ZCU102 board, in the J100 connector.</p></li>
<li><p>Connect a micro USB cable from the ZCU102 board USB UART port (J83) to the USB port on the host machine.</p></li>
<li><p>Configure the board to boot in SD-boot mode by setting switch SW6 to 1-ON, 2-OFF, 3- OFF, and 4-OFF, as shown in following figure.</p>
<p><img alt="../../../_images/image431.jpeg" src="../../../_images/image431.jpeg" /></p>
</li>
<li><p>Connect 12V Power to the ZCU102 6-Pin Molex connector.</p></li>
<li><p>Start a terminal session, using Tera Term or Minicom depending on the host machine being used, as well as the COM port and baud rate for your system, as shown in following figure.</p>
<p><img alt="../../../_images/image44.png" src="../../../_images/image44.png" /></p>
</li>
<li><p>For port settings, verify the COM port in device manager. There are four USB-UART interfaces exposed by the ZCU102 board.</p></li>
<li><p>Select the COM port associated with the interface with the lowest number. In this case, for UART-0, select the COM port with interface-0.</p></li>
<li><p>Similarly, for UART-1, select COM port with interface-1. Remember that the R5 BSP has been configured to use UART-1, and so R5 application messages appear on the COM port with the UART-1 terminal.</p></li>
<li><p>Turn on the ZCU102 Board using SW1, and wait until Linux loads on the board. At this point, you can see the initial boot sequence messages on your terminal screen representing UART-0.</p></li>
</ol>
<p>You can see that the terminal screen configured for UART-1 also prints a message. This is the print message from the R5 bare-metal application running on the RPU, configured to use the UART-1 interface. This application is loaded by the FSBL onto the RPU.</p>
<p>The bare-metal application has been modified to include the UART interrupt example. This application now is now in a waiting for interrupt (WFI) state until user input is detected from the keyboard at the UART-1 terminal.</p>
<p><img alt="../../../_images/image61.png" src="../../../_images/image61.png" /></p>
<p>Meanwhile, the boot sequence continues on the APU and the images loaded can be understood from the messages appearing on the UART-0 terminal. The messages are highlighted in the following figure.</p>
<p>The U-Boot then loads the Linux kernel and other images on the Arm Cortex-A53 APU in SMP mode. The terminal messages indicate when the U-Boot loads the kernel image. When the kernel starts up, a user interface prompt is shown in the target Linux OS. The kernel loading and starting sequence can be seen in the following figure.</p>
<p><img alt="../../../_images/image632.png" src="../../../_images/image632.png" /></p>
</div>
</div>
<div class="section" id="boot-sequence-for-qspi-boot-mode">
<h2>Boot Sequence for QSPI Boot Mode<a class="headerlink" href="#boot-sequence-for-qspi-boot-mode" title="Permalink to this headline">¶</a></h2>
<p>The ZCU102 board also comes with dual parallel QSPI flashes adding up to 128 MB in size. In this example, you will create a boot image and load the images on the Zynq UltraScale+ device in QSPI boot mode. The images can be configured using the Create Boot Image wizard in the Vitis IDE. This can be done by performing the following steps.</p>
<div class="section" id="creating-linux-images-using-petalinux-for-qspi-flash">
<h3>Creating Linux Images Using PetaLinux for QSPI Flash<a class="headerlink" href="#creating-linux-images-using-petalinux-for-qspi-flash" title="Permalink to this headline">¶</a></h3>
<p>The earlier example highlighted creation of the Linux Images and Boot
images to boot from an SD card. This section explains the
configuration of PetaLinux to generate Linux images for QSPI flash.
For more information about the dependencies for PetaLinux 2021.1, see
the <em>PetaLinux Tools Documentation: Reference Guide</em> (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest%3Bd=ug1144-petalinux-tools-reference-guide.pdf">UG1144</a>).</p>
<ol>
<li><p>Before starting this example, create a backup of the boot images created for SD card setup using the following commands:</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>$ <span class="nb">cd</span> &lt;Petalinux-project-path&gt;/xilinx-zcu102-2021.1/images/linux/
$ mkdir sd_boot
$ cp image.ub sd_boot/
$ cp u-boot.elf sd_boot/
$ cp BOOT.BIN sd_boot/
</pre></div>
</div>
</li>
<li><p>Change the directory to the PetaLinux project root directory:</p>
<p><code class="docutils literal notranslate"><span class="pre">$</span> <span class="pre">cd</span> <span class="pre">\&lt;Petalinux-project-path\/xilinx-zcu102-2021.1</span></code></p>
</li>
<li><p>Launch the top-level system configuration menu:</p>
<p><code class="docutils literal notranslate"><span class="pre">$</span> <span class="pre">petalinux-config</span></code></p>
<p>The Configuration wizard opens.</p>
</li>
<li><p>Select <strong>Subsystem AUTO Hardware Settings</strong>.</p></li>
<li><p>Under the advanced bootable images storage settings, do the following:</p>
<ul class="simple">
<li><p>Select <strong>boot image settings</strong>.</p></li>
<li><p>Select <strong>image storage media</strong>.</p></li>
<li><p>Select <strong>primary flash</strong> as the boot device.</p></li>
</ul>
</li>
<li><p>Under the advanced bootable images storage settings submenu, do the
following:</p>
<ul class="simple">
<li><p>Select <strong>kernel image settings</strong>.</p></li>
<li><p>Select <strong>image storage media</strong>.</p></li>
<li><p>Select <strong>primary flash</strong> as the storage device.</p></li>
</ul>
</li>
<li><p>One level above (under Subsystem AUTO Hardware Settings) do the following:</p>
<ul class="simple">
<li><p>Select <strong>Flash Settings</strong> and notice the entries listed in the
partition table.</p></li>
</ul>
<blockquote>
<div><p><strong>Note:</strong> Some memory (0x1E00000 + 0x40000) is set aside for initial boot partitions and U-Boot settings. These values can be modified on need basis.</p>
</div></blockquote>
<ul class="simple">
<li><p>Based on this, the offset for Linux images is calculated as 0x1E40000 in the QSPI Flash device. This will be used while creating the boot image for QSPI Boot-mode.</p></li>
</ul>
<p>The following steps set the Linux system memory size to about 1.79 GB.</p>
</li>
<li><p>Under Subsystem AUTO Hardware Settings, do the following:</p>
<ul class="simple">
<li><p>Select <strong>Memory Settings</strong>.</p></li>
<li><p>Set <strong>System Memory Size</strong> to <code class="docutils literal notranslate"><span class="pre">0x6FFFFFFF</span></code>.</p></li>
</ul>
</li>
<li><p>Save the configuration settings and exit the Configuration wizard.</p></li>
<li><p>Rebuild using the <code class="docutils literal notranslate"><span class="pre">petalinux-build</span></code> command.</p></li>
<li><p>Take a backup of u-boot.elf and the other images. These will be used when creating boot images.</p></li>
</ol>
<p><strong>Note:</strong> For more information, refer to the <em>PetaLinux Tools
Documentation: Reference Guide</em> (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest%3Bd=ug1144-petalinux-tools-reference-guide.pdf">UG1144</a>).</p>
</div>
<div class="section" id="boot-image-setup-in-vitis">
<h3>Boot Image Setup in Vitis<a class="headerlink" href="#boot-image-setup-in-vitis" title="Permalink to this headline">¶</a></h3>
<ol>
<li><p>If the Vitis IDE is not already running, start it and set the workspace as indicated in <a class="reference internal" href="4-build-sw-for-ps-subsystems.html"><span class="doc">Build Software for PS Subsystems</span></a>.</p></li>
<li><p>Select <strong>Xilinx → Create Boot Image</strong>.</p></li>
<li><p>Select <strong>Zynq MP</strong> as the Architecture.</p></li>
<li><p>Select the <strong>Create new BIF</strong> file option.</p></li>
<li><p>Ensure that the Output format is set to BIN.</p></li>
<li><p>In the Basic page, browse to and select the <strong>Output BIF</strong> file path and output path.</p>
<p><img alt="../../../_images/image641.png" src="../../../_images/image641.png" /></p>
</li>
<li><p>Next, add boot partitions using the following steps:</p>
<ol>
<li><p>Click <strong>Add</strong> to open the Add Partition view.</p></li>
<li><p>In the Add Partition view, click the <strong>Browse</strong> button to select
the <strong>FSBL executable</strong>.</p>
<ol>
<li><p>For FSBL, ensure that the Partition type is selected as boot loader and the correct destination CPU is selected by the tool. The tool is configured to make this selection based on the FSBL executable.</p>
<p><img alt="../../../_images/image65.jpeg" src="../../../_images/image65.jpeg" /></p>
</li>
<li><p>Ignore the Exception Level, as FSBL is set to EL3 by default. Also, leave the TrustZone setting unselected for this example.</p></li>
<li><p>Click <strong>OK</strong> to select the FSBL and go back to the Create Boot Image wizard.</p></li>
</ol>
</li>
<li><p>Click <strong>Add</strong> to open the Add Partition window to add the next partition.</p></li>
<li><p>The next partition is the PMU firmware for the Platform Management Unit.</p>
<ol>
<li><p>Select the Partition type as <strong>datafile</strong> and the Destination Device as <strong>PS</strong>.</p></li>
<li><p>Select <strong>PMU</strong> for Destination CPU.</p></li>
<li><p>Click <strong>OK</strong>.</p>
<p><img alt="../../../_images/image66.png" src="../../../_images/image66.png" /></p>
</li>
</ol>
</li>
<li><p>The next partition to be added is the ATF firmware. For this, set the Partition type to datafile.</p>
<ol>
<li><p>The ATF executable bl31.elf can be found in the PetaLinux images folder <code class="docutils literal notranslate"><span class="pre">&lt;PetaLinux_project\/images/linux/</span></code>.</p></li>
<li><p>Select the Destination Device as <strong>PS</strong> and the Destination CPU as A53 0.</p></li>
<li><p>Set the Exception Level to EL3 and select Enable TrustZone.</p>
<p><img alt="../../../_images/image67.png" src="../../../_images/image67.png" /></p>
</li>
<li><p>Click <strong>OK</strong>.</p></li>
</ol>
</li>
<li><p>Click <strong>Add</strong> to add the R5 bare-metal executable.</p>
<ol>
<li><p>Add the R5 executable and enable it in lockstep mode, as shown in the following image.</p></li>
<li><p>Click <strong>OK</strong>.</p>
<p><img alt="../../../_images/image681.jpeg" src="../../../_images/image681.jpeg" /></p>
</li>
</ol>
</li>
<li><p>Click <strong>Add</strong> to add the U-Boot partition. u-boot.elf can be found in <code class="docutils literal notranslate"><span class="pre">&lt;PetaLinux_Project&gt;/images/linux/</span></code>.</p>
<ol>
<li><p>For U-Boot, make the following selections:</p>
<ul class="simple">
<li><p>Set the Partition Type to <strong>datafile</strong>.</p></li>
<li><p>Set the Destination Device to <strong>PS</strong>.</p></li>
<li><p>Set the Destination CPU to <strong>A53 0</strong>.</p></li>
<li><p>Set the Exception Level to <strong>EL2</strong>.</p></li>
</ul>
<p><img alt="../../../_images/image691.png" src="../../../_images/image691.png" /></p>
</li>
<li><p>Click <strong>OK</strong>.</p></li>
</ol>
</li>
<li><p>Click <strong>Add</strong> to add the image.ub Linux image file.</p>
<ol class="simple">
<li><p>The image.ub image file can be found in PetaLinux project in the
<code class="docutils literal notranslate"><span class="pre">images/Linux</span></code> directory.</p></li>
<li><p>For image.ub, make the following selections:</p>
<ul class="simple">
<li><p>Set Partition Type to <strong>datafile</strong>.</p></li>
<li><p>Set the Destination Device to <strong>PS</strong>.</p></li>
<li><p>Set the Destination CPU to <strong>A53 0</strong>.</p></li>
</ul>
</li>
<li><p>Enter <code class="docutils literal notranslate"><span class="pre">0xF00000</span></code> as the offset.</p></li>
<li><p>Leave Exception Level and TrustZone unselected.</p></li>
</ol>
</li>
<li><p>Click <strong>Add</strong> to add the <code class="docutils literal notranslate"><span class="pre">boot.scr</span></code> script file.</p>
<ol class="simple">
<li><p>The <code class="docutils literal notranslate"><span class="pre">boot.scr</span></code> file is located in the <code class="docutils literal notranslate"><span class="pre">images/linux</span></code> directory of the PetaLinux project.</p></li>
<li><p>For <code class="docutils literal notranslate"><span class="pre">boot.scr</span></code>, select the following:</p>
<ul class="simple">
<li><p>Set the partition type to <strong>datafile</strong>.</p></li>
<li><p>Set the Destination Device to <strong>PS</strong>.</p></li>
<li><p>Set the Destination CPU to <strong>A53 0</strong>.</p></li>
</ul>
</li>
<li><p>Enter 0x3e80000 as the offset.</p></li>
<li><p>Leave Exception Level and TrustZone unselected.</p></li>
</ol>
<p><img alt="../../../_images/image701.png" src="../../../_images/image701.png" /></p>
</li>
</ol>
</li>
<li><p>Click <strong>OK</strong> to go back to the Create Boot Image wizard.</p></li>
<li><p>Click <strong>Create Image</strong> to create the <code class="docutils literal notranslate"><span class="pre">qspi_BOOT.bin</span></code> image.</p></li>
</ol>
<p>You can also create qspi_BOOT.bin images using the BIF attributes and the Bootgen command. You can view the BIF attributes for this configuration by clicking <strong>Preview BIF Changes</strong>. For this configuration, the BIF file contains the following attributes:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span><span class="n">arch</span> <span class="o">=</span> <span class="n">zynqmp</span><span class="p">;</span> <span class="n">split</span> <span class="o">=</span> <span class="n">false</span><span class="p">;</span> <span class="nb">format</span> <span class="o">=</span> <span class="n">BIN</span>
<span class="n">the_ROM_image</span><span class="p">:</span>
<span class="p">{</span>
<span class="p">[</span><span class="n">bootloader</span><span class="p">,</span> <span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">a53</span><span class="o">-</span><span class="mi">0</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">fsbl_a53</span>\<span class="n">Debug</span>\<span class="n">fsbl_a53</span><span class="o">.</span><span class="n">elf</span>
<span class="p">[</span><span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">pmu</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">edt_zcu102_wrapper</span>\<span class="n">export</span>\<span class="n">edt_zcu102_wrapper</span>\<span class="n">sw</span>\<span class="n">edt_zcu102_wrapper</span>\<span class="n">boot</span>\<span class="n">pmufw</span><span class="o">.</span><span class="n">elf</span>
<span class="p">[</span><span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">a53</span><span class="o">-</span><span class="mi">0</span><span class="p">,</span> <span class="n">exception_level</span> <span class="o">=</span> <span class="n">el</span><span class="o">-</span><span class="mi">3</span><span class="p">,</span> <span class="n">trustzone</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">qspi_boot</span>\<span class="n">bl31</span><span class="o">.</span><span class="n">elf</span>
<span class="p">[</span><span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">r5</span><span class="o">-</span><span class="n">lockstep</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">testapp_r5</span>\<span class="n">Debug</span>\<span class="n">testapp_r5</span><span class="o">.</span><span class="n">elf</span>
<span class="p">[</span><span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">a53</span><span class="o">-</span><span class="mi">0</span><span class="p">,</span> <span class="n">exception_level</span> <span class="o">=</span> <span class="n">el</span><span class="o">-</span><span class="mi">2</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">qspi_boot</span>\<span class="n">u</span><span class="o">-</span><span class="n">boot</span><span class="o">.</span><span class="n">elf</span>
<span class="p">[</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0xF00000</span><span class="p">,</span> <span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">a53</span><span class="o">-</span><span class="mi">0</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">qspi_boot</span>\<span class="n">image</span><span class="o">.</span><span class="n">ub</span>
<span class="p">[</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x3e80000</span><span class="p">,</span> <span class="n">destination_cpu</span> <span class="o">=</span> <span class="n">a53</span><span class="o">-</span><span class="mi">0</span><span class="p">]</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">qspi_boot</span>\<span class="n">boot</span><span class="o">.</span><span class="n">scr</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The Vitis IDE calls the following Bootgen command to generate the qspi_BOOT.bin image for this configuration.</p>
<p><code class="docutils literal notranslate"><span class="pre">bootgen</span> <span class="pre">-image</span> <span class="pre">qspi_boot.bif</span> <span class="pre">-arch</span> <span class="pre">zynqmp</span> <span class="pre">-o</span> <span class="pre">C:\edt\qspi_BOOT.bin</span></code></p>
<blockquote>
<div><p><strong>Note:</strong> In this boot sequence, the First Stage Boot Loader (FSBL) loads PMU firmware. This is because the PMU firmware was added as a datafile partition type. Ideally, the boot ROM code can load the PMU firmware for PMU as seen in the earlier section. For more details on PMU firmware, refer to the “Platform Management” chapter in the <em>Zynq UltraScale+ MPSoC: Software Developers Guide</em> (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest%3Bd=ug1137-zynq-ultrascale-mpsoc-swdev.pdf">UG1137</a>).</p>
</div></blockquote>
</div>
<div class="section" id="running-the-image-in-qspi-boot-mode-on-zcu102-board">
<h3>Running the Image in QSPI Boot Mode on ZCU102 Board<a class="headerlink" href="#running-the-image-in-qspi-boot-mode-on-zcu102-board" title="Permalink to this headline">¶</a></h3>
<p>To test the image in this example, load the boot image (<code class="docutils literal notranslate"><span class="pre">qspi_BOOT.bin</span></code>) onto QSPI on the ZCU102 board using the program flash utility in the Vitis IDE. Alternatively, you can use the XSDB debugger.</p>
<ol>
<li><p>In the Vitis IDE, select <strong>Xilinx → Program Flash</strong>.</p></li>
<li><p>In the Program Flash wizard, browse to and select the <code class="docutils literal notranslate"><span class="pre">qspi_BOOT.bin</span></code> image file that was created as a part of this example.</p></li>
<li><p>Select <strong>qspi-x8-dual_parallel</strong> as the Flash type.</p></li>
<li><p>Set the Offset as <strong>0</strong> and select the <strong>FSBL ELF file (fsbl_a53.elf)</strong></p></li>
<li><p>Ensure that a USB cable is connected between the USB-JTAG connector on ZCU102 target and the USB port on the host machine using the following steps.</p>
<ol class="simple">
<li><p>Set the SW6 boot mode switch as shown in the following figure.</p></li>
<li><p>Turn on the board.</p></li>
</ol>
<p><img alt="../../../_images/image26.jpeg" src="../../../_images/image26.jpeg" /></p>
</li>
<li><p>Click <strong>Program</strong> to start the process of programming the QSPI flash with the <code class="docutils literal notranslate"><span class="pre">qspi_BOOT.bin</span></code>.</p>
<p><img alt="../../../_images/image71.jpeg" src="../../../_images/image71.jpeg" /></p>
<p>Wait until you see the message “Flash Operation Successful” in the console, as shown in the following image.</p>
<p><img alt="../../../_images/image721.png" src="../../../_images/image721.png" /></p>
</li>
</ol>
<div class="section" id="setting-up-the-zcu102-board">
<h4>Setting Up the ZCU102 Board<a class="headerlink" href="#setting-up-the-zcu102-board" title="Permalink to this headline">¶</a></h4>
<ol>
<li><p>Connect the USB-UART on the board to the host machine. Connect the micro USB cable to micro USB port J83 on the ZCU102 board, and connect the other end to an open USB port on the host machine.</p></li>
<li><p>Configure the board to boot in QSPI boot mode by switching SW6 as shown in the following figure.</p>
<p><img alt="../../../_images/image73.jpeg" src="../../../_images/image73.jpeg" /></p>
</li>
<li><p>Connect 12V power to the ZCU102 6-Pin Molex connector.</p></li>
<li><p>Start a terminal session, using Tera Term or Minicom depending on the host machine being used, and the COM port and baud rate as shown in the following figure.</p></li>
<li><p>For port settings, verify the COM port in the device manager. There are four USB UART interfaces exposed by the ZCU102.</p></li>
<li><p>Select the COM port associated with the interface with the lowest number. In this case, for UART-0, select the COM port with interface-0.</p></li>
<li><p>Similarly, for UART-1, select COM port with interface-1.</p>
<p>Remember, R5 BSP has been configured to use UART-1, so R5 application messages will appear on the COM port with the UART-1 terminal.</p>
<p><img alt="../../../_images/image44.png" src="../../../_images/image44.png" /></p>
</li>
<li><p>Turn on the ZCU102 board using SW1.</p>
<p>At this point, you will see initial boot sequence messages on your terminal screen representing UART-0.</p>
<p>You can see that the terminal screen configured for UART-1 also prints a message. This is the print message from the R5 bare-metal application running on the RPU, configured to use the UART-1 interface. This application is loaded by the FSBL onto the RPU.</p>
<p>The bare-metal application has been modified to include the UART interrupt example. This application now waits in a WFI state until user input is detected from the keyboard at the UART-1 terminal.</p>
<p><img alt="../../../_images/image61.png" src="../../../_images/image61.png" /></p>
<p>Meanwhile, the boot sequence continues on the APU and the images loaded can be understood from the messages appearing on the UART-0 terminal. The messages are highlighted in the following figure.</p>
<p><img alt="../../../_images/image741.png" src="../../../_images/image741.png" /></p>
<p>The U-Boot then loads the Linux kernel and other images on the Arm Cortex-A53 APU in SMP mode. The terminal messages indicate when the U-Boot loads the kernel image. When the kernel starts up, a user interface prompt is shown in the Linux kernel. The kernel loading and starting sequence can
be seen in the following figure.</p>
<p><img alt="../../../_images/image632.png" src="../../../_images/image632.png" /></p>
</li>
</ol>
</div>
</div>
</div>
<div class="section" id="boot-sequence-for-qspi-boot-mode-using-jtag">
<h2>Boot Sequence for QSPI-Boot Mode Using JTAG<a class="headerlink" href="#boot-sequence-for-qspi-boot-mode-using-jtag" title="Permalink to this headline">¶</a></h2>
<p>The Zynq UltraScale+ MPSoC supports many methods of loading the boot image. One method is to use the JTAG interface. This example XSCT session demonstrates how to download a boot image file (<code class="docutils literal notranslate"><span class="pre">qspi_BOOT.bin</span></code>) in QSPI using the XSDB debugger. After the QSPI is loaded, the <code class="docutils literal notranslate"><span class="pre">qspi_BOOT.bin</span></code> image executes in the same way as QSPI boot mode in Zynq UltraScale+ MPSoC. You can use the same XSCT session or the System Debugger for debugging similar boot flows.</p>
<p>The following sections demonstrate the basic steps involved in this boot mode.</p>
<div class="section" id="setting-up-the-target">
<h3>Setting Up the Target<a class="headerlink" href="#setting-up-the-target" title="Permalink to this headline">¶</a></h3>
<ol>
<li><p>Connect a USB cable between the USB-JTAG J2 connector on the target and the USB port on the host machine.</p></li>
<li><p>Set the board to JTAG boot mode by setting the SW6 switch, as shown in the following figure.</p>
<p><img alt="../../../_images/image26.jpeg" src="../../../_images/image26.jpeg" /></p>
</li>
<li><p>Power on the board using switch SW1. Open the XSCT console in the Vitis IDE by clicking the XSCT button. Alternatively, you can also open the XSCT console by selecting <strong>Xilinx → XSCT Console</strong>.</p></li>
<li><p>In the XSCT console, connect to the target over JTAG using the <code class="docutils literal notranslate"><span class="pre">connect</span></code> command:</p>
<p><code class="docutils literal notranslate"><span class="pre">xsct%</span> <span class="pre">connect</span></code></p>
<p>The <code class="docutils literal notranslate"><span class="pre">connect</span></code> command returns the channel ID of the connection.</p>
</li>
<li><p>The <code class="docutils literal notranslate"><span class="pre">targets</span></code> command lists the available targets and allows you to select a target using its ID. The targets are assigned IDs as they are discovered on the JTAG chain, so the IDs can change from session to session.</p>
<blockquote>
<div><p><strong>Note:</strong> For non-interactive usage such as scripting, you can use the <code class="docutils literal notranslate"><span class="pre">-filter</span></code> option to select a target instead of selecting the target using its ID.</p>
</div></blockquote>
<p><code class="docutils literal notranslate"><span class="pre">xsct%</span> <span class="pre">targets</span></code></p>
<p>The targets are listed as shown in the following figure.</p>
<p><img alt="../../../_images/image751.png" src="../../../_images/image751.png" /></p>
</li>
</ol>
</div>
<div class="section" id="loading-u-boot-using-xsct-xsdb">
<h3>Loading U-Boot Using XSCT/XSDB<a class="headerlink" href="#loading-u-boot-using-xsct-xsdb" title="Permalink to this headline">¶</a></h3>
<ol>
<li><p>Download the U-Boot application on Cortex-A53 #0 using the following commands.</p>
<ol class="simple">
<li><p>By default, JTAG security gates are enabled. Disable the security gates for DAP, PL TAP, and PMU (this makes the PMU MB target visible to the debugger).</p></li>
</ol>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">xsct</span><span class="o">%</span> <span class="n">targets</span> <span class="o">-</span><span class="nb">set</span> <span class="o">-</span><span class="nb">filter</span> <span class="p">{</span><span class="n">name</span> <span class="o">=~</span> <span class="s2">&quot;PSU&quot;</span><span class="p">}</span>
<span class="n">xsct</span><span class="o">%</span> <span class="n">mwr</span> <span class="mh">0xffca0038</span> <span class="mh">0x1ff</span>
<span class="n">xsct</span><span class="o">%</span> <span class="n">targets</span>
</pre></div>
</div>
<ol class="simple">
<li><p>Verify if the PMU MB target is listed under the PMU device. Now, load and run the PMU firmware.</p></li>
<li><p>Reset APU Cortex-A53 Core 0 to load and run FSBL.</p></li>
</ol>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">xsct</span><span class="o">%</span> <span class="n">targets</span> <span class="o">-</span><span class="nb">set</span> <span class="o">-</span><span class="nb">filter</span> <span class="p">{</span><span class="n">name</span> <span class="o">=~</span> <span class="s2">&quot;Cortex-A53 #0&quot;</span><span class="p">}</span>
<span class="n">xsct</span><span class="o">%</span> <span class="n">rst</span> <span class="o">-</span><span class="n">processor</span>
</pre></div>
</div>
<blockquote>
<div><p><strong>Note:</strong> <code class="docutils literal notranslate"><span class="pre">rst</span> <span class="pre">-processor</span></code> clears the reset on an individual processor
core.</p>
</div></blockquote>
<p>This step is important, because when the Zynq UltraScale+ MPSoC boots up in JTAG boot mode, all the APU and RPU cores are held in reset. You must clear the resets on each core before performing debugging on these cores. You can use the <code class="docutils literal notranslate"><span class="pre">rst</span></code> command in XSCT to clear the resets.</p>
<blockquote>
<div><p><strong>Note:</strong> The <code class="docutils literal notranslate"><span class="pre">rst</span> <span class="pre">-cores</span></code> command clears the resets on all the processor cores in the
group (that is, the APU or RPU) of which the current target is a child. For example, when A53 #0 is the current target, <code class="docutils literal notranslate"><span class="pre">rst</span> <span class="pre">-cores</span></code> clears resets on all the Cortex-A53 cores in the APU.</p>
</div></blockquote>
<ol class="simple">
<li><p>Load and run FSBL.</p></li>
</ol>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">xsct</span><span class="o">%</span> <span class="n">dow</span> <span class="p">{</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">fsbl_a53</span>\<span class="n">Debug</span>\<span class="n">fsbl_a53</span><span class="o">.</span><span class="n">elf</span><span class="p">}</span>
<span class="n">xsct</span><span class="o">%</span> <span class="n">con</span>
</pre></div>
</div>
<ol class="simple">
<li><p>Verify the FSBL messages on the Serial Terminal and stop FSBL after a couple of
seconds.</p></li>
</ol>
<p><code class="docutils literal notranslate"><span class="pre">xsct%</span> <span class="pre">stop</span></code></p>
<ol class="simple">
<li><p>Load and run the ATF.</p></li>
</ol>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">xsct</span><span class="o">%</span> <span class="n">dow</span> <span class="p">{</span><span class="n">C</span><span class="p">:</span>\<span class="n">edt</span>\<span class="n">qspi_boot</span>\<span class="n">bl31</span><span class="o">.</span><span class="n">elf</span><span class="p">}</span>
<span class="n">xsct</span><span class="o">%</span> <span class="n">con</span>
<span class="n">xsct</span><span class="o">%</span> <span class="n">stop</span>
</pre></div>
</div>
</li>
<li><p>Configure a Serial Terminal (Tera Term, Minicom, or the Serial Terminal interface for a UART-0 USB-serial connection).</p></li>
<li><p>For Serial Terminal settings, see the following figure.</p>
<p><img alt="../../../_images/image76.png" src="../../../_images/image76.png" /></p>
</li>
<li><p>Load and run U-Boot.</p>
<p><code class="docutils literal notranslate"><span class="pre">xsct%</span> <span class="pre">dow</span> <span class="pre">{C:\edt\qspi_boot\u-boot.elf}</span></code></p>
</li>
<li><p>Run U-Boot, using the <code class="docutils literal notranslate"><span class="pre">con</span></code> command in XSDB.</p>
<p><code class="docutils literal notranslate"><span class="pre">xsct%</span> <span class="pre">con</span></code></p>
</li>
<li><p>In the target Serial Terminal, press any key to stop the U-Boot auto boot.</p></li>
<li><p>Stop the core using the <code class="docutils literal notranslate"><span class="pre">stop</span></code> command in XSDB.</p>
<p><code class="docutils literal notranslate"><span class="pre">xsct%</span> <span class="pre">stop</span></code></p>
</li>
</ol>
</div>
<div class="section" id="load-boot-bin-in-ddr-using-xsdb">
<h3>Load boot.bin in DDR Using XSDB<a class="headerlink" href="#load-boot-bin-in-ddr-using-xsdb" title="Permalink to this headline">¶</a></h3>
<ol>
<li><p>Download the <code class="docutils literal notranslate"><span class="pre">boot.bin</span></code> binary into DDR on ZCU102. Use the same <code class="docutils literal notranslate"><span class="pre">boot.bin</span></code> created for QSPI boot mode.</p>
<p><code class="docutils literal notranslate"><span class="pre">xsct%</span> <span class="pre">dow</span> <span class="pre">-data</span> <span class="pre">{C:\edt\qspi_boot\qspi_BOOT.bin}</span> <span class="pre">0x2000000</span></code></p>
</li>
<li><p>Continue the U-Boot again, using the <code class="docutils literal notranslate"><span class="pre">con</span></code> command in XSDB.</p>
<p><code class="docutils literal notranslate"><span class="pre">xsct%</span> <span class="pre">con</span></code></p>
</li>
</ol>
</div>
<div class="section" id="loading-the-boot-bin-image-in-qspi-using-u-boot">
<h3>Loading the boot.bin Image in QSPI Using U-Boot<a class="headerlink" href="#loading-the-boot-bin-image-in-qspi-using-u-boot" title="Permalink to this headline">¶</a></h3>
<ol>
<li><p>Execute the following commands in the U-Boot console on the target terminal. These commands erase QSPI and then write the <code class="docutils literal notranslate"><span class="pre">boot.bin</span></code> image from DDR to QSPI.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">ZynqMP</span><span class="o">&gt;</span> <span class="n">sf</span> <span class="n">probe</span> <span class="mi">0</span> <span class="mi">0</span> <span class="mi">0</span>
<span class="n">ZynqMP</span><span class="o">&gt;</span> <span class="n">sf</span> <span class="n">erase</span> <span class="mi">0</span> <span class="mh">0x4000000</span>
<span class="n">ZynqMP</span><span class="o">&gt;</span> <span class="n">sf</span> <span class="n">write</span> <span class="mh">0x2000000</span> <span class="mi">0</span> <span class="mh">0x4000000</span>
</pre></div>
</div>
</li>
<li><p>After successfully writing the image to QSPI, turn off the board and set up the ZCU102 board as described in <a class="reference external" href="#setting-up-the-zcu102-board">Setting Up the ZCU102 Board</a>. You can see Linux loading on the UART-0 terminal and the R5 application executing in the UART-1 terminal.</p></li>
</ol>
</div>
</div>
<div class="section" id="boot-sequence-for-usb-boot-mode">
<h2>Boot Sequence for USB Boot Mode<a class="headerlink" href="#boot-sequence-for-usb-boot-mode" title="Permalink to this headline">¶</a></h2>
<p>Zynq UltraScale+ MPSoC also supports USB slave boot mode using the device firmware upgrade (DFU) for the device class specification of USB. Using a standard update utility such as <a class="reference external" href="http://dfu-util.sourceforge.net/releases/">OpenMoko’s DFU-Util</a>, you will be able to load the newly created image on the Zynq UltraScale+ MPSoC using the USB port. The following steps list the required configuration steps to load boot images using this boot mode. The DFU utility is also shipped with the Vitis unified software platform and PetaLinux.</p>
<div class="section" id="configuring-fsbl-to-enable-usb-boot-mode">
<h3>Configuring FSBL to Enable USB Boot Mode<a class="headerlink" href="#configuring-fsbl-to-enable-usb-boot-mode" title="Permalink to this headline">¶</a></h3>
<p>A few changes are required in FSBL to enable USB boot mode. USB boot mode support increases the footprint of FSBL by approximately 10 KB. Because it is mostly intended to be used during the initial development phase, its support is disabled by default to conserve OCM space. In this section, you will modify the FSBL to enable USB boot mode. Considering the FSBL project is used extensively throughout this tutorial, do <em>not</em> modify the existing FSBL project. Instead, this section makes use of a new FSBL project.</p>
<div class="section" id="create-first-stage-boot-loader-for-usb-boot">
<h4>Create First Stage Boot Loader for USB Boot<a class="headerlink" href="#create-first-stage-boot-loader-for-usb-boot" title="Permalink to this headline">¶</a></h4>
<ol class="simple">
<li><p>In the Vitis IDE, select <strong>File → New → Application Project</strong> to open the New Project wizard.</p></li>
<li><p>Use the information in the table below to make your selections in
the wizard.</p></li>
</ol>
<table border="1" class="docutils">
<thead>
<tr>
<th>Screen</th>
<th>System Properties</th>
<th>Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>Platform</td>
<td>Select platform from repository</td>
<td>edt_zcu102_wrapper</td>
</tr>
<tr>
<td>Application project details</td>
<td>Application project name</td>
<td>fsbl_usb_boot</td>
</tr>
<tr>
<td></td>
<td>System project name</td>
<td>fsbl_usb_boot_system</td>
</tr>
<tr>
<td></td>
<td>Target processor</td>
<td>psu_cortexa53_0</td>
</tr>
<tr>
<td>Domain</td>
<td>Domain</td>
<td>standalone on psu_cortexa53_0</td>
</tr>
<tr>
<td>Templates</td>
<td>Available templates</td>
<td>Zynq MP FSBL</td>
</tr>
</tbody>
</table><ol>
<li><p>Click <strong>Finish</strong>.</p></li>
<li><p>In the Explorer view, expand the <strong>fsbl_usb_boot</strong> project and open <strong>xfsbl_config.h</strong> from <strong>fsbl_usb_boot→ src→xfsbl_config.h</strong>.</p></li>
<li><p>In <code class="docutils literal notranslate"><span class="pre">xfsbl_config.h</span></code> change or set following settings:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#define FSBL_QSPI_EXCLUDE_VAL (1U)</span>
<span class="c1">#define FSBL_SD_EXCLUDE_VAL (1U)</span>
<span class="c1">#define FSBL_USB_EXCLUDE_VAL (0U)</span>
</pre></div>
</div>
</li>
<li><p>Press <strong>Ctrl+S</strong> to save these changes.</p></li>
<li><p>Build FSBL (<code class="docutils literal notranslate"><span class="pre">fsbl_usb_boot</span></code>).</p></li>
</ol>
</div>
</div>
<div class="section" id="creating-boot-images-for-usb-boot">
<h3>Creating Boot Images for USB Boot<a class="headerlink" href="#creating-boot-images-for-usb-boot" title="Permalink to this headline">¶</a></h3>
<p>In this section, you will create the boot images to be loaded through a USB using the DFU utility. Device firmware upgrade (DFU) is intended to download and upload firmware to/from devices connected over USB. In this boot mode, the boot loader (FSBL) and the PMU firmware which are loaded by bootROM are copied to Zynq UltraScale+ on-chip memory (OCM) from the host machine USB port using the DFU utility. The size of the OCM (256 KB) limits the size of the boot image downloaded by bootROM in USB boot mode. Considering this, and subject to the size requirement being met, only FSBL and PMU firmware are stitched into the first <code class="docutils literal notranslate"><span class="pre">boot.bin</span></code>, which is copied to the OCM. The remaining boot partitions will be stitched in another boot image and copied to DDR to be loaded by the FSBL which is already loaded and running at this stage. Follow these steps to create boot images for this boot mode.</p>
<ol>
<li><p>In the Vitis IDE, select <strong>Xilinx → Create Boot Image</strong>.</p></li>
<li><p>Select <code class="docutils literal notranslate"><span class="pre">fsbl_usb_boot.elf</span></code> and <code class="docutils literal notranslate"><span class="pre">pmufw.elf</span></code> partitions and set them as shown in the following
figure.</p>
<p><img alt="../../../_images/image77.png" src="../../../_images/image77.png" /></p>
</li>
<li><p>Ensure that the PMU partition is set to be loaded by bootROM.</p></li>
<li><p>Click <strong>Create Image</strong> to generate <code class="docutils literal notranslate"><span class="pre">BOOT.bin</span></code>.</p></li>
</ol>
<div class="section" id="modifying-petalinux-u-boot">
<h4>Modifying PetaLinux U-Boot<a class="headerlink" href="#modifying-petalinux-u-boot" title="Permalink to this headline">¶</a></h4>
<p>Modify PetaLinux U-Boot so that it can load the <code class="docutils literal notranslate"><span class="pre">image.ub</span></code> image. The device tree needs to be modified to set the USB in peripheral mode. The default PetaLinux configuration is set for the USB in host mode. Follow these steps to modify <code class="docutils literal notranslate"><span class="pre">system-user.dtsi</span></code> in the PetaLinux project:</p>
<p><code class="docutils literal notranslate"><span class="pre">&lt;PetaLinux-project&gt;/project-spec/meta-user/recipes-bsp/device-tree/</span> <span class="pre">files/system-user.dtsi</span></code>.</p>
<ol>
<li><p>Add the following to the <code class="docutils literal notranslate"><span class="pre">system-user.dtsi</span></code> file so that it looks like this:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">/</span><span class="n">include</span><span class="o">/</span> <span class="s2">&quot;system-conf.dtsi&quot;</span>
<span class="o">/</span> <span class="p">{</span>
<span class="n">gpio</span><span class="o">-</span><span class="n">keys</span> <span class="p">{</span> <span class="n">sw19</span> <span class="p">{</span>
<span class="n">status</span> <span class="o">=</span> <span class="s2">&quot;disabled&quot;</span><span class="p">;</span>
<span class="p">};</span>
<span class="p">};</span>
<span class="p">};</span>
<span class="o">&amp;</span><span class="n">uart1</span>
<span class="p">{</span>
<span class="n">status</span> <span class="o">=</span> <span class="s2">&quot;disabled&quot;</span><span class="p">;</span>
<span class="p">};</span>
<span class="o">&amp;</span><span class="n">dwc3_0</span> <span class="p">{</span>
<span class="n">dr_mode</span> <span class="o">=</span> <span class="s2">&quot;peripheral&quot;</span><span class="p">;</span> <span class="n">maximum</span><span class="o">-</span><span class="n">speed</span> <span class="o">=</span> <span class="s2">&quot;super-speed&quot;</span><span class="p">;</span>
<span class="p">};</span>
</pre></div>
</div>
<p>The modified <code class="docutils literal notranslate"><span class="pre">system-user.dtsi</span></code> file can be found in <a class="reference external" href="https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master/docs/Introduction/ZynqMPSoC-EDT/ref_files/usb_boot">ref_files/usb_boot</a> released with this tutorial.</p>
</li>
<li><p>Build PetaLinux with the following changes:</p>
<p><code class="docutils literal notranslate"><span class="pre">$</span> <span class="pre">petalinux-build</span></code></p>
</li>
</ol>
<p>The following steps describe how to create a <code class="docutils literal notranslate"><span class="pre">usb_boot.bin</span></code> comprising rest of the partitions.</p>
<blockquote>
<div><p><strong>Note:</strong> Copy the newly generated U-Boot to <code class="docutils literal notranslate"><span class="pre">C:\edt\usb_boot\</span></code>.</p>
</div></blockquote>
<ol>
<li><p>In the Vitis IDE, select <strong>Xilinx → Create Boot Image</strong>.</p></li>
<li><p>Select <strong>FSBL</strong> and rest of the partitions and set them as shown in the following figure. You can also choose to import the BIF file from the SD boot sequence.</p>
<p><img alt="../../../_images/image78.png" src="../../../_images/image78.png" /></p>
<blockquote>
<div><p><strong>Note:</strong> Ensure that you have set the correct exception levels for the ATF (EL-3, TrustZone) and U-Boot (EL-2) partitions. These settings can be ignored for other partitions.</p>
</div></blockquote>
<p>The PMU firmware partition is not required in this image because it will be loaded by the bootROM before this image (<code class="docutils literal notranslate"><span class="pre">usb_boot.bin</span></code>) is loaded.</p>
</li>
<li><p>Click on <strong>Create Image</strong> to generate <code class="docutils literal notranslate"><span class="pre">usb_boot.bin</span></code>.</p>
<blockquote>
<div><p><strong>Note:</strong> In addition to <code class="docutils literal notranslate"><span class="pre">BOOT.bin</span></code> and <code class="docutils literal notranslate"><span class="pre">usb_boot.bin</span></code>, a Linux image such as <code class="docutils literal notranslate"><span class="pre">image.ub</span></code> is required to boot Linux. This <code class="docutils literal notranslate"><span class="pre">image.ub</span></code> is loaded by the DFU utility separately.</p>
</div></blockquote>
</li>
</ol>
</div>
</div>
<div class="section" id="boot-using-usb-boot">
<h3>Boot Using USB Boot<a class="headerlink" href="#boot-using-usb-boot" title="Permalink to this headline">¶</a></h3>
<p>In this section you will load the boot images on the ZCU102 target using the DFU utility. Before you start, set the board connections as shown below:</p>
<ol>
<li><p>Set ZCU102 for USB boot mode by setting SW6 (1-OFF, 2-OFF, 3-OFF, and 4-ON), as shown below:</p>
<p><img alt="../../../_images/image79.jpeg" src="../../../_images/image79.jpeg" /></p>
</li>
<li><p>Connect a USB 3.0 cable to a J96 USB 3 ULPI connector. Connect other end of the cable to a USB port on the host machine.</p></li>
<li><p>Connect a USB micro cable between the USB-UART port on the board (J83) and the host machine.</p></li>
<li><p>Start a terminal session, using Tera Term or Minicom depending on the host machine being used, as well as the COM port and baud rate for your system.</p></li>
<li><p>Power on the board.</p></li>
</ol>
<p>The following steps load the boot images via USB using the DFU utility, which can be found at <code class="docutils literal notranslate"><span class="pre">Vitis\2021.1\tps\lnx64\dfu-util-0.9</span></code>.</p>
<p>Alternatively, you can install the DFU utility on Linux using the Package Manager supported by Linux Distribution.</p>
<div class="section" id="boot-commands-for-linux-host-machine">
<h4>Boot Commands for Linux Host Machine<a class="headerlink" href="#boot-commands-for-linux-host-machine" title="Permalink to this headline">¶</a></h4>
<ol>
<li><p>Check if the DFU can detect the USB target.</p>
<p><code class="docutils literal notranslate"><span class="pre">$</span> <span class="pre">sudo</span> <span class="pre">dfu-util</span> <span class="pre">-l</span></code></p>
<p>The USB device should be enumerated with the vendor and product ID (<code class="docutils literal notranslate"><span class="pre">03fd:0050</span></code>). You should see something like the following message:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">Found</span> <span class="n">DFU</span><span class="p">:</span> <span class="p">[</span><span class="mi">03</span><span class="n">fd</span><span class="p">:</span><span class="mi">0050</span><span class="p">]</span> <span class="n">ver</span><span class="o">=</span><span class="mi">0100</span><span class="p">,</span> <span class="n">devnum</span><span class="o">=</span><span class="mi">30</span><span class="p">,</span> <span class="n">cfg</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="n">intf</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">alt</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span>
<span class="n">name</span><span class="o">=</span><span class="s2">&quot;Xilinx DFU Downloader&quot;</span><span class="p">,</span> <span class="n">serial</span><span class="o">=</span><span class="s2">&quot;2A49876D9CC1AA4&quot;</span>
</pre></div>
</div>
<blockquote>
<div><p><strong>Note:</strong> If you do not see the “Found DFU” message, verify the
connection and retry.</p>
</div></blockquote>
</li>
<li><p>Download the BOOT.bin that was created in <a class="reference external" href="#creating-boot-images-for-usb-boot">Creating Boot Images for USB Boot</a>.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ sudo dfu-util -d 03fd:0050 -D &lt;USB_Boot_Image_Path&gt;/Boot.bin
</pre></div>
</div>
<p>Verify from the Serial Terminal if FSBL has loaded successfully.</p>
</li>
<li><p>Download the <code class="docutils literal notranslate"><span class="pre">usb_boot.bin</span></code>. Before this, start another terminal session for the UART-1 serial console.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ sudo dfu-util -d 03fd:0050 -D &lt;USB_Boot_Image_Path&gt;/usb_boot.bin
</pre></div>
</div>
<p>Check the UART 0 terminal and wait until U-Boot loads.</p>
</li>
<li><p>On the U-Boot prompt, press <strong>Enter</strong> to terminate autoboot. Verify from the UART1 console that the R5 application has also loaded successfully.</p></li>
<li><p>Run the following commands to set up the DFU environment in the U-Boot command line:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ setenv loadaddr 0x10000000
$ setenv kernel_addr 0x10000000
$ setenv kernel_size 0x1e00000
$ setenv dfu_ram_info &quot;setenv dfu_alt_info image.ub ram $kernel_addr
$kernel_size&quot;
</pre></div>
</div>
</li>
<li><p>In the U-Boot console, start DFU_RAM to enable downloading Linux images:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">U</span><span class="o">-</span><span class="n">boot</span>\ <span class="n">run</span> <span class="n">dfu_ram</span>
</pre></div>
</div>
</li>
<li><p>Download the Linux image (<code class="docutils literal notranslate"><span class="pre">image.ub</span></code>) using the following command from the host machine terminal:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ sudo dfu-util -d 03fd:0300 -D &lt;PetaLinux_project&gt;/images/linux/image.ub -a 0
</pre></div>
</div>
</li>
<li><p>Execute <strong>Ctrl+C</strong> on the U-Boot console to stop dfu_ram.</p></li>
<li><p>Run the <code class="docutils literal notranslate"><span class="pre">bootm</span></code> command from the U-Boot console.</p>
<p><code class="docutils literal notranslate"><span class="pre">U-boot\</span> <span class="pre">bootm</span></code></p>
</li>
<li><p>Verify that Linux loads successfully on the target.</p></li>
</ol>
<blockquote>
<div><p><strong>Note:</strong> In this example, <code class="docutils literal notranslate"><span class="pre">image.ub</span></code> is copied to the DDR location based on the #define DFU_ALT_INFO_RAM settings in U-Boot configuration. These settings can be modified to copy other image files to the DDR location. Then, if required, these images can be copied to QSPI using U-Boot commands listed in <a class="reference external" href="#boot-sequence-for-qspi-boot-mode-using-jtag">Boot Sequence for QSPI-Boot Mode Using JTAG</a>.</p>
</div></blockquote>
</div>
<div class="section" id="boot-commands-for-windows-host-machine">
<h4>Boot Commands for Windows Host Machine<a class="headerlink" href="#boot-commands-for-windows-host-machine" title="Permalink to this headline">¶</a></h4>
<ol>
<li><p>In the Vitis IDE, select <strong>Xilinx → Launch Shell</strong>.</p></li>
<li><p>In the shell, verify if the DFU can detect the USB target:</p>
<p><code class="docutils literal notranslate"><span class="pre">&gt;</span> <span class="pre">dfu-util.exe</span> <span class="pre">-l</span></code></p>
<blockquote>
<div><p><strong>Note:</strong> <code class="docutils literal notranslate"><span class="pre">dfu-util.exe</span></code> can be found in <code class="docutils literal notranslate"><span class="pre">&lt;VITIS_Installation_path&gt;\VITIS\2021.1\tps\Win64\dfu-util-0.9\dfu-util.exe</span></code>.</p>
</div></blockquote>
</li>
<li><p>The USB device should be enumerated with the vendor and product ID (<code class="docutils literal notranslate"><span class="pre">03fd:0050</span></code>).</p>
<blockquote>
<div><p><strong>Note:</strong> If you do not see the message starting with “Found DFU…”, download and install the <a class="reference external" href="https://zadig.akeo.ie/">Zadig</a> software. Open the software and click <strong>Options</strong> and select <strong>List all devices</strong>. Select device <strong>Xilinx Dfu Downloader</strong> and click <strong>Install driver</strong>.</p>
</div></blockquote>
</li>
<li><p>Download the <strong>boot.bin</strong> that was created in <a class="reference external" href="#creating-boot-images-for-usb-boot">Creating Boot Images for USB Boot</a>.</p>
<p><code class="docutils literal notranslate"><span class="pre">$</span> <span class="pre">dfu-util.exe</span> <span class="pre">-d</span> <span class="pre">03fd:0050</span> <span class="pre">-D</span> <span class="pre">BOOT.bin</span></code></p>
</li>
<li><p>Verify from the Serial Terminal (UART 0) that FSBL is loaded successfully.</p></li>
<li><p>Download the <code class="docutils literal notranslate"><span class="pre">usb_boot.bin</span></code>. Before this, start another terminal session for the UART-1 serial console.</p>
<p><code class="docutils literal notranslate"><span class="pre">$</span> <span class="pre">dfu-util.exe</span> <span class="pre">-d</span> <span class="pre">03fd:0050</span> <span class="pre">-D</span> <span class="pre">usb_boot.bin</span></code></p>
</li>
<li><p>On the U-Boot prompt, press <strong>Enter</strong> to terminate auto-boot. Verify from the UART1 console that the R5 application has also loaded successfully.</p>
<blockquote>
<div><p><strong>Note:</strong> At this point, use the Zadig utility to install drivers for the “USB download gadget” with device ID 03fd:0300. Without this, the Zadig software does not show “Xilinx DFU Downloader” after booting U-Boot on the target.</p>
</div></blockquote>
</li>
<li><p>Run the following commands to set up the DFU environment in the U-Boot command line:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ setenv loadaddr 0x10000000
$ setenv kernel_addr 0x10000000
$ setenv kernel_size 0x1e00000
$ setenv dfu_ram_info &quot;setenv dfu_alt_info image.ub ram $kernel_addr $kernel_size&quot;
</pre></div>
</div>
</li>
<li><p>In the U-Boot console, start DFU_RAM to enable downloading Linux images:</p>
<p><code class="docutils literal notranslate"><span class="pre">U-boot\</span> <span class="pre">run</span> <span class="pre">dfu_ram</span></code></p>
</li>
<li><p>Download the Linux image <code class="docutils literal notranslate"><span class="pre">image.ub</span></code> using the following command from the host machine terminal:</p>
<p><code class="docutils literal notranslate"><span class="pre">$</span> <span class="pre">dfu-util.exe</span> <span class="pre">-d</span> <span class="pre">03fd:0300</span> <span class="pre">-D</span> <span class="pre">image.ub</span> <span class="pre">-a</span> <span class="pre">0</span></code></p>
</li>
<li><p>Run the <code class="docutils literal notranslate"><span class="pre">bootm</span></code> command from the U-Boot console.</p>
<p><code class="docutils literal notranslate"><span class="pre">U-boot\</span> <span class="pre">bootm</span></code></p>
</li>
<li><p>Verify that Linux loads successfully on the target.</p></li>
</ol>
<p>© Copyright 2017-2021 Xilinx, Inc.</p>
<p>Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at</p>
<p>http://www.apache.org/licenses/LICENSE-2.0</p>
<p>Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.</p>
</div>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
<!-- Atalwar: Moved the footer code to layout.html to resolve conflict with the Xilinx template -->
</footer>

        </div>
      </div>


	  <!-- Sphinx Page Footer block -->
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="9-secure-boot.html" class="btn btn-neutral float-right" title="Use Secure Boot Features to Protect Your Design" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="7-design1-using-gpio-timer-interrupts.html" class="btn btn-neutral float-left" title="Design Example 1: Using GPIOs, Timers, and Interrupts" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo" class="copyright">
    <p class="footerinfo">
      <span class="lastupdated">
        Last updated on August 9, 2021.
      </span>

    </p>
	<br>
  </div>
      </div>
    </section>


  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

   <script type="text/javascript">
    jQuery(function() { Search.loadIndex("searchindex.js"); });
  </script>

  <script type="text/javascript" id="searchindexloader"></script>


  
  
    
  



  <!--  Xilinx template footer block -->
							</div>
						</div>
					</div>
				</div>
				<div class="xilinxExperienceFragments experiencefragment aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
					<div class="xf-content-height">
						<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
							<div class="footer parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
								<noindex>
                  <!-- make footer fixed - NileshP -->
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
                  <!-- make footer fixed NileshP-->
									<footer>
										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">
													<div class="row">
														<div class="footerSocial parbase">
															<div class="col-md-push-6 col-lg-push-6 col-md-6 col-lg-6">
																<ul class="list-inline pull-right social-menu">
																	<li>
																		<a href="https://www.linkedin.com/company/xilinx">
																		<span class="linkedin icon"></span>
																		<span class="sr-only">Connect on LinkedIn</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.twitter.com/XilinxInc">
																		<span class="twitter icon"></span>
																		<span class="sr-only">Follow us on Twitter</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.facebook.com/XilinxInc">
																		<span class="facebook icon"></span>
																		<span class="sr-only">Connect on Facebook</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.youtube.com/XilinxInc">
																		<span class="youtube icon"></span>
																		<span class="sr-only">Watch us on YouTube</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.xilinx.com/registration/subscriber-signup.html">
																		<span class="newsletter icon"></span>
																		<span class="sr-only">Subscribe to Newsletter</span>
																		</a>
																	</li>
																</ul>
															</div>
														</div>
														<div class="col-md-pull-6 col-lg-pull-6 col-md-6 col-lg-6">
															<span class="copyright">
                                  
                                  &copy; 2021, Xilinx, Inc.
                              </span>
															<ul class="list-inline sub-menu">
																<li>
																	<a href="https://www.xilinx.com/about/privacy-policy.html">Privacy</a>
																</li>
																<li>
																	<a href="https://www.xilinx.com/about/legal.html">Legal</a>
																</li>
																<li>
																	<a href="https://www.xilinx.com/about/contact.html">Contact</a>
																</li>
															</ul>
														</div>
													</div>
												</div>
											</div>
										</div>
									</footer>
								</noindex>
							</div>
						</div>
					</div>
				</div>
				<div class="quicklinks parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
					<noindex>
						<span class="quickLinks">
							<ul>
								<li>
									<a href="#top" class="btn backToTop">
									<span class="fas fa-angle-up" aria-hidden="true"></span>
									</a>
								</li>
							</ul>
						</span>
					</noindex>
				</div>
			</div>
		</div>
		<script>window.CQ = window.CQ || {}</script>
		<script src="https://static.cloud.coveo.com/searchui/v2.4382/js/CoveoJsSearch.Lazy.min.js"></script>
		<script>
			var underscoreSetup = function () {
			  _.templateSettings.interpolate = /\{\{=([^-][\S\s]+?)\}\}/g;
			  _.templateSettings.evaluate = /\{\{([^-=][\S\s]+?)\}\}/g;
			  _.templateSettings.escape = /\{\{-([^=][\S\s]+?)\}\}/g;
			}

			underscoreSetup();
		</script>
	</body>
</html>