Reading OpenROAD database at '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_11_00/26-openroad-resizertimingpostgrt/TOP_digital.odb'…
Reading library file at '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_11_00/tmp/906bcfb2f9eb42258a97053c70a1c8f1.lib'…
Reading design constraints file at '/nix/store/ixkawr2rm870iw9p31jr6cicdswgpcx8-python3-3.10.9-env/lib/python3.10/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0337] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[WARNING STA-0337] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   TOP_digital
Die area:                 ( 0 0 ) ( 750000 750000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     8611
Number of terminals:      436
Number of snets:          2
Number of nets:           677

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 97.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 40433.
[INFO DRT-0033] mcon shape region query size = 22600.
[INFO DRT-0033] met1 shape region query size = 19180.
[INFO DRT-0033] via shape region query size = 6700.
[INFO DRT-0033] met2 shape region query size = 4244.
[INFO DRT-0033] via2 shape region query size = 5360.
[INFO DRT-0033] met3 shape region query size = 4230.
[INFO DRT-0033] via3 shape region query size = 5360.
[INFO DRT-0033] met4 shape region query size = 1360.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 310 pins.
[INFO DRT-0081]   Complete 91 unique inst patterns.
[INFO DRT-0084]   Complete 411 groups.
#scanned instances     = 8611
#unique  instances     = 97
#stdCellGenAp          = 2307
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1764
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 750
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:00, memory = 135.09 (MB), peak = 135.09 (MB)

Number of guides:     2124

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 108 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 108 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 709.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 567.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 331.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 34.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1040 vertical wires in 3 frboxes and 601 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 51 vertical wires in 3 frboxes and 137 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 146.36 (MB), peak = 152.51 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.36 (MB), peak = 152.51 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 174.36 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 202.56 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 210.32 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 217.29 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:02, memory = 238.70 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:02, memory = 240.25 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:02, memory = 246.43 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:02, memory = 249.53 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:02, memory = 249.53 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:02, memory = 251.07 (MB).
[INFO DRT-0199]   Number of violations = 89.
Viol/Layer         li1   mcon   met1   met2
Cut Spacing          0      1      0      0
Metal Spacing        1      0      6      3
Recheck              0      0     32     21
Short                0      0     23      2
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:03, memory = 604.07 (MB), peak = 604.07 (MB)
Total wire length = 27665 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13503 um.
Total wire length on LAYER met2 = 14060 um.
Total wire length on LAYER met3 = 101 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1758.
Up-via summary (total 1758):.

-----------------------
 FR_MASTERSLICE       0
            li1     883
           met1     841
           met2      34
           met3       0
           met4       0
-----------------------
                   1758


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 89 violations.
    elapsed time = 00:00:00, memory = 604.07 (MB).
    Completing 20% with 89 violations.
    elapsed time = 00:00:00, memory = 604.32 (MB).
    Completing 30% with 71 violations.
    elapsed time = 00:00:00, memory = 610.51 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:00, memory = 611.80 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:01, memory = 620.05 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 620.05 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:01, memory = 620.82 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:01, memory = 622.62 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:01, memory = 622.88 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:02, memory = 622.88 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met2
Metal Spacing        3      0
Short                1      2
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:02, memory = 622.88 (MB), peak = 622.88 (MB)
Total wire length = 27561 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13480 um.
Total wire length on LAYER met2 = 13979 um.
Total wire length on LAYER met3 = 101 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1738.
Up-via summary (total 1738):.

-----------------------
 FR_MASTERSLICE       0
            li1     883
           met1     821
           met2      34
           met3       0
           met4       0
-----------------------
                   1738


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 622.88 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 622.88 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 622.88 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 622.88 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 622.88 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 622.88 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 622.88 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 638.61 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 638.61 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 644.02 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                5      2
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 644.02 (MB), peak = 644.02 (MB)
Total wire length = 27532 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13444 um.
Total wire length on LAYER met2 = 13986 um.
Total wire length on LAYER met3 = 101 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1732.
Up-via summary (total 1732):.

-----------------------
 FR_MASTERSLICE       0
            li1     883
           met1     815
           met2      34
           met3       0
           met4       0
-----------------------
                   1732


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 644.02 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 644.02 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 644.02 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 644.02 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 644.20 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 644.20 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:01, memory = 644.20 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 644.20 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 644.20 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 644.20 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 644.20 (MB), peak = 655.62 (MB)
Total wire length = 27526 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13423 um.
Total wire length on LAYER met2 = 13998 um.
Total wire length on LAYER met3 = 103 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1748.
Up-via summary (total 1748):.

-----------------------
 FR_MASTERSLICE       0
            li1     883
           met1     829
           met2      36
           met3       0
           met4       0
-----------------------
                   1748


[INFO DRT-0198] Complete detail routing.
Total wire length = 27526 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13423 um.
Total wire length on LAYER met2 = 13998 um.
Total wire length on LAYER met3 = 103 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1748.
Up-via summary (total 1748):.

-----------------------
 FR_MASTERSLICE       0
            li1     883
           met1     829
           met2      36
           met3       0
           met4       0
-----------------------
                   1748


[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:07, memory = 644.20 (MB), peak = 655.62 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_11_00/28-openroad-detailedrouting/TOP_digital.odb'…
Writing netlist to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_11_00/28-openroad-detailedrouting/TOP_digital.nl.v'…
Writing powered netlist to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_11_00/28-openroad-detailedrouting/TOP_digital.pnl.v'…
Writing layout to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_11_00/28-openroad-detailedrouting/TOP_digital.def'…
