INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Memorizer/Memorizer.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Memorizer/Memorizer.srcs/sources_1/new/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Memorizer/Memorizer.srcs/sim_1/new/RAM_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Test
