

================================================================
== Vitis HLS Report for 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'
================================================================
* Date:           Tue Aug 29 22:28:17 2023

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  15073302|  15073302|  0.151 sec|  0.151 sec|  15073302|  15073302|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                      |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                       Loop Name                      |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3  |  15073300|  15073300|        23|          2|          1|  7536640|       yes|
        +------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    1756|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     173|    -|
|Register         |        -|     -|     850|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     850|    2062|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |              Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U2616  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mul_10ns_16ns_25_1_1_U2617         |mul_10ns_16ns_25_1_1         |        0|   1|  0|   5|    0|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                              |                             |        0|   1|  0|   5|    0|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------------+----------------------------------+--------------+
    |                Instance                |              Module              |  Expression  |
    +----------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_14ns_12ns_23_4_1_U2618  |mac_muladd_10ns_14ns_12ns_23_4_1  |  i0 * i1 + i2|
    +----------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln137_1_fu_513_p2                 |         +|   0|  0|   30|          23|           1|
    |add_ln137_fu_318_p2                   |         +|   0|  0|   17|          10|           1|
    |add_ln139_1_fu_528_p2                 |         +|   0|  0|   22|          15|           1|
    |add_ln139_fu_398_p2                   |         +|   0|  0|   14|           7|           1|
    |add_ln141_fu_523_p2                   |         +|   0|  0|   15|           8|           1|
    |add_ln143_1_fu_471_p2                 |         +|   0|  0|   16|          15|          15|
    |add_ln143_2_fu_487_p2                 |         +|   0|  0|   64|          64|          64|
    |add_ln143_3_fu_477_p2                 |         +|   0|  0|   16|          15|          15|
    |add_ln143_4_fu_645_p2                 |         +|   0|  0|   64|          64|          64|
    |add_ln143_5_fu_657_p2                 |         +|   0|  0|   23|          16|          16|
    |add_ln143_7_fu_634_p2                 |         +|   0|  0|   71|          64|          64|
    |add_ln143_8_fu_639_p2                 |         +|   0|  0|   64|          64|          64|
    |add_ln143_fu_466_p2                   |         +|   0|  0|   64|          64|          64|
    |add_ln144_1_fu_803_p2                 |         +|   0|  0|   23|          16|           7|
    |add_ln144_2_fu_847_p2                 |         +|   0|  0|   39|          32|           7|
    |add_ln144_3_fu_890_p2                 |         +|   0|  0|   71|          64|          64|
    |add_ln144_4_fu_931_p2                 |         +|   0|  0|   17|          11|          11|
    |add_ln144_fu_729_p2                   |         +|   0|  0|   39|          32|           7|
    |sub_ln144_1_fu_719_p2                 |         -|   0|  0|   39|           5|          32|
    |sub_ln144_2_fu_863_p2                 |         -|   0|  0|   39|           6|          32|
    |sub_ln144_3_fu_926_p2                 |         -|   0|  0|   17|           2|          11|
    |sub_ln144_4_fu_755_p2                 |         -|   0|  0|   12|           3|           4|
    |sub_ln144_fu_675_p2                   |         -|   0|  0|   23|           1|          16|
    |and_ln137_fu_392_p2                   |       and|   0|  0|    2|           1|           1|
    |and_ln144_1_fu_817_p2                 |       and|   0|  0|    2|           1|           1|
    |and_ln144_2_fu_987_p2                 |       and|   0|  0|    2|           1|           1|
    |and_ln144_3_fu_771_p2                 |       and|   0|  0|   16|          16|          16|
    |and_ln144_fu_783_p2                   |       and|   0|  0|    2|           1|           1|
    |ap_block_state19_io                   |       and|   0|  0|    2|           1|           1|
    |ap_block_state24_pp0_stage1_iter11    |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io                    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op192_writereq_state18   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op209_writeresp_state24  |       and|   0|  0|    2|           1|           1|
    |icmp_ln137_fu_306_p2                  |      icmp|   0|  0|   30|          23|          21|
    |icmp_ln139_fu_324_p2                  |      icmp|   0|  0|   22|          15|          14|
    |icmp_ln141_fu_386_p2                  |      icmp|   0|  0|   15|           8|           8|
    |icmp_ln144_1_fu_745_p2                |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln144_2_fu_777_p2                |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln144_3_fu_841_p2                |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln144_4_fu_971_p2                |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln144_5_fu_977_p2                |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln144_fu_661_p2                  |      icmp|   0|  0|   23|          16|           1|
    |lshr_ln144_2_fu_765_p2                |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln144_fu_857_p2                  |      lshr|   0|  0|  179|          64|          64|
    |ap_block_pp0_stage0_01001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_00001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001             |        or|   0|  0|    2|           1|           1|
    |ap_block_state18_io                   |        or|   0|  0|    2|           1|           1|
    |or_ln139_fu_404_p2                    |        or|   0|  0|    2|           1|           1|
    |or_ln144_1_fu_983_p2                  |        or|   0|  0|    2|           1|           1|
    |or_ln144_fu_823_p2                    |        or|   0|  0|    2|           1|           1|
    |select_ln137_1_fu_338_p3              |    select|   0|  0|   10|           1|          10|
    |select_ln137_2_fu_603_p3              |    select|   0|  0|   14|           1|           1|
    |select_ln137_3_fu_571_p3              |    select|   0|  0|   11|           1|           1|
    |select_ln137_4_fu_364_p3              |    select|   0|  0|   15|           1|           1|
    |select_ln137_5_fu_372_p3              |    select|   0|  0|   12|           1|           1|
    |select_ln137_fu_330_p3                |    select|   0|  0|    7|           1|           1|
    |select_ln139_1_fu_617_p3              |    select|   0|  0|   14|           1|          14|
    |select_ln139_2_fu_585_p3              |    select|   0|  0|   11|           1|          12|
    |select_ln139_3_fu_426_p3              |    select|   0|  0|   15|           1|          15|
    |select_ln139_4_fu_442_p3              |    select|   0|  0|   12|           1|          13|
    |select_ln139_5_fu_518_p3              |    select|   0|  0|    7|           1|           7|
    |select_ln139_6_fu_533_p3              |    select|   0|  0|   15|           1|           1|
    |select_ln139_fu_410_p3                |    select|   0|  0|    8|           1|           1|
    |select_ln144_1_fu_881_p3              |    select|   0|  0|   64|           1|          64|
    |select_ln144_2_fu_918_p3              |    select|   0|  0|   10|           1|          10|
    |select_ln144_fu_681_p3                |    select|   0|  0|   16|           1|          16|
    |shl_ln144_fu_876_p2                   |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0                         |       xor|   0|  0|    2|           1|           2|
    |xor_ln137_fu_380_p2                   |       xor|   0|  0|    2|           1|           2|
    |xor_ln144_fu_797_p2                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                 |          |   0|  0| 1756|         987|         963|
    +--------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |fm_blk_n_AR               |   9|          2|    1|          2|
    |fm_blk_n_AW               |   9|          2|    1|          2|
    |fm_blk_n_B                |   9|          2|    1|          2|
    |fm_blk_n_R                |   9|          2|    1|          2|
    |fm_blk_n_W                |   9|          2|    1|          2|
    |i_fu_176                  |   9|          2|    7|         14|
    |indvar_flatten338_fu_180  |   9|          2|   15|         30|
    |indvar_flatten371_fu_188  |   9|          2|   23|         46|
    |j_fu_172                  |   9|          2|    8|         16|
    |k_fu_184                  |   9|          2|   10|         20|
    |m_axi_fm_ARADDR           |  14|          3|   64|        192|
    |m_axi_fm_AWADDR           |  14|          3|   64|        192|
    |m_axi_fm_WDATA            |  14|          3|   16|         48|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 173|         38|  216|        577|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln139_reg_1096                   |   7|   0|    7|          0|
    |add_ln139_reg_1096_pp0_iter1_reg     |   7|   0|    7|          0|
    |add_ln143_5_reg_1138                 |  16|   0|   16|          0|
    |add_ln143_5_reg_1138_pp0_iter8_reg   |  16|   0|   16|          0|
    |and_ln137_reg_1089                   |   1|   0|    1|          0|
    |and_ln137_reg_1089_pp0_iter1_reg     |   1|   0|    1|          0|
    |and_ln144_2_reg_1197                 |   1|   0|    1|          0|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |fm_addr_1_read_reg_1133              |  16|   0|   16|          0|
    |fm_addr_1_reg_1122                   |  64|   0|   64|          0|
    |fm_addr_read_reg_1128                |  16|   0|   16|          0|
    |fm_addr_read_reg_1128_pp0_iter6_reg  |  16|   0|   16|          0|
    |fm_addr_reg_1109                     |  64|   0|   64|          0|
    |i_1_reg_1047                         |   7|   0|    7|          0|
    |i_1_reg_1047_pp0_iter1_reg           |   7|   0|    7|          0|
    |i_fu_176                             |   7|   0|    7|          0|
    |icmp_ln137_reg_1063                  |   1|   0|    1|          0|
    |icmp_ln139_reg_1067                  |   1|   0|    1|          0|
    |icmp_ln139_reg_1067_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln144_3_reg_1162                |   1|   0|    1|          0|
    |icmp_ln144_4_reg_1187                |   1|   0|    1|          0|
    |icmp_ln144_5_reg_1192                |   1|   0|    1|          0|
    |icmp_ln144_reg_1143                  |   1|   0|    1|          0|
    |indvar_flatten338_fu_180             |  15|   0|   15|          0|
    |indvar_flatten338_load_reg_1053      |  15|   0|   15|          0|
    |indvar_flatten371_fu_188             |  23|   0|   23|          0|
    |indvar_flatten371_load_reg_1058      |  23|   0|   23|          0|
    |j_fu_172                             |   8|   0|    8|          0|
    |k_fu_184                             |  10|   0|   10|          0|
    |lshr_ln144_reg_1167                  |  64|   0|   64|          0|
    |or_ln_reg_1152                       |   1|   0|    2|          1|
    |select_ln137_1_reg_1079              |  10|   0|   10|          0|
    |select_ln137_reg_1074                |   7|   0|    7|          0|
    |select_ln139_reg_1103                |   8|   0|    8|          0|
    |select_ln139_reg_1103_pp0_iter1_reg  |   8|   0|    8|          0|
    |sext_ln137_cast_reg_1042             |  64|   0|   64|          0|
    |sub_ln144_2_reg_1172                 |  32|   0|   32|          0|
    |tmp_reg_1147                         |   1|   0|    1|          0|
    |trunc_ln144_2_reg_1177               |  11|   0|   11|          0|
    |zext_ln144_reg_1157                  |  16|   0|   64|         48|
    |and_ln144_2_reg_1197                 |  64|  32|    1|          0|
    |fm_addr_reg_1109                     |  64|  32|   64|          0|
    |icmp_ln137_reg_1063                  |  64|  32|    1|          0|
    |icmp_ln144_reg_1143                  |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 850| 128|  710|         49|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3|  return value|
|m_axi_fm_AWVALID    |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWREADY    |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWADDR     |  out|   64|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWID       |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWLEN      |  out|   32|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWSIZE     |  out|    3|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWBURST    |  out|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWLOCK     |  out|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWCACHE    |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWPROT     |  out|    3|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWQOS      |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWREGION   |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_AWUSER     |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WVALID     |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WREADY     |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WDATA      |  out|   16|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WSTRB      |  out|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WLAST      |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WID        |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_WUSER      |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARVALID    |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARREADY    |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARADDR     |  out|   64|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARID       |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARLEN      |  out|   32|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARSIZE     |  out|    3|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARBURST    |  out|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARLOCK     |  out|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARCACHE    |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARPROT     |  out|    3|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARQOS      |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARREGION   |  out|    4|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_ARUSER     |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RVALID     |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RREADY     |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RDATA      |   in|   16|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RLAST      |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RID        |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RFIFONUM   |   in|   10|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RUSER      |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_RRESP      |   in|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_BVALID     |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_BREADY     |  out|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_BRESP      |   in|    2|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_BID        |   in|    1|       m_axi|                                                                  fm|       pointer|
|m_axi_fm_BUSER      |   in|    1|       m_axi|                                                                  fm|       pointer|
|output_feature_map  |   in|   64|     ap_none|                                                  output_feature_map|        scalar|
|sext_ln137          |   in|   63|     ap_none|                                                          sext_ln137|        scalar|
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

