module SRAM_tset(clk,rst,IO,CE_n,OE_n,WE_n,UB_n,LB_n,addr,value,seven1,seven2,seven3,seven4,seven5,seven7);
input clk, rst;
input [15:0] value;
output WE_n;
output reg CE_n,OE_n,UB_n,LB_n;
output [6:0]seven1;
output [6:0]seven2;
output [6:0]seven3;
output [6:0]seven4;
output [6:0]seven5;
output [6:0]seven7;

always@(*)
begin
	CE_n <= OE_n <= UB_n <= LB_n <= 1'b0;
end


endmodule