// Seed: 772774851
module module_0;
  tri0 id_2 = 1;
  wire id_3;
  assign module_1.id_0 = 0;
  uwire id_4;
  assign id_4 = id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1
);
  module_0 modCall_1 ();
  assign id_1 = 1;
  wire id_3;
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output supply0 id_8
);
  assign id_8 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_10;
  wire id_11;
endmodule
