

================================================================
== Vitis HLS Report for 'Col_Loop_proc'
================================================================
* Date:           Fri Nov 28 18:38:42 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.931 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |       32|       32|         2|          1|          1|    32|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      622|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       17|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       17|      658|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_fu_456_p2              |         +|   0|  0|  16|           9|           4|
    |diff_temp_1_fu_554_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_2_fu_633_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_3_fu_712_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_4_fu_791_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_5_fu_870_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_6_fu_949_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_7_fu_1028_p2          |         -|   0|  0|  16|           9|           9|
    |diff_temp_fu_475_p2             |         -|   0|  0|  16|           9|           9|
    |sub_ln84_1_fu_572_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_2_fu_651_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_3_fu_730_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_4_fu_809_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_5_fu_888_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_6_fu_967_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_7_fu_1046_p2           |         -|   0|  0|  15|           1|           8|
    |sub_ln84_fu_493_p2              |         -|   0|  0|  15|           1|           8|
    |ap_condition_268                |       and|   0|  0|   2|           1|           1|
    |icmp_ln86_1_fu_596_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_2_fu_675_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_3_fu_754_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_4_fu_833_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_5_fu_912_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_6_fu_991_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_7_fu_1070_p2          |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_fu_517_p2             |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln87_1_fu_602_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_2_fu_681_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_3_fu_760_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_4_fu_839_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_5_fu_918_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_6_fu_997_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_7_fu_1076_p2          |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_fu_523_p2             |      icmp|   0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |diff_1_fu_578_p3                |    select|   0|  0|   8|           1|           8|
    |diff_2_fu_657_p3                |    select|   0|  0|   8|           1|           8|
    |diff_3_fu_736_p3                |    select|   0|  0|   8|           1|           8|
    |diff_4_fu_815_p3                |    select|   0|  0|   8|           1|           8|
    |diff_5_fu_894_p3                |    select|   0|  0|   8|           1|           8|
    |diff_6_fu_973_p3                |    select|   0|  0|   8|           1|           8|
    |diff_7_fu_1052_p3               |    select|   0|  0|   8|           1|           8|
    |diff_fu_499_p3                  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_0_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_1_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_2_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_3_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_4_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_5_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_6_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_7_d0  |    select|   0|  0|   8|           1|           8|
    |select_ln86_10_fu_924_p3        |    select|   0|  0|   9|           1|           1|
    |select_ln86_12_fu_1003_p3       |    select|   0|  0|   9|           1|           1|
    |select_ln86_14_fu_1082_p3       |    select|   0|  0|   9|           1|           1|
    |select_ln86_2_fu_608_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln86_4_fu_687_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln86_6_fu_766_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln86_8_fu_845_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln86_fu_529_p3           |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 622|         204|         344|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3     |   9|          2|    9|         18|
    |j_fu_94                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_fu_94                  |  9|   0|    9|          0|
    |zext_ln81_reg_1109       |  5|   0|   64|         59|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   76|         59|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|image_diff_posterize_rowA_0_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_0_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_0_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_1_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_1_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_1_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_2_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_2_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_2_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_3_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_3_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_3_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_4_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_4_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_4_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_5_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_5_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_5_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_6_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_6_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_6_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_7_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowA_7_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowA_7_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowB_0_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_0_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_0_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_1_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_1_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_1_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_2_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_2_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_2_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_3_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_3_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_3_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_4_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_4_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_4_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_5_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_5_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_5_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_6_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_6_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_6_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_7_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowB_7_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowB_7_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowC_0_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_1_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_2_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_3_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_4_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_5_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_6_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_7_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_7|         array|
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16.i.i.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_3 = load i9 %j" [image_diff_posterize.c:76]   --->   Operation 8 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %j_3, i32 8" [image_diff_posterize.c:76]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %tmp, void %for.body16.split.i.i.i_ifconv, void %Col_Loop_proc.exit" [image_diff_posterize.c:76]   --->   Operation 10 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %j_3, i32 3, i32 7" [image_diff_posterize.c:81]   --->   Operation 11 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %lshr_ln" [image_diff_posterize.c:81]   --->   Operation 12 'zext' 'zext_ln81' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_0_addr = getelementptr i8 %image_diff_posterize_rowA_0, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 13 'getelementptr' 'image_diff_posterize_rowA_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_0_load = load i5 %image_diff_posterize_rowA_0_addr" [image_diff_posterize.c:81]   --->   Operation 14 'load' 'image_diff_posterize_rowA_0_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_0_addr = getelementptr i8 %image_diff_posterize_rowB_0, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 15 'getelementptr' 'image_diff_posterize_rowB_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_0_load = load i5 %image_diff_posterize_rowB_0_addr" [image_diff_posterize.c:81]   --->   Operation 16 'load' 'image_diff_posterize_rowB_0_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_1_addr = getelementptr i8 %image_diff_posterize_rowA_1, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 17 'getelementptr' 'image_diff_posterize_rowA_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_1_load = load i5 %image_diff_posterize_rowA_1_addr" [image_diff_posterize.c:81]   --->   Operation 18 'load' 'image_diff_posterize_rowA_1_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_1_addr = getelementptr i8 %image_diff_posterize_rowB_1, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 19 'getelementptr' 'image_diff_posterize_rowB_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_1_load = load i5 %image_diff_posterize_rowB_1_addr" [image_diff_posterize.c:81]   --->   Operation 20 'load' 'image_diff_posterize_rowB_1_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_2_addr = getelementptr i8 %image_diff_posterize_rowA_2, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 21 'getelementptr' 'image_diff_posterize_rowA_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_2_load = load i5 %image_diff_posterize_rowA_2_addr" [image_diff_posterize.c:81]   --->   Operation 22 'load' 'image_diff_posterize_rowA_2_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_2_addr = getelementptr i8 %image_diff_posterize_rowB_2, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 23 'getelementptr' 'image_diff_posterize_rowB_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_2_load = load i5 %image_diff_posterize_rowB_2_addr" [image_diff_posterize.c:81]   --->   Operation 24 'load' 'image_diff_posterize_rowB_2_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_3_addr = getelementptr i8 %image_diff_posterize_rowA_3, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 25 'getelementptr' 'image_diff_posterize_rowA_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_3_load = load i5 %image_diff_posterize_rowA_3_addr" [image_diff_posterize.c:81]   --->   Operation 26 'load' 'image_diff_posterize_rowA_3_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_3_addr = getelementptr i8 %image_diff_posterize_rowB_3, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 27 'getelementptr' 'image_diff_posterize_rowB_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_3_load = load i5 %image_diff_posterize_rowB_3_addr" [image_diff_posterize.c:81]   --->   Operation 28 'load' 'image_diff_posterize_rowB_3_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_4_addr = getelementptr i8 %image_diff_posterize_rowA_4, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 29 'getelementptr' 'image_diff_posterize_rowA_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_4_load = load i5 %image_diff_posterize_rowA_4_addr" [image_diff_posterize.c:81]   --->   Operation 30 'load' 'image_diff_posterize_rowA_4_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_4_addr = getelementptr i8 %image_diff_posterize_rowB_4, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 31 'getelementptr' 'image_diff_posterize_rowB_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_4_load = load i5 %image_diff_posterize_rowB_4_addr" [image_diff_posterize.c:81]   --->   Operation 32 'load' 'image_diff_posterize_rowB_4_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_5_addr = getelementptr i8 %image_diff_posterize_rowA_5, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 33 'getelementptr' 'image_diff_posterize_rowA_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_5_load = load i5 %image_diff_posterize_rowA_5_addr" [image_diff_posterize.c:81]   --->   Operation 34 'load' 'image_diff_posterize_rowA_5_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_5_addr = getelementptr i8 %image_diff_posterize_rowB_5, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 35 'getelementptr' 'image_diff_posterize_rowB_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_5_load = load i5 %image_diff_posterize_rowB_5_addr" [image_diff_posterize.c:81]   --->   Operation 36 'load' 'image_diff_posterize_rowB_5_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_6_addr = getelementptr i8 %image_diff_posterize_rowA_6, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 37 'getelementptr' 'image_diff_posterize_rowA_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_6_load = load i5 %image_diff_posterize_rowA_6_addr" [image_diff_posterize.c:81]   --->   Operation 38 'load' 'image_diff_posterize_rowA_6_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_6_addr = getelementptr i8 %image_diff_posterize_rowB_6, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 39 'getelementptr' 'image_diff_posterize_rowB_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_6_load = load i5 %image_diff_posterize_rowB_6_addr" [image_diff_posterize.c:81]   --->   Operation 40 'load' 'image_diff_posterize_rowB_6_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_7_addr = getelementptr i8 %image_diff_posterize_rowA_7, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 41 'getelementptr' 'image_diff_posterize_rowA_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_7_load = load i5 %image_diff_posterize_rowA_7_addr" [image_diff_posterize.c:81]   --->   Operation 42 'load' 'image_diff_posterize_rowA_7_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_7_addr = getelementptr i8 %image_diff_posterize_rowB_7, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 43 'getelementptr' 'image_diff_posterize_rowB_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_7_load = load i5 %image_diff_posterize_rowB_7_addr" [image_diff_posterize.c:81]   --->   Operation 44 'load' 'image_diff_posterize_rowB_7_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.71ns)   --->   "%add_ln76 = add i9 %j_3, i9 8" [image_diff_posterize.c:76]   --->   Operation 45 'add' 'add_ln76' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln76 = store i9 %add_ln76, i9 %j" [image_diff_posterize.c:76]   --->   Operation 46 'store' 'store_ln76' <Predicate = (!tmp)> <Delay = 0.38>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 179 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.93>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [image_diff_posterize.c:77]   --->   Operation 47 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [image_diff_posterize.c:40]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [image_diff_posterize.c:40]   --->   Operation 49 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_0_load = load i5 %image_diff_posterize_rowA_0_addr" [image_diff_posterize.c:81]   --->   Operation 50 'load' 'image_diff_posterize_rowA_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i8 %image_diff_posterize_rowA_0_load" [image_diff_posterize.c:81]   --->   Operation 51 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_0_load = load i5 %image_diff_posterize_rowB_0_addr" [image_diff_posterize.c:81]   --->   Operation 52 'load' 'image_diff_posterize_rowB_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i8 %image_diff_posterize_rowB_0_load" [image_diff_posterize.c:81]   --->   Operation 53 'zext' 'zext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%diff_temp = sub i9 %zext_ln81_1, i9 %zext_ln81_2" [image_diff_posterize.c:81]   --->   Operation 54 'sub' 'diff_temp' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i9 %diff_temp" [image_diff_posterize.c:84]   --->   Operation 55 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp, i32 8" [image_diff_posterize.c:84]   --->   Operation 56 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%sub_ln84 = sub i8 0, i8 %trunc_ln84" [image_diff_posterize.c:84]   --->   Operation 57 'sub' 'sub_ln84' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.30ns)   --->   "%diff = select i1 %tmp_1, i8 %sub_ln84, i8 %trunc_ln84" [image_diff_posterize.c:84]   --->   Operation 58 'select' 'diff' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 59 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.49ns)   --->   "%icmp_ln86 = icmp_eq  i3 %tmp_2, i3 0" [image_diff_posterize.c:86]   --->   Operation 60 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_0_addr = getelementptr i8 %image_diff_posterize_rowC_0, i64 0, i64 %zext_ln81" [image_diff_posterize.c:87]   --->   Operation 61 'getelementptr' 'image_diff_posterize_rowC_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.58ns)   --->   "%icmp_ln87 = icmp_ult  i8 %diff, i8 96" [image_diff_posterize.c:87]   --->   Operation 62 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_1)   --->   "%select_ln86 = select i1 %icmp_ln86, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 63 'select' 'select_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_1 = select i1 %icmp_ln87, i8 %select_ln86, i8 255" [image_diff_posterize.c:86]   --->   Operation 64 'select' 'select_ln86_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_1, i5 %image_diff_posterize_rowC_0_addr" [image_diff_posterize.c:86]   --->   Operation 65 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 66 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_1_load = load i5 %image_diff_posterize_rowA_1_addr" [image_diff_posterize.c:81]   --->   Operation 66 'load' 'image_diff_posterize_rowA_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i8 %image_diff_posterize_rowA_1_load" [image_diff_posterize.c:81]   --->   Operation 67 'zext' 'zext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_1_load = load i5 %image_diff_posterize_rowB_1_addr" [image_diff_posterize.c:81]   --->   Operation 68 'load' 'image_diff_posterize_rowB_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i8 %image_diff_posterize_rowB_1_load" [image_diff_posterize.c:81]   --->   Operation 69 'zext' 'zext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.70ns)   --->   "%diff_temp_1 = sub i9 %zext_ln81_3, i9 %zext_ln81_4" [image_diff_posterize.c:81]   --->   Operation 70 'sub' 'diff_temp_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i9 %diff_temp_1" [image_diff_posterize.c:84]   --->   Operation 71 'trunc' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_1, i32 8" [image_diff_posterize.c:84]   --->   Operation 72 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.70ns)   --->   "%sub_ln84_1 = sub i8 0, i8 %trunc_ln84_1" [image_diff_posterize.c:84]   --->   Operation 73 'sub' 'sub_ln84_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.30ns)   --->   "%diff_1 = select i1 %tmp_3, i8 %sub_ln84_1, i8 %trunc_ln84_1" [image_diff_posterize.c:84]   --->   Operation 74 'select' 'diff_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_1, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 75 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.49ns)   --->   "%icmp_ln86_1 = icmp_eq  i3 %tmp_4, i3 0" [image_diff_posterize.c:86]   --->   Operation 76 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_1_addr = getelementptr i8 %image_diff_posterize_rowC_1, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 77 'getelementptr' 'image_diff_posterize_rowC_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.58ns)   --->   "%icmp_ln87_1 = icmp_ult  i8 %diff_1, i8 96" [image_diff_posterize.c:87]   --->   Operation 78 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_3)   --->   "%select_ln86_2 = select i1 %icmp_ln86_1, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 79 'select' 'select_ln86_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_3 = select i1 %icmp_ln87_1, i8 %select_ln86_2, i8 255" [image_diff_posterize.c:86]   --->   Operation 80 'select' 'select_ln86_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_3, i5 %image_diff_posterize_rowC_1_addr" [image_diff_posterize.c:86]   --->   Operation 81 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_2_load = load i5 %image_diff_posterize_rowA_2_addr" [image_diff_posterize.c:81]   --->   Operation 82 'load' 'image_diff_posterize_rowA_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln81_5 = zext i8 %image_diff_posterize_rowA_2_load" [image_diff_posterize.c:81]   --->   Operation 83 'zext' 'zext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_2_load = load i5 %image_diff_posterize_rowB_2_addr" [image_diff_posterize.c:81]   --->   Operation 84 'load' 'image_diff_posterize_rowB_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln81_6 = zext i8 %image_diff_posterize_rowB_2_load" [image_diff_posterize.c:81]   --->   Operation 85 'zext' 'zext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%diff_temp_2 = sub i9 %zext_ln81_5, i9 %zext_ln81_6" [image_diff_posterize.c:81]   --->   Operation 86 'sub' 'diff_temp_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = trunc i9 %diff_temp_2" [image_diff_posterize.c:84]   --->   Operation 87 'trunc' 'trunc_ln84_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_2, i32 8" [image_diff_posterize.c:84]   --->   Operation 88 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.70ns)   --->   "%sub_ln84_2 = sub i8 0, i8 %trunc_ln84_2" [image_diff_posterize.c:84]   --->   Operation 89 'sub' 'sub_ln84_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.30ns)   --->   "%diff_2 = select i1 %tmp_5, i8 %sub_ln84_2, i8 %trunc_ln84_2" [image_diff_posterize.c:84]   --->   Operation 90 'select' 'diff_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_2, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 91 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.49ns)   --->   "%icmp_ln86_2 = icmp_eq  i3 %tmp_6, i3 0" [image_diff_posterize.c:86]   --->   Operation 92 'icmp' 'icmp_ln86_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_2_addr = getelementptr i8 %image_diff_posterize_rowC_2, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 93 'getelementptr' 'image_diff_posterize_rowC_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.58ns)   --->   "%icmp_ln87_2 = icmp_ult  i8 %diff_2, i8 96" [image_diff_posterize.c:87]   --->   Operation 94 'icmp' 'icmp_ln87_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_5)   --->   "%select_ln86_4 = select i1 %icmp_ln86_2, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 95 'select' 'select_ln86_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_5 = select i1 %icmp_ln87_2, i8 %select_ln86_4, i8 255" [image_diff_posterize.c:86]   --->   Operation 96 'select' 'select_ln86_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_5, i5 %image_diff_posterize_rowC_2_addr" [image_diff_posterize.c:86]   --->   Operation 97 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 98 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_3_load = load i5 %image_diff_posterize_rowA_3_addr" [image_diff_posterize.c:81]   --->   Operation 98 'load' 'image_diff_posterize_rowA_3_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln81_7 = zext i8 %image_diff_posterize_rowA_3_load" [image_diff_posterize.c:81]   --->   Operation 99 'zext' 'zext_ln81_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_3_load = load i5 %image_diff_posterize_rowB_3_addr" [image_diff_posterize.c:81]   --->   Operation 100 'load' 'image_diff_posterize_rowB_3_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln81_8 = zext i8 %image_diff_posterize_rowB_3_load" [image_diff_posterize.c:81]   --->   Operation 101 'zext' 'zext_ln81_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.70ns)   --->   "%diff_temp_3 = sub i9 %zext_ln81_7, i9 %zext_ln81_8" [image_diff_posterize.c:81]   --->   Operation 102 'sub' 'diff_temp_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln84_3 = trunc i9 %diff_temp_3" [image_diff_posterize.c:84]   --->   Operation 103 'trunc' 'trunc_ln84_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_3, i32 8" [image_diff_posterize.c:84]   --->   Operation 104 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.70ns)   --->   "%sub_ln84_3 = sub i8 0, i8 %trunc_ln84_3" [image_diff_posterize.c:84]   --->   Operation 105 'sub' 'sub_ln84_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.30ns)   --->   "%diff_3 = select i1 %tmp_7, i8 %sub_ln84_3, i8 %trunc_ln84_3" [image_diff_posterize.c:84]   --->   Operation 106 'select' 'diff_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_3, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 107 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.49ns)   --->   "%icmp_ln86_3 = icmp_eq  i3 %tmp_8, i3 0" [image_diff_posterize.c:86]   --->   Operation 108 'icmp' 'icmp_ln86_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_3_addr = getelementptr i8 %image_diff_posterize_rowC_3, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 109 'getelementptr' 'image_diff_posterize_rowC_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.58ns)   --->   "%icmp_ln87_3 = icmp_ult  i8 %diff_3, i8 96" [image_diff_posterize.c:87]   --->   Operation 110 'icmp' 'icmp_ln87_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_7)   --->   "%select_ln86_6 = select i1 %icmp_ln86_3, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 111 'select' 'select_ln86_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_7 = select i1 %icmp_ln87_3, i8 %select_ln86_6, i8 255" [image_diff_posterize.c:86]   --->   Operation 112 'select' 'select_ln86_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_7, i5 %image_diff_posterize_rowC_3_addr" [image_diff_posterize.c:86]   --->   Operation 113 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 114 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_4_load = load i5 %image_diff_posterize_rowA_4_addr" [image_diff_posterize.c:81]   --->   Operation 114 'load' 'image_diff_posterize_rowA_4_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln81_9 = zext i8 %image_diff_posterize_rowA_4_load" [image_diff_posterize.c:81]   --->   Operation 115 'zext' 'zext_ln81_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_4_load = load i5 %image_diff_posterize_rowB_4_addr" [image_diff_posterize.c:81]   --->   Operation 116 'load' 'image_diff_posterize_rowB_4_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln81_10 = zext i8 %image_diff_posterize_rowB_4_load" [image_diff_posterize.c:81]   --->   Operation 117 'zext' 'zext_ln81_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.70ns)   --->   "%diff_temp_4 = sub i9 %zext_ln81_9, i9 %zext_ln81_10" [image_diff_posterize.c:81]   --->   Operation 118 'sub' 'diff_temp_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln84_4 = trunc i9 %diff_temp_4" [image_diff_posterize.c:84]   --->   Operation 119 'trunc' 'trunc_ln84_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_4, i32 8" [image_diff_posterize.c:84]   --->   Operation 120 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.70ns)   --->   "%sub_ln84_4 = sub i8 0, i8 %trunc_ln84_4" [image_diff_posterize.c:84]   --->   Operation 121 'sub' 'sub_ln84_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.30ns)   --->   "%diff_4 = select i1 %tmp_9, i8 %sub_ln84_4, i8 %trunc_ln84_4" [image_diff_posterize.c:84]   --->   Operation 122 'select' 'diff_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_4, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 123 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.49ns)   --->   "%icmp_ln86_4 = icmp_eq  i3 %tmp_10, i3 0" [image_diff_posterize.c:86]   --->   Operation 124 'icmp' 'icmp_ln86_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_4_addr = getelementptr i8 %image_diff_posterize_rowC_4, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 125 'getelementptr' 'image_diff_posterize_rowC_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.58ns)   --->   "%icmp_ln87_4 = icmp_ult  i8 %diff_4, i8 96" [image_diff_posterize.c:87]   --->   Operation 126 'icmp' 'icmp_ln87_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_9)   --->   "%select_ln86_8 = select i1 %icmp_ln86_4, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 127 'select' 'select_ln86_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_9 = select i1 %icmp_ln87_4, i8 %select_ln86_8, i8 255" [image_diff_posterize.c:86]   --->   Operation 128 'select' 'select_ln86_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_9, i5 %image_diff_posterize_rowC_4_addr" [image_diff_posterize.c:86]   --->   Operation 129 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 130 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_5_load = load i5 %image_diff_posterize_rowA_5_addr" [image_diff_posterize.c:81]   --->   Operation 130 'load' 'image_diff_posterize_rowA_5_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln81_11 = zext i8 %image_diff_posterize_rowA_5_load" [image_diff_posterize.c:81]   --->   Operation 131 'zext' 'zext_ln81_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_5_load = load i5 %image_diff_posterize_rowB_5_addr" [image_diff_posterize.c:81]   --->   Operation 132 'load' 'image_diff_posterize_rowB_5_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln81_12 = zext i8 %image_diff_posterize_rowB_5_load" [image_diff_posterize.c:81]   --->   Operation 133 'zext' 'zext_ln81_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.70ns)   --->   "%diff_temp_5 = sub i9 %zext_ln81_11, i9 %zext_ln81_12" [image_diff_posterize.c:81]   --->   Operation 134 'sub' 'diff_temp_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln84_5 = trunc i9 %diff_temp_5" [image_diff_posterize.c:84]   --->   Operation 135 'trunc' 'trunc_ln84_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_5, i32 8" [image_diff_posterize.c:84]   --->   Operation 136 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.70ns)   --->   "%sub_ln84_5 = sub i8 0, i8 %trunc_ln84_5" [image_diff_posterize.c:84]   --->   Operation 137 'sub' 'sub_ln84_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.30ns)   --->   "%diff_5 = select i1 %tmp_11, i8 %sub_ln84_5, i8 %trunc_ln84_5" [image_diff_posterize.c:84]   --->   Operation 138 'select' 'diff_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_5, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 139 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.49ns)   --->   "%icmp_ln86_5 = icmp_eq  i3 %tmp_12, i3 0" [image_diff_posterize.c:86]   --->   Operation 140 'icmp' 'icmp_ln86_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_5_addr = getelementptr i8 %image_diff_posterize_rowC_5, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 141 'getelementptr' 'image_diff_posterize_rowC_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.58ns)   --->   "%icmp_ln87_5 = icmp_ult  i8 %diff_5, i8 96" [image_diff_posterize.c:87]   --->   Operation 142 'icmp' 'icmp_ln87_5' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_11)   --->   "%select_ln86_10 = select i1 %icmp_ln86_5, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 143 'select' 'select_ln86_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_11 = select i1 %icmp_ln87_5, i8 %select_ln86_10, i8 255" [image_diff_posterize.c:86]   --->   Operation 144 'select' 'select_ln86_11' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_11, i5 %image_diff_posterize_rowC_5_addr" [image_diff_posterize.c:86]   --->   Operation 145 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 146 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_6_load = load i5 %image_diff_posterize_rowA_6_addr" [image_diff_posterize.c:81]   --->   Operation 146 'load' 'image_diff_posterize_rowA_6_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln81_13 = zext i8 %image_diff_posterize_rowA_6_load" [image_diff_posterize.c:81]   --->   Operation 147 'zext' 'zext_ln81_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_6_load = load i5 %image_diff_posterize_rowB_6_addr" [image_diff_posterize.c:81]   --->   Operation 148 'load' 'image_diff_posterize_rowB_6_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln81_14 = zext i8 %image_diff_posterize_rowB_6_load" [image_diff_posterize.c:81]   --->   Operation 149 'zext' 'zext_ln81_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.70ns)   --->   "%diff_temp_6 = sub i9 %zext_ln81_13, i9 %zext_ln81_14" [image_diff_posterize.c:81]   --->   Operation 150 'sub' 'diff_temp_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln84_6 = trunc i9 %diff_temp_6" [image_diff_posterize.c:84]   --->   Operation 151 'trunc' 'trunc_ln84_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_6, i32 8" [image_diff_posterize.c:84]   --->   Operation 152 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.70ns)   --->   "%sub_ln84_6 = sub i8 0, i8 %trunc_ln84_6" [image_diff_posterize.c:84]   --->   Operation 153 'sub' 'sub_ln84_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.30ns)   --->   "%diff_6 = select i1 %tmp_13, i8 %sub_ln84_6, i8 %trunc_ln84_6" [image_diff_posterize.c:84]   --->   Operation 154 'select' 'diff_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_6, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 155 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.49ns)   --->   "%icmp_ln86_6 = icmp_eq  i3 %tmp_14, i3 0" [image_diff_posterize.c:86]   --->   Operation 156 'icmp' 'icmp_ln86_6' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_6_addr = getelementptr i8 %image_diff_posterize_rowC_6, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 157 'getelementptr' 'image_diff_posterize_rowC_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.58ns)   --->   "%icmp_ln87_6 = icmp_ult  i8 %diff_6, i8 96" [image_diff_posterize.c:87]   --->   Operation 158 'icmp' 'icmp_ln87_6' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_13)   --->   "%select_ln86_12 = select i1 %icmp_ln86_6, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 159 'select' 'select_ln86_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_13 = select i1 %icmp_ln87_6, i8 %select_ln86_12, i8 255" [image_diff_posterize.c:86]   --->   Operation 160 'select' 'select_ln86_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_13, i5 %image_diff_posterize_rowC_6_addr" [image_diff_posterize.c:86]   --->   Operation 161 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 162 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_7_load = load i5 %image_diff_posterize_rowA_7_addr" [image_diff_posterize.c:81]   --->   Operation 162 'load' 'image_diff_posterize_rowA_7_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln81_15 = zext i8 %image_diff_posterize_rowA_7_load" [image_diff_posterize.c:81]   --->   Operation 163 'zext' 'zext_ln81_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_7_load = load i5 %image_diff_posterize_rowB_7_addr" [image_diff_posterize.c:81]   --->   Operation 164 'load' 'image_diff_posterize_rowB_7_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln81_16 = zext i8 %image_diff_posterize_rowB_7_load" [image_diff_posterize.c:81]   --->   Operation 165 'zext' 'zext_ln81_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.70ns)   --->   "%diff_temp_7 = sub i9 %zext_ln81_15, i9 %zext_ln81_16" [image_diff_posterize.c:81]   --->   Operation 166 'sub' 'diff_temp_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln84_7 = trunc i9 %diff_temp_7" [image_diff_posterize.c:84]   --->   Operation 167 'trunc' 'trunc_ln84_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_7, i32 8" [image_diff_posterize.c:84]   --->   Operation 168 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.70ns)   --->   "%sub_ln84_7 = sub i8 0, i8 %trunc_ln84_7" [image_diff_posterize.c:84]   --->   Operation 169 'sub' 'sub_ln84_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.30ns)   --->   "%diff_7 = select i1 %tmp_15, i8 %sub_ln84_7, i8 %trunc_ln84_7" [image_diff_posterize.c:84]   --->   Operation 170 'select' 'diff_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_7, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 171 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.49ns)   --->   "%icmp_ln86_7 = icmp_eq  i3 %tmp_16, i3 0" [image_diff_posterize.c:86]   --->   Operation 172 'icmp' 'icmp_ln86_7' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_7_addr = getelementptr i8 %image_diff_posterize_rowC_7, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 173 'getelementptr' 'image_diff_posterize_rowC_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.58ns)   --->   "%icmp_ln87_7 = icmp_ult  i8 %diff_7, i8 96" [image_diff_posterize.c:87]   --->   Operation 174 'icmp' 'icmp_ln87_7' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_15)   --->   "%select_ln86_14 = select i1 %icmp_ln86_7, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 175 'select' 'select_ln86_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_15 = select i1 %icmp_ln87_7, i8 %select_ln86_14, i8 255" [image_diff_posterize.c:86]   --->   Operation 176 'select' 'select_ln86_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_15, i5 %image_diff_posterize_rowC_7_addr" [image_diff_posterize.c:86]   --->   Operation 177 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body16.i.i.i" [image_diff_posterize.c:76]   --->   Operation 178 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_diff_posterize_rowA_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                (alloca           ) [ 010]
store_ln0                        (store            ) [ 000]
br_ln0                           (br               ) [ 000]
j_3                              (load             ) [ 000]
tmp                              (bitselect        ) [ 010]
br_ln76                          (br               ) [ 000]
lshr_ln                          (partselect       ) [ 000]
zext_ln81                        (zext             ) [ 011]
image_diff_posterize_rowA_0_addr (getelementptr    ) [ 011]
image_diff_posterize_rowB_0_addr (getelementptr    ) [ 011]
image_diff_posterize_rowA_1_addr (getelementptr    ) [ 011]
image_diff_posterize_rowB_1_addr (getelementptr    ) [ 011]
image_diff_posterize_rowA_2_addr (getelementptr    ) [ 011]
image_diff_posterize_rowB_2_addr (getelementptr    ) [ 011]
image_diff_posterize_rowA_3_addr (getelementptr    ) [ 011]
image_diff_posterize_rowB_3_addr (getelementptr    ) [ 011]
image_diff_posterize_rowA_4_addr (getelementptr    ) [ 011]
image_diff_posterize_rowB_4_addr (getelementptr    ) [ 011]
image_diff_posterize_rowA_5_addr (getelementptr    ) [ 011]
image_diff_posterize_rowB_5_addr (getelementptr    ) [ 011]
image_diff_posterize_rowA_6_addr (getelementptr    ) [ 011]
image_diff_posterize_rowB_6_addr (getelementptr    ) [ 011]
image_diff_posterize_rowA_7_addr (getelementptr    ) [ 011]
image_diff_posterize_rowB_7_addr (getelementptr    ) [ 011]
add_ln76                         (add              ) [ 000]
store_ln76                       (store            ) [ 000]
specpipeline_ln77                (specpipeline     ) [ 000]
speclooptripcount_ln40           (speclooptripcount) [ 000]
specloopname_ln40                (specloopname     ) [ 000]
image_diff_posterize_rowA_0_load (load             ) [ 000]
zext_ln81_1                      (zext             ) [ 000]
image_diff_posterize_rowB_0_load (load             ) [ 000]
zext_ln81_2                      (zext             ) [ 000]
diff_temp                        (sub              ) [ 000]
trunc_ln84                       (trunc            ) [ 000]
tmp_1                            (bitselect        ) [ 000]
sub_ln84                         (sub              ) [ 000]
diff                             (select           ) [ 000]
tmp_2                            (partselect       ) [ 000]
icmp_ln86                        (icmp             ) [ 000]
image_diff_posterize_rowC_0_addr (getelementptr    ) [ 000]
icmp_ln87                        (icmp             ) [ 000]
select_ln86                      (select           ) [ 000]
select_ln86_1                    (select           ) [ 000]
store_ln86                       (store            ) [ 000]
image_diff_posterize_rowA_1_load (load             ) [ 000]
zext_ln81_3                      (zext             ) [ 000]
image_diff_posterize_rowB_1_load (load             ) [ 000]
zext_ln81_4                      (zext             ) [ 000]
diff_temp_1                      (sub              ) [ 000]
trunc_ln84_1                     (trunc            ) [ 000]
tmp_3                            (bitselect        ) [ 000]
sub_ln84_1                       (sub              ) [ 000]
diff_1                           (select           ) [ 000]
tmp_4                            (partselect       ) [ 000]
icmp_ln86_1                      (icmp             ) [ 000]
image_diff_posterize_rowC_1_addr (getelementptr    ) [ 000]
icmp_ln87_1                      (icmp             ) [ 000]
select_ln86_2                    (select           ) [ 000]
select_ln86_3                    (select           ) [ 000]
store_ln86                       (store            ) [ 000]
image_diff_posterize_rowA_2_load (load             ) [ 000]
zext_ln81_5                      (zext             ) [ 000]
image_diff_posterize_rowB_2_load (load             ) [ 000]
zext_ln81_6                      (zext             ) [ 000]
diff_temp_2                      (sub              ) [ 000]
trunc_ln84_2                     (trunc            ) [ 000]
tmp_5                            (bitselect        ) [ 000]
sub_ln84_2                       (sub              ) [ 000]
diff_2                           (select           ) [ 000]
tmp_6                            (partselect       ) [ 000]
icmp_ln86_2                      (icmp             ) [ 000]
image_diff_posterize_rowC_2_addr (getelementptr    ) [ 000]
icmp_ln87_2                      (icmp             ) [ 000]
select_ln86_4                    (select           ) [ 000]
select_ln86_5                    (select           ) [ 000]
store_ln86                       (store            ) [ 000]
image_diff_posterize_rowA_3_load (load             ) [ 000]
zext_ln81_7                      (zext             ) [ 000]
image_diff_posterize_rowB_3_load (load             ) [ 000]
zext_ln81_8                      (zext             ) [ 000]
diff_temp_3                      (sub              ) [ 000]
trunc_ln84_3                     (trunc            ) [ 000]
tmp_7                            (bitselect        ) [ 000]
sub_ln84_3                       (sub              ) [ 000]
diff_3                           (select           ) [ 000]
tmp_8                            (partselect       ) [ 000]
icmp_ln86_3                      (icmp             ) [ 000]
image_diff_posterize_rowC_3_addr (getelementptr    ) [ 000]
icmp_ln87_3                      (icmp             ) [ 000]
select_ln86_6                    (select           ) [ 000]
select_ln86_7                    (select           ) [ 000]
store_ln86                       (store            ) [ 000]
image_diff_posterize_rowA_4_load (load             ) [ 000]
zext_ln81_9                      (zext             ) [ 000]
image_diff_posterize_rowB_4_load (load             ) [ 000]
zext_ln81_10                     (zext             ) [ 000]
diff_temp_4                      (sub              ) [ 000]
trunc_ln84_4                     (trunc            ) [ 000]
tmp_9                            (bitselect        ) [ 000]
sub_ln84_4                       (sub              ) [ 000]
diff_4                           (select           ) [ 000]
tmp_10                           (partselect       ) [ 000]
icmp_ln86_4                      (icmp             ) [ 000]
image_diff_posterize_rowC_4_addr (getelementptr    ) [ 000]
icmp_ln87_4                      (icmp             ) [ 000]
select_ln86_8                    (select           ) [ 000]
select_ln86_9                    (select           ) [ 000]
store_ln86                       (store            ) [ 000]
image_diff_posterize_rowA_5_load (load             ) [ 000]
zext_ln81_11                     (zext             ) [ 000]
image_diff_posterize_rowB_5_load (load             ) [ 000]
zext_ln81_12                     (zext             ) [ 000]
diff_temp_5                      (sub              ) [ 000]
trunc_ln84_5                     (trunc            ) [ 000]
tmp_11                           (bitselect        ) [ 000]
sub_ln84_5                       (sub              ) [ 000]
diff_5                           (select           ) [ 000]
tmp_12                           (partselect       ) [ 000]
icmp_ln86_5                      (icmp             ) [ 000]
image_diff_posterize_rowC_5_addr (getelementptr    ) [ 000]
icmp_ln87_5                      (icmp             ) [ 000]
select_ln86_10                   (select           ) [ 000]
select_ln86_11                   (select           ) [ 000]
store_ln86                       (store            ) [ 000]
image_diff_posterize_rowA_6_load (load             ) [ 000]
zext_ln81_13                     (zext             ) [ 000]
image_diff_posterize_rowB_6_load (load             ) [ 000]
zext_ln81_14                     (zext             ) [ 000]
diff_temp_6                      (sub              ) [ 000]
trunc_ln84_6                     (trunc            ) [ 000]
tmp_13                           (bitselect        ) [ 000]
sub_ln84_6                       (sub              ) [ 000]
diff_6                           (select           ) [ 000]
tmp_14                           (partselect       ) [ 000]
icmp_ln86_6                      (icmp             ) [ 000]
image_diff_posterize_rowC_6_addr (getelementptr    ) [ 000]
icmp_ln87_6                      (icmp             ) [ 000]
select_ln86_12                   (select           ) [ 000]
select_ln86_13                   (select           ) [ 000]
store_ln86                       (store            ) [ 000]
image_diff_posterize_rowA_7_load (load             ) [ 000]
zext_ln81_15                     (zext             ) [ 000]
image_diff_posterize_rowB_7_load (load             ) [ 000]
zext_ln81_16                     (zext             ) [ 000]
diff_temp_7                      (sub              ) [ 000]
trunc_ln84_7                     (trunc            ) [ 000]
tmp_15                           (bitselect        ) [ 000]
sub_ln84_7                       (sub              ) [ 000]
diff_7                           (select           ) [ 000]
tmp_16                           (partselect       ) [ 000]
icmp_ln86_7                      (icmp             ) [ 000]
image_diff_posterize_rowC_7_addr (getelementptr    ) [ 000]
icmp_ln87_7                      (icmp             ) [ 000]
select_ln86_14                   (select           ) [ 000]
select_ln86_15                   (select           ) [ 000]
store_ln86                       (store            ) [ 000]
br_ln76                          (br               ) [ 000]
ret_ln0                          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_diff_posterize_rowA_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_diff_posterize_rowA_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_diff_posterize_rowA_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_diff_posterize_rowA_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_diff_posterize_rowA_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="image_diff_posterize_rowA_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="image_diff_posterize_rowA_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="image_diff_posterize_rowA_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="image_diff_posterize_rowB_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="image_diff_posterize_rowB_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="image_diff_posterize_rowB_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="image_diff_posterize_rowB_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="image_diff_posterize_rowB_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="image_diff_posterize_rowB_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="image_diff_posterize_rowB_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="image_diff_posterize_rowB_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="image_diff_posterize_rowC_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="image_diff_posterize_rowC_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="image_diff_posterize_rowC_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="image_diff_posterize_rowC_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="image_diff_posterize_rowC_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="image_diff_posterize_rowC_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="image_diff_posterize_rowC_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="image_diff_posterize_rowC_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="image_diff_posterize_rowA_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_0_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowA_0_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="image_diff_posterize_rowB_0_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_0_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowB_0_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="image_diff_posterize_rowA_1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_1_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowA_1_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="image_diff_posterize_rowB_1_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_1_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowB_1_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="image_diff_posterize_rowA_2_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_2_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowA_2_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="image_diff_posterize_rowB_2_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_2_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowB_2_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="image_diff_posterize_rowA_3_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_3_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowA_3_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="image_diff_posterize_rowB_3_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_3_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowB_3_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="image_diff_posterize_rowA_4_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_4_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowA_4_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="image_diff_posterize_rowB_4_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_4_addr/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowB_4_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="image_diff_posterize_rowA_5_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_5_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowA_5_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="image_diff_posterize_rowB_5_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_5_addr/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowB_5_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="image_diff_posterize_rowA_6_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_6_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowA_6_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="image_diff_posterize_rowB_6_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_6_addr/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowB_6_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="image_diff_posterize_rowA_7_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_7_addr/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowA_7_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="image_diff_posterize_rowB_7_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_7_addr/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowB_7_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="image_diff_posterize_rowC_0_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="1"/>
<pin id="310" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_0_addr/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln86_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="image_diff_posterize_rowC_1_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="1"/>
<pin id="323" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_1_addr/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln86_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="image_diff_posterize_rowC_2_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="1"/>
<pin id="336" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_2_addr/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln86_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="image_diff_posterize_rowC_3_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="1"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_3_addr/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln86_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="image_diff_posterize_rowC_4_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="1"/>
<pin id="362" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_4_addr/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln86_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="image_diff_posterize_rowC_5_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="1"/>
<pin id="375" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_5_addr/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln86_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="image_diff_posterize_rowC_6_addr_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="1"/>
<pin id="388" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_6_addr/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln86_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="image_diff_posterize_rowC_7_addr_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="1"/>
<pin id="401" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_7_addr/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln86_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln0_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="9" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="j_3_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="9" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="lshr_ln_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="0"/>
<pin id="429" dir="0" index="2" bw="3" slack="0"/>
<pin id="430" dir="0" index="3" bw="4" slack="0"/>
<pin id="431" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln81_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln76_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="5" slack="0"/>
<pin id="459" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln76_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="0" index="1" bw="9" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln81_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln81_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="diff_temp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_temp/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln84_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="9" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sub_ln84_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="diff_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="0" index="2" bw="8" slack="0"/>
<pin id="503" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="4" slack="0"/>
<pin id="511" dir="0" index="3" bw="4" slack="0"/>
<pin id="512" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln86_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln87_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln86_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="0" index="2" bw="8" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln86_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="0"/>
<pin id="541" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_1/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln81_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_3/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln81_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_4/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="diff_temp_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_temp_1/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln84_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_1/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="9" slack="0"/>
<pin id="567" dir="0" index="2" bw="5" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sub_ln84_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84_1/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="diff_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="0" index="2" bw="8" slack="0"/>
<pin id="582" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_4_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="4" slack="0"/>
<pin id="590" dir="0" index="3" bw="4" slack="0"/>
<pin id="591" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln86_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="0" index="1" bw="3" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_1/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="icmp_ln87_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_1/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln86_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="8" slack="0"/>
<pin id="612" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_2/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln86_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_3/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln81_5_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_5/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln81_6_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_6/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="diff_temp_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="0"/>
<pin id="636" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_temp_2/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="trunc_ln84_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="0"/>
<pin id="641" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_2/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_5_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="9" slack="0"/>
<pin id="646" dir="0" index="2" bw="5" slack="0"/>
<pin id="647" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sub_ln84_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84_2/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="diff_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="0" index="2" bw="8" slack="0"/>
<pin id="661" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff_2/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="0" index="2" bw="4" slack="0"/>
<pin id="669" dir="0" index="3" bw="4" slack="0"/>
<pin id="670" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="icmp_ln86_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="0" index="1" bw="3" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_2/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln87_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_2/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln86_4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="0"/>
<pin id="690" dir="0" index="2" bw="8" slack="0"/>
<pin id="691" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_4/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="select_ln86_5_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="0" index="2" bw="8" slack="0"/>
<pin id="699" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_5/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln81_7_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_7/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln81_8_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_8/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="diff_temp_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_temp_3/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="trunc_ln84_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="0"/>
<pin id="720" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_3/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_7_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="9" slack="0"/>
<pin id="725" dir="0" index="2" bw="5" slack="0"/>
<pin id="726" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sub_ln84_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84_3/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="diff_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="0" index="2" bw="8" slack="0"/>
<pin id="740" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff_3/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_8_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="0"/>
<pin id="746" dir="0" index="1" bw="8" slack="0"/>
<pin id="747" dir="0" index="2" bw="4" slack="0"/>
<pin id="748" dir="0" index="3" bw="4" slack="0"/>
<pin id="749" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln86_3_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="3" slack="0"/>
<pin id="756" dir="0" index="1" bw="3" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_3/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln87_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="0" index="1" bw="8" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_3/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="select_ln86_6_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="8" slack="0"/>
<pin id="769" dir="0" index="2" bw="8" slack="0"/>
<pin id="770" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_6/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln86_7_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="8" slack="0"/>
<pin id="777" dir="0" index="2" bw="8" slack="0"/>
<pin id="778" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_7/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln81_9_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_9/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln81_10_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_10/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="diff_temp_4_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_temp_4/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln84_4_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="9" slack="0"/>
<pin id="799" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_4/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_9_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="9" slack="0"/>
<pin id="804" dir="0" index="2" bw="5" slack="0"/>
<pin id="805" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sub_ln84_4_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84_4/2 "/>
</bind>
</comp>

<comp id="815" class="1004" name="diff_4_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="8" slack="0"/>
<pin id="818" dir="0" index="2" bw="8" slack="0"/>
<pin id="819" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff_4/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_10_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="0" index="2" bw="4" slack="0"/>
<pin id="827" dir="0" index="3" bw="4" slack="0"/>
<pin id="828" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="icmp_ln86_4_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="0"/>
<pin id="835" dir="0" index="1" bw="3" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_4/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="icmp_ln87_4_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_4/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln86_8_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="0" index="2" bw="8" slack="0"/>
<pin id="849" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_8/2 "/>
</bind>
</comp>

<comp id="853" class="1004" name="select_ln86_9_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="8" slack="0"/>
<pin id="856" dir="0" index="2" bw="8" slack="0"/>
<pin id="857" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_9/2 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln81_11_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_11/2 "/>
</bind>
</comp>

<comp id="866" class="1004" name="zext_ln81_12_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_12/2 "/>
</bind>
</comp>

<comp id="870" class="1004" name="diff_temp_5_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_temp_5/2 "/>
</bind>
</comp>

<comp id="876" class="1004" name="trunc_ln84_5_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="9" slack="0"/>
<pin id="878" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_5/2 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_11_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="9" slack="0"/>
<pin id="883" dir="0" index="2" bw="5" slack="0"/>
<pin id="884" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="888" class="1004" name="sub_ln84_5_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="0"/>
<pin id="891" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84_5/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="diff_5_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="0" index="2" bw="8" slack="0"/>
<pin id="898" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff_5/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_12_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="0"/>
<pin id="905" dir="0" index="2" bw="4" slack="0"/>
<pin id="906" dir="0" index="3" bw="4" slack="0"/>
<pin id="907" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="912" class="1004" name="icmp_ln86_5_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="0"/>
<pin id="914" dir="0" index="1" bw="3" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_5/2 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln87_5_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="8" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_5/2 "/>
</bind>
</comp>

<comp id="924" class="1004" name="select_ln86_10_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="0" index="2" bw="8" slack="0"/>
<pin id="928" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_10/2 "/>
</bind>
</comp>

<comp id="932" class="1004" name="select_ln86_11_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="0"/>
<pin id="935" dir="0" index="2" bw="8" slack="0"/>
<pin id="936" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_11/2 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln81_13_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_13/2 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln81_14_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="0"/>
<pin id="947" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_14/2 "/>
</bind>
</comp>

<comp id="949" class="1004" name="diff_temp_6_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="0" index="1" bw="8" slack="0"/>
<pin id="952" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_temp_6/2 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln84_6_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="9" slack="0"/>
<pin id="957" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_6/2 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_13_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="9" slack="0"/>
<pin id="962" dir="0" index="2" bw="5" slack="0"/>
<pin id="963" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sub_ln84_6_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="8" slack="0"/>
<pin id="970" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84_6/2 "/>
</bind>
</comp>

<comp id="973" class="1004" name="diff_6_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="8" slack="0"/>
<pin id="976" dir="0" index="2" bw="8" slack="0"/>
<pin id="977" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff_6/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_14_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="3" slack="0"/>
<pin id="983" dir="0" index="1" bw="8" slack="0"/>
<pin id="984" dir="0" index="2" bw="4" slack="0"/>
<pin id="985" dir="0" index="3" bw="4" slack="0"/>
<pin id="986" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="991" class="1004" name="icmp_ln86_6_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="3" slack="0"/>
<pin id="993" dir="0" index="1" bw="3" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_6/2 "/>
</bind>
</comp>

<comp id="997" class="1004" name="icmp_ln87_6_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="8" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_6/2 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="select_ln86_12_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="0" index="2" bw="8" slack="0"/>
<pin id="1007" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_12/2 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="select_ln86_13_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="8" slack="0"/>
<pin id="1014" dir="0" index="2" bw="8" slack="0"/>
<pin id="1015" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_13/2 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="zext_ln81_15_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_15/2 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln81_16_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="0"/>
<pin id="1026" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_16/2 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="diff_temp_7_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="0" index="1" bw="8" slack="0"/>
<pin id="1031" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_temp_7/2 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="trunc_ln84_7_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="9" slack="0"/>
<pin id="1036" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_7/2 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_15_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="9" slack="0"/>
<pin id="1041" dir="0" index="2" bw="5" slack="0"/>
<pin id="1042" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="sub_ln84_7_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="8" slack="0"/>
<pin id="1049" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84_7/2 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="diff_7_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="8" slack="0"/>
<pin id="1055" dir="0" index="2" bw="8" slack="0"/>
<pin id="1056" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff_7/2 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_16_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="3" slack="0"/>
<pin id="1062" dir="0" index="1" bw="8" slack="0"/>
<pin id="1063" dir="0" index="2" bw="4" slack="0"/>
<pin id="1064" dir="0" index="3" bw="4" slack="0"/>
<pin id="1065" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="icmp_ln86_7_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="3" slack="0"/>
<pin id="1072" dir="0" index="1" bw="3" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_7/2 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="icmp_ln87_7_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="8" slack="0"/>
<pin id="1078" dir="0" index="1" bw="8" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_7/2 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="select_ln86_14_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="8" slack="0"/>
<pin id="1085" dir="0" index="2" bw="8" slack="0"/>
<pin id="1086" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_14/2 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="select_ln86_15_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="8" slack="0"/>
<pin id="1093" dir="0" index="2" bw="8" slack="0"/>
<pin id="1094" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_15/2 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="j_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="9" slack="0"/>
<pin id="1101" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1109" class="1005" name="zext_ln81_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="64" slack="1"/>
<pin id="1111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln81 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="image_diff_posterize_rowA_0_addr_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="5" slack="1"/>
<pin id="1123" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowA_0_addr "/>
</bind>
</comp>

<comp id="1126" class="1005" name="image_diff_posterize_rowB_0_addr_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="5" slack="1"/>
<pin id="1128" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowB_0_addr "/>
</bind>
</comp>

<comp id="1131" class="1005" name="image_diff_posterize_rowA_1_addr_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="5" slack="1"/>
<pin id="1133" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowA_1_addr "/>
</bind>
</comp>

<comp id="1136" class="1005" name="image_diff_posterize_rowB_1_addr_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="5" slack="1"/>
<pin id="1138" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowB_1_addr "/>
</bind>
</comp>

<comp id="1141" class="1005" name="image_diff_posterize_rowA_2_addr_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="5" slack="1"/>
<pin id="1143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowA_2_addr "/>
</bind>
</comp>

<comp id="1146" class="1005" name="image_diff_posterize_rowB_2_addr_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="5" slack="1"/>
<pin id="1148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowB_2_addr "/>
</bind>
</comp>

<comp id="1151" class="1005" name="image_diff_posterize_rowA_3_addr_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="5" slack="1"/>
<pin id="1153" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowA_3_addr "/>
</bind>
</comp>

<comp id="1156" class="1005" name="image_diff_posterize_rowB_3_addr_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="5" slack="1"/>
<pin id="1158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowB_3_addr "/>
</bind>
</comp>

<comp id="1161" class="1005" name="image_diff_posterize_rowA_4_addr_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="5" slack="1"/>
<pin id="1163" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowA_4_addr "/>
</bind>
</comp>

<comp id="1166" class="1005" name="image_diff_posterize_rowB_4_addr_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="5" slack="1"/>
<pin id="1168" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowB_4_addr "/>
</bind>
</comp>

<comp id="1171" class="1005" name="image_diff_posterize_rowA_5_addr_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="5" slack="1"/>
<pin id="1173" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowA_5_addr "/>
</bind>
</comp>

<comp id="1176" class="1005" name="image_diff_posterize_rowB_5_addr_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="5" slack="1"/>
<pin id="1178" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowB_5_addr "/>
</bind>
</comp>

<comp id="1181" class="1005" name="image_diff_posterize_rowA_6_addr_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="5" slack="1"/>
<pin id="1183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowA_6_addr "/>
</bind>
</comp>

<comp id="1186" class="1005" name="image_diff_posterize_rowB_6_addr_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="5" slack="1"/>
<pin id="1188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowB_6_addr "/>
</bind>
</comp>

<comp id="1191" class="1005" name="image_diff_posterize_rowA_7_addr_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="5" slack="1"/>
<pin id="1193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowA_7_addr "/>
</bind>
</comp>

<comp id="1196" class="1005" name="image_diff_posterize_rowB_7_addr_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="5" slack="1"/>
<pin id="1198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowB_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="62" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="62" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="62" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="62" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="62" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="62" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="371" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="432"><net_src comp="56" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="415" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="439"><net_src comp="426" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="447"><net_src comp="436" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="448"><net_src comp="436" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="449"><net_src comp="436" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="450"><net_src comp="436" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="451"><net_src comp="436" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="452"><net_src comp="436" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="453"><net_src comp="436" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="454"><net_src comp="436" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="455"><net_src comp="436" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="460"><net_src comp="415" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="105" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="118" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="467" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="52" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="475" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="54" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="80" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="481" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="485" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="481" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="513"><net_src comp="82" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="499" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="84" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="60" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="521"><net_src comp="507" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="86" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="499" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="88" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="517" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="80" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="90" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="523" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="529" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="92" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="545"><net_src comp="537" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="549"><net_src comp="131" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="144" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="546" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="550" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="52" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="554" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="54" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="80" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="560" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="564" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="560" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="592"><net_src comp="82" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="578" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="84" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="60" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="600"><net_src comp="586" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="86" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="578" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="88" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="596" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="80" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="90" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="602" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="608" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="92" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="624"><net_src comp="616" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="628"><net_src comp="157" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="170" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="625" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="52" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="633" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="54" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="655"><net_src comp="80" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="639" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="643" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="639" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="671"><net_src comp="82" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="657" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="84" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="60" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="679"><net_src comp="665" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="86" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="657" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="88" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="675" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="80" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="90" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="700"><net_src comp="681" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="687" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="92" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="703"><net_src comp="695" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="707"><net_src comp="183" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="196" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="704" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="52" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="712" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="54" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="734"><net_src comp="80" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="718" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="722" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="718" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="750"><net_src comp="82" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="736" pin="3"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="84" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="60" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="758"><net_src comp="744" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="86" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="736" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="88" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="754" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="80" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="90" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="779"><net_src comp="760" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="766" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="92" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="782"><net_src comp="774" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="786"><net_src comp="209" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="222" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="783" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="787" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="52" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="791" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="54" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="813"><net_src comp="80" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="797" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="820"><net_src comp="801" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="809" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="797" pin="1"/><net_sink comp="815" pin=2"/></net>

<net id="829"><net_src comp="82" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="815" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="84" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="832"><net_src comp="60" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="837"><net_src comp="823" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="86" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="815" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="88" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="833" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="80" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="90" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="858"><net_src comp="839" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="845" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="92" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="861"><net_src comp="853" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="865"><net_src comp="235" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="248" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="862" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="866" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="870" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="52" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="870" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="54" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="892"><net_src comp="80" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="876" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="880" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="888" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="876" pin="1"/><net_sink comp="894" pin=2"/></net>

<net id="908"><net_src comp="82" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="894" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="84" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="60" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="916"><net_src comp="902" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="86" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="894" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="88" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="929"><net_src comp="912" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="80" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="90" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="937"><net_src comp="918" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="924" pin="3"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="92" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="940"><net_src comp="932" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="944"><net_src comp="261" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="274" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="953"><net_src comp="941" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="945" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="949" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="52" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="949" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="54" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="971"><net_src comp="80" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="955" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="978"><net_src comp="959" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="967" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="955" pin="1"/><net_sink comp="973" pin=2"/></net>

<net id="987"><net_src comp="82" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="973" pin="3"/><net_sink comp="981" pin=1"/></net>

<net id="989"><net_src comp="84" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="990"><net_src comp="60" pin="0"/><net_sink comp="981" pin=3"/></net>

<net id="995"><net_src comp="981" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="86" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="973" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="88" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1008"><net_src comp="991" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="80" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="90" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1016"><net_src comp="997" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="1003" pin="3"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="92" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1019"><net_src comp="1011" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="1023"><net_src comp="287" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="300" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1032"><net_src comp="1020" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1024" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1037"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1043"><net_src comp="52" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1044"><net_src comp="1028" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1045"><net_src comp="54" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1050"><net_src comp="80" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="1034" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1057"><net_src comp="1038" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="1034" pin="1"/><net_sink comp="1052" pin=2"/></net>

<net id="1066"><net_src comp="82" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="1052" pin="3"/><net_sink comp="1060" pin=1"/></net>

<net id="1068"><net_src comp="84" pin="0"/><net_sink comp="1060" pin=2"/></net>

<net id="1069"><net_src comp="60" pin="0"/><net_sink comp="1060" pin=3"/></net>

<net id="1074"><net_src comp="1060" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="86" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="1052" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="88" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1087"><net_src comp="1070" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1088"><net_src comp="80" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1089"><net_src comp="90" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1095"><net_src comp="1076" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="1082" pin="3"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="92" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1098"><net_src comp="1090" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="1102"><net_src comp="94" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1105"><net_src comp="1099" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="1112"><net_src comp="436" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1115"><net_src comp="1109" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1116"><net_src comp="1109" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1117"><net_src comp="1109" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1118"><net_src comp="1109" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1119"><net_src comp="1109" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1120"><net_src comp="1109" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1124"><net_src comp="98" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1129"><net_src comp="111" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1134"><net_src comp="124" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1139"><net_src comp="137" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1144"><net_src comp="150" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1149"><net_src comp="163" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1154"><net_src comp="176" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1159"><net_src comp="189" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1164"><net_src comp="202" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1169"><net_src comp="215" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1174"><net_src comp="228" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1179"><net_src comp="241" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1184"><net_src comp="254" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1189"><net_src comp="267" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1194"><net_src comp="280" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1199"><net_src comp="293" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_diff_posterize_rowA_0 | {}
	Port: image_diff_posterize_rowA_1 | {}
	Port: image_diff_posterize_rowA_2 | {}
	Port: image_diff_posterize_rowA_3 | {}
	Port: image_diff_posterize_rowA_4 | {}
	Port: image_diff_posterize_rowA_5 | {}
	Port: image_diff_posterize_rowA_6 | {}
	Port: image_diff_posterize_rowA_7 | {}
	Port: image_diff_posterize_rowB_0 | {}
	Port: image_diff_posterize_rowB_1 | {}
	Port: image_diff_posterize_rowB_2 | {}
	Port: image_diff_posterize_rowB_3 | {}
	Port: image_diff_posterize_rowB_4 | {}
	Port: image_diff_posterize_rowB_5 | {}
	Port: image_diff_posterize_rowB_6 | {}
	Port: image_diff_posterize_rowB_7 | {}
	Port: image_diff_posterize_rowC_0 | {2 }
	Port: image_diff_posterize_rowC_1 | {2 }
	Port: image_diff_posterize_rowC_2 | {2 }
	Port: image_diff_posterize_rowC_3 | {2 }
	Port: image_diff_posterize_rowC_4 | {2 }
	Port: image_diff_posterize_rowC_5 | {2 }
	Port: image_diff_posterize_rowC_6 | {2 }
	Port: image_diff_posterize_rowC_7 | {2 }
 - Input state : 
	Port: Col_Loop_proc : image_diff_posterize_rowA_0 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowA_1 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowA_2 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowA_3 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowA_4 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowA_5 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowA_6 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowA_7 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowB_0 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowB_1 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowB_2 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowB_3 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowB_4 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowB_5 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowB_6 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowB_7 | {1 2 }
	Port: Col_Loop_proc : image_diff_posterize_rowC_0 | {}
	Port: Col_Loop_proc : image_diff_posterize_rowC_1 | {}
	Port: Col_Loop_proc : image_diff_posterize_rowC_2 | {}
	Port: Col_Loop_proc : image_diff_posterize_rowC_3 | {}
	Port: Col_Loop_proc : image_diff_posterize_rowC_4 | {}
	Port: Col_Loop_proc : image_diff_posterize_rowC_5 | {}
	Port: Col_Loop_proc : image_diff_posterize_rowC_6 | {}
	Port: Col_Loop_proc : image_diff_posterize_rowC_7 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_3 : 1
		tmp : 2
		br_ln76 : 3
		lshr_ln : 2
		zext_ln81 : 3
		image_diff_posterize_rowA_0_addr : 4
		image_diff_posterize_rowA_0_load : 5
		image_diff_posterize_rowB_0_addr : 4
		image_diff_posterize_rowB_0_load : 5
		image_diff_posterize_rowA_1_addr : 4
		image_diff_posterize_rowA_1_load : 5
		image_diff_posterize_rowB_1_addr : 4
		image_diff_posterize_rowB_1_load : 5
		image_diff_posterize_rowA_2_addr : 4
		image_diff_posterize_rowA_2_load : 5
		image_diff_posterize_rowB_2_addr : 4
		image_diff_posterize_rowB_2_load : 5
		image_diff_posterize_rowA_3_addr : 4
		image_diff_posterize_rowA_3_load : 5
		image_diff_posterize_rowB_3_addr : 4
		image_diff_posterize_rowB_3_load : 5
		image_diff_posterize_rowA_4_addr : 4
		image_diff_posterize_rowA_4_load : 5
		image_diff_posterize_rowB_4_addr : 4
		image_diff_posterize_rowB_4_load : 5
		image_diff_posterize_rowA_5_addr : 4
		image_diff_posterize_rowA_5_load : 5
		image_diff_posterize_rowB_5_addr : 4
		image_diff_posterize_rowB_5_load : 5
		image_diff_posterize_rowA_6_addr : 4
		image_diff_posterize_rowA_6_load : 5
		image_diff_posterize_rowB_6_addr : 4
		image_diff_posterize_rowB_6_load : 5
		image_diff_posterize_rowA_7_addr : 4
		image_diff_posterize_rowA_7_load : 5
		image_diff_posterize_rowB_7_addr : 4
		image_diff_posterize_rowB_7_load : 5
		add_ln76 : 2
		store_ln76 : 3
	State 2
		zext_ln81_1 : 1
		zext_ln81_2 : 1
		diff_temp : 2
		trunc_ln84 : 3
		tmp_1 : 3
		sub_ln84 : 4
		diff : 5
		tmp_2 : 6
		icmp_ln86 : 7
		icmp_ln87 : 6
		select_ln86 : 8
		select_ln86_1 : 9
		store_ln86 : 10
		zext_ln81_3 : 1
		zext_ln81_4 : 1
		diff_temp_1 : 2
		trunc_ln84_1 : 3
		tmp_3 : 3
		sub_ln84_1 : 4
		diff_1 : 5
		tmp_4 : 6
		icmp_ln86_1 : 7
		icmp_ln87_1 : 6
		select_ln86_2 : 8
		select_ln86_3 : 9
		store_ln86 : 10
		zext_ln81_5 : 1
		zext_ln81_6 : 1
		diff_temp_2 : 2
		trunc_ln84_2 : 3
		tmp_5 : 3
		sub_ln84_2 : 4
		diff_2 : 5
		tmp_6 : 6
		icmp_ln86_2 : 7
		icmp_ln87_2 : 6
		select_ln86_4 : 8
		select_ln86_5 : 9
		store_ln86 : 10
		zext_ln81_7 : 1
		zext_ln81_8 : 1
		diff_temp_3 : 2
		trunc_ln84_3 : 3
		tmp_7 : 3
		sub_ln84_3 : 4
		diff_3 : 5
		tmp_8 : 6
		icmp_ln86_3 : 7
		icmp_ln87_3 : 6
		select_ln86_6 : 8
		select_ln86_7 : 9
		store_ln86 : 10
		zext_ln81_9 : 1
		zext_ln81_10 : 1
		diff_temp_4 : 2
		trunc_ln84_4 : 3
		tmp_9 : 3
		sub_ln84_4 : 4
		diff_4 : 5
		tmp_10 : 6
		icmp_ln86_4 : 7
		icmp_ln87_4 : 6
		select_ln86_8 : 8
		select_ln86_9 : 9
		store_ln86 : 10
		zext_ln81_11 : 1
		zext_ln81_12 : 1
		diff_temp_5 : 2
		trunc_ln84_5 : 3
		tmp_11 : 3
		sub_ln84_5 : 4
		diff_5 : 5
		tmp_12 : 6
		icmp_ln86_5 : 7
		icmp_ln87_5 : 6
		select_ln86_10 : 8
		select_ln86_11 : 9
		store_ln86 : 10
		zext_ln81_13 : 1
		zext_ln81_14 : 1
		diff_temp_6 : 2
		trunc_ln84_6 : 3
		tmp_13 : 3
		sub_ln84_6 : 4
		diff_6 : 5
		tmp_14 : 6
		icmp_ln86_6 : 7
		icmp_ln87_6 : 6
		select_ln86_12 : 8
		select_ln86_13 : 9
		store_ln86 : 10
		zext_ln81_15 : 1
		zext_ln81_16 : 1
		diff_temp_7 : 2
		trunc_ln84_7 : 3
		tmp_15 : 3
		sub_ln84_7 : 4
		diff_7 : 5
		tmp_16 : 6
		icmp_ln86_7 : 7
		icmp_ln87_7 : 6
		select_ln86_14 : 8
		select_ln86_15 : 9
		store_ln86 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    diff_temp_fu_475    |    0    |    15   |
|          |     sub_ln84_fu_493    |    0    |    15   |
|          |   diff_temp_1_fu_554   |    0    |    15   |
|          |    sub_ln84_1_fu_572   |    0    |    15   |
|          |   diff_temp_2_fu_633   |    0    |    15   |
|          |    sub_ln84_2_fu_651   |    0    |    15   |
|          |   diff_temp_3_fu_712   |    0    |    15   |
|    sub   |    sub_ln84_3_fu_730   |    0    |    15   |
|          |   diff_temp_4_fu_791   |    0    |    15   |
|          |    sub_ln84_4_fu_809   |    0    |    15   |
|          |   diff_temp_5_fu_870   |    0    |    15   |
|          |    sub_ln84_5_fu_888   |    0    |    15   |
|          |   diff_temp_6_fu_949   |    0    |    15   |
|          |    sub_ln84_6_fu_967   |    0    |    15   |
|          |   diff_temp_7_fu_1028  |    0    |    15   |
|          |   sub_ln84_7_fu_1046   |    0    |    15   |
|----------|------------------------|---------|---------|
|          |       diff_fu_499      |    0    |    8    |
|          |   select_ln86_fu_529   |    0    |    8    |
|          |  select_ln86_1_fu_537  |    0    |    8    |
|          |      diff_1_fu_578     |    0    |    8    |
|          |  select_ln86_2_fu_608  |    0    |    8    |
|          |  select_ln86_3_fu_616  |    0    |    8    |
|          |      diff_2_fu_657     |    0    |    8    |
|          |  select_ln86_4_fu_687  |    0    |    8    |
|          |  select_ln86_5_fu_695  |    0    |    8    |
|          |      diff_3_fu_736     |    0    |    8    |
|          |  select_ln86_6_fu_766  |    0    |    8    |
|  select  |  select_ln86_7_fu_774  |    0    |    8    |
|          |      diff_4_fu_815     |    0    |    8    |
|          |  select_ln86_8_fu_845  |    0    |    8    |
|          |  select_ln86_9_fu_853  |    0    |    8    |
|          |      diff_5_fu_894     |    0    |    8    |
|          |  select_ln86_10_fu_924 |    0    |    8    |
|          |  select_ln86_11_fu_932 |    0    |    8    |
|          |      diff_6_fu_973     |    0    |    8    |
|          | select_ln86_12_fu_1003 |    0    |    8    |
|          | select_ln86_13_fu_1011 |    0    |    8    |
|          |     diff_7_fu_1052     |    0    |    8    |
|          | select_ln86_14_fu_1082 |    0    |    8    |
|          | select_ln86_15_fu_1090 |    0    |    8    |
|----------|------------------------|---------|---------|
|          |    icmp_ln86_fu_517    |    0    |    8    |
|          |    icmp_ln87_fu_523    |    0    |    11   |
|          |   icmp_ln86_1_fu_596   |    0    |    8    |
|          |   icmp_ln87_1_fu_602   |    0    |    11   |
|          |   icmp_ln86_2_fu_675   |    0    |    8    |
|          |   icmp_ln87_2_fu_681   |    0    |    11   |
|          |   icmp_ln86_3_fu_754   |    0    |    8    |
|   icmp   |   icmp_ln87_3_fu_760   |    0    |    11   |
|          |   icmp_ln86_4_fu_833   |    0    |    8    |
|          |   icmp_ln87_4_fu_839   |    0    |    11   |
|          |   icmp_ln86_5_fu_912   |    0    |    8    |
|          |   icmp_ln87_5_fu_918   |    0    |    11   |
|          |   icmp_ln86_6_fu_991   |    0    |    8    |
|          |   icmp_ln87_6_fu_997   |    0    |    11   |
|          |   icmp_ln86_7_fu_1070  |    0    |    8    |
|          |   icmp_ln87_7_fu_1076  |    0    |    11   |
|----------|------------------------|---------|---------|
|    add   |     add_ln76_fu_456    |    0    |    16   |
|----------|------------------------|---------|---------|
|          |       tmp_fu_418       |    0    |    0    |
|          |      tmp_1_fu_485      |    0    |    0    |
|          |      tmp_3_fu_564      |    0    |    0    |
|          |      tmp_5_fu_643      |    0    |    0    |
| bitselect|      tmp_7_fu_722      |    0    |    0    |
|          |      tmp_9_fu_801      |    0    |    0    |
|          |      tmp_11_fu_880     |    0    |    0    |
|          |      tmp_13_fu_959     |    0    |    0    |
|          |     tmp_15_fu_1038     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     lshr_ln_fu_426     |    0    |    0    |
|          |      tmp_2_fu_507      |    0    |    0    |
|          |      tmp_4_fu_586      |    0    |    0    |
|          |      tmp_6_fu_665      |    0    |    0    |
|partselect|      tmp_8_fu_744      |    0    |    0    |
|          |      tmp_10_fu_823     |    0    |    0    |
|          |      tmp_12_fu_902     |    0    |    0    |
|          |      tmp_14_fu_981     |    0    |    0    |
|          |     tmp_16_fu_1060     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln81_fu_436    |    0    |    0    |
|          |   zext_ln81_1_fu_467   |    0    |    0    |
|          |   zext_ln81_2_fu_471   |    0    |    0    |
|          |   zext_ln81_3_fu_546   |    0    |    0    |
|          |   zext_ln81_4_fu_550   |    0    |    0    |
|          |   zext_ln81_5_fu_625   |    0    |    0    |
|          |   zext_ln81_6_fu_629   |    0    |    0    |
|          |   zext_ln81_7_fu_704   |    0    |    0    |
|   zext   |   zext_ln81_8_fu_708   |    0    |    0    |
|          |   zext_ln81_9_fu_783   |    0    |    0    |
|          |   zext_ln81_10_fu_787  |    0    |    0    |
|          |   zext_ln81_11_fu_862  |    0    |    0    |
|          |   zext_ln81_12_fu_866  |    0    |    0    |
|          |   zext_ln81_13_fu_941  |    0    |    0    |
|          |   zext_ln81_14_fu_945  |    0    |    0    |
|          |  zext_ln81_15_fu_1020  |    0    |    0    |
|          |  zext_ln81_16_fu_1024  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln84_fu_481   |    0    |    0    |
|          |   trunc_ln84_1_fu_560  |    0    |    0    |
|          |   trunc_ln84_2_fu_639  |    0    |    0    |
|   trunc  |   trunc_ln84_3_fu_718  |    0    |    0    |
|          |   trunc_ln84_4_fu_797  |    0    |    0    |
|          |   trunc_ln84_5_fu_876  |    0    |    0    |
|          |   trunc_ln84_6_fu_955  |    0    |    0    |
|          |  trunc_ln84_7_fu_1034  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   600   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|image_diff_posterize_rowA_0_addr_reg_1121|    5   |
|image_diff_posterize_rowA_1_addr_reg_1131|    5   |
|image_diff_posterize_rowA_2_addr_reg_1141|    5   |
|image_diff_posterize_rowA_3_addr_reg_1151|    5   |
|image_diff_posterize_rowA_4_addr_reg_1161|    5   |
|image_diff_posterize_rowA_5_addr_reg_1171|    5   |
|image_diff_posterize_rowA_6_addr_reg_1181|    5   |
|image_diff_posterize_rowA_7_addr_reg_1191|    5   |
|image_diff_posterize_rowB_0_addr_reg_1126|    5   |
|image_diff_posterize_rowB_1_addr_reg_1136|    5   |
|image_diff_posterize_rowB_2_addr_reg_1146|    5   |
|image_diff_posterize_rowB_3_addr_reg_1156|    5   |
|image_diff_posterize_rowB_4_addr_reg_1166|    5   |
|image_diff_posterize_rowB_5_addr_reg_1176|    5   |
|image_diff_posterize_rowB_6_addr_reg_1186|    5   |
|image_diff_posterize_rowB_7_addr_reg_1196|    5   |
|                j_reg_1099               |    9   |
|            zext_ln81_reg_1109           |   64   |
+-----------------------------------------+--------+
|                  Total                  |   153  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_157 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_235 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_261 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_287 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_300 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  6.192  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   600  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   144  |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   153  |   744  |
+-----------+--------+--------+--------+
