<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[31]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[30]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[29]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[28]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[27]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[26]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[25]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[24]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[23]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[22]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[21]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[20]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[19]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[18]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[17]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[16]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[15]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[14]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[13]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[12]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[11]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[10]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[9]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[8]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[7]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[6]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[5]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[4]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[3]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[2]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[1]"/>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="system_i/axi_dma_0/U0/m_axis_mm2s_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="system_i/axi_dma_0/U0/s_axis_s2mm_tready"/>
      </nets>
    </probe>
  </probeset>
</probeData>
