benchmarks_and_tests/calculate_real_performance.sh
benchmarks_and_tests/run_benchmark_comparison.sh
benchmarks_and_tests/simple_csel.c
benchmarks_and_tests/test_biriscv_builtins.c
benchmarks_and_tests/test_biriscv.c
benchmarks_and_tests/test_brev_only.c
benchmarks_and_tests/test_brev_pattern.c
benchmarks_and_tests/test_brev_patterns_comprehensive.c
benchmarks_and_tests/test_comparisons.c
benchmarks_and_tests/test_csel_advanced.c
benchmarks_and_tests/test_csel_only.c
benchmarks_and_tests/test_csel_pattern.c
benchmarks_and_tests/test_csel_vs_cmov.c
benchmarks_and_tests/test_each.c
benchmarks_and_tests/test_madd_nested.c
benchmarks_and_tests/test_madd_small_types.c
benchmarks_and_tests/test_madd_unsigned.c
benchmarks_and_tests/test_madd_verify.c
benchmarks_and_tests/test_nested_detailed.c
benchmarks_and_tests/test_pattern_recognition.c
benchmarks_and_tests/test_sad_builtin.c
benchmarks_and_tests/test_sad_pattern.c
benchmarks_and_tests/verify_both_instructions.sh
benchmarks_and_tests/video_motion_benchmark.c
biriscv_submission.tar.gz
FILE_INVENTORY.txt
llvm_modifications/clang/include/clang/Basic/BuiltinsRISCVBiRiscV.td
llvm_modifications/clang/lib/CodeGen/TargetBuiltins/RISCV.cpp
llvm_modifications/llvm/include/llvm/IR/IntrinsicsRISCVBiRiscV.td
llvm_modifications/llvm/lib/Target/RISCV/CMakeLists.txt
llvm_modifications/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
llvm_modifications/llvm/lib/Target/RISCV/RISCVBiRiscVPatterns.cpp
llvm_modifications/llvm/lib/Target/RISCV/RISCV.h
llvm_modifications/llvm/lib/Target/RISCV/RISCVInstrInfoBiRiscV.td
llvm_modifications/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm_modifications/llvm/lib/Target/RISCV/RISCVSubtarget.h
llvm_modifications/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
README.md
report/biriscv_custom_instructions_brief.pdf
report/biriscv_custom_instructions_brief.tex
report/biriscv_custom_instructions_report.pdf
report/biriscv_custom_instructions_report.tex
report/biRISC-V.png
report/llvm_build_100percent_complete.png
report/llvm_build_installation_phase.png
verilog/src/core/biriscv_alu.v
verilog/src/core/biriscv_csr_regfile.v
verilog/src/core/biriscv_csr.v
verilog/src/core/biriscv_decoder.v
verilog/src/core/biriscv_decode.v
verilog/src/core/biriscv_defs.v
verilog/src/core/biriscv_divider.v
verilog/src/core/biriscv_exec.v
verilog/src/core/biriscv_fetch.v
verilog/src/core/biriscv_frontend.v
verilog/src/core/biriscv_issue.v
verilog/src/core/biriscv_lsu.v
verilog/src/core/biriscv_mmu.v
verilog/src/core/biriscv_multiplier.v
verilog/src/core/biriscv_npc.v
verilog/src/core/biriscv_pipe_ctrl.v
verilog/src/core/biriscv_regfile.v
verilog/src/core/biriscv_trace_sim.v
verilog/src/core/biriscv_xilinx_2r1w.v
verilog/src/core/riscv_core.v
verilog/testbench/baseline_brev_fixed.S
verilog/testbench/baseline_brev_program.S
verilog/testbench/baseline_brev_simple.S
verilog/testbench/baseline_real_program.S
verilog/testbench/brev_program.S
verilog/testbench/brev_real_baseline.S
verilog/testbench/brev_real_optimized.S
verilog/testbench/brev_sanity_check.S
verilog/testbench/brev_test_check.S
verilog/testbench/brev_test.S
verilog/testbench/build_sad_perf.sh
verilog/testbench/check_early_execution.sh
verilog/testbench/cmov_real_baseline.S
verilog/testbench/cmov_real_optimized.S
verilog/testbench/cmov_simple_test.S
verilog/testbench/cmov_test.S
verilog/testbench/csel_proof_test.S
verilog/testbench/csel_real_program.S
verilog/testbench/csel_test1_only.S
verilog/testbench/csel_test.S
verilog/testbench/debug_csel_proof.sh
verilog/testbench/link.ld
verilog/testbench/madd_real_baseline.S
verilog/testbench/madd_real_optimized.S
verilog/testbench/madd_simple_test.S
verilog/testbench/madd_test_fixed.S
verilog/testbench/madd_test.S
verilog/testbench/open_csel_waveform.sh
verilog/testbench/open_sad_waveform.sh
verilog/testbench/run_baseline_brev.sh
verilog/testbench/run_baseline.sh
verilog/testbench/run_brev_final_test.sh
verilog/testbench/run_brev_optimized.sh
verilog/testbench/run_brev_real_baseline.sh
verilog/testbench/run_brev_real_optimized.sh
verilog/testbench/run_brev_sanity_check.sh
verilog/testbench/run_brev_test_quick.sh
verilog/testbench/run_brev_test.sh
verilog/testbench/run_cmov_add_test.sh
verilog/testbench/run_cmov_real_baseline.sh
verilog/testbench/run_cmov_real_optimized.sh
verilog/testbench/run_cmov_simple_test.sh
verilog/testbench/run_cmov_test.sh
verilog/testbench/run_compare_baseline.sh
verilog/testbench/run_compare_csel.sh
verilog/testbench/run_csel_proof.sh
verilog/testbench/run_csel_xsim.sh
verilog/testbench/run_debug.sh
verilog/testbench/run_icarus_real.sh
verilog/testbench/run_madd_comparison.sh
verilog/testbench/run_madd_debug.sh
verilog/testbench/run_madd_test.sh
verilog/testbench/run_proof.sh
verilog/testbench/run_real_program.sh
verilog/testbench/run_sad_perf_baseline.sh
verilog/testbench/run_sad_perf_optimized.sh
verilog/testbench/run_sad_test.sh
verilog/testbench/run_ternlog_real_baseline.sh
verilog/testbench/run_ternlog_real_optimized.sh
verilog/testbench/run_ternlog_test.sh
verilog/testbench/run_ternlog_verify.sh
verilog/testbench/run_test_shifts.sh
verilog/testbench/run_trace_ffff.sh
verilog/testbench/run_xsim_brev_gui.sh
verilog/testbench/run_xsim_cmov_gui.sh
verilog/testbench/run_xsim_csel.sh
verilog/testbench/run_xsim_gui.sh
verilog/testbench/run_xsim_madd_gui.sh
verilog/testbench/run_xsim_quick.sh
verilog/testbench/run_xsim_ternlog_final.sh
verilog/testbench/run_xsim_ternlog_gui.sh
verilog/testbench/tb_baseline_brev.v
verilog/testbench/tb_brev_optimized.v
verilog/testbench/tb_brev_real_comparison.v
verilog/testbench/tb_brev_sanity_check_fixed.v
verilog/testbench/tb_brev_sanity_check.v
verilog/testbench/tb_cmov_real_comparison.v
verilog/testbench/tb_cmov_simple.v
verilog/testbench/tb_cmov.v
verilog/testbench/tb_compare_programs.v
verilog/testbench/tb_csel_proof_icarus.v
verilog/testbench/tb_csel_proof.v
verilog/testbench/tb_csel_real.v
verilog/testbench/tb_csel.v
verilog/testbench/tb_debug_csel.v
verilog/testbench/tb_debug_stages.v
verilog/testbench/tb_madd_debug.v
verilog/testbench/tb_madd_real_comparison.v
verilog/testbench/tb_madd_test.v
verilog/testbench/tb_madd_xsim.v
verilog/testbench/tb_memory_test.v
verilog/testbench/tb_sad_minimal.v
verilog/testbench/tb_sad_perf.v
verilog/testbench/tb_sad_test.v
verilog/testbench/tb_slli16_bug.v
verilog/testbench/tb_ternlog_debug.v
verilog/testbench/tb_ternlog_final.v
verilog/testbench/tb_ternlog_real_comparison.v
verilog/testbench/tb_ternlog_regs.v
verilog/testbench/tb_ternlog_simple.v
verilog/testbench/tb_ternlog.v
verilog/testbench/tb_test_shifts.v
verilog/testbench/tb_top_debug.v
verilog/testbench/tb_top.v
verilog/testbench/tb_trace_early.v
verilog/testbench/tb_trace_ffff.v
verilog/testbench/tb_trace_x31.v
verilog/testbench/tcm_mem_ram.v
verilog/testbench/tcm_mem.v
verilog/testbench/ternlog_direct_test.S
verilog/testbench/ternlog_final_test.S
verilog/testbench/ternlog_minimal.S
verilog/testbench/ternlog_real_baseline.S
verilog/testbench/ternlog_real_optimized.S
verilog/testbench/ternlog_simple_test.S
verilog/testbench/ternlog_test.S
verilog/testbench/test_add_only.S
verilog/testbench/test_csel_quick.S
verilog/testbench/test_csel_simple_icarus.sh
verilog/testbench/test_debug_csel.sh
verilog/testbench/test_debug_stages.S
verilog/testbench/test_inline_reverse.S
verilog/testbench/test_memory_simple.S
verilog/testbench/test_nop.S
verilog/testbench/test_shifts.S
verilog/testbench/test_single_brev.S
verilog/testbench/test_single_ffff.S
verilog/testbench/test_slli16_bug.S
verilog/testbench/test_slli4_bug.S
verilog/testbench/test_trace_x31.sh
verilog/waveform_screenshots/brev_test_waveform_final_355ns.png
verilog/waveform_screenshots/brev_test_waveform_test10_306ns.png
verilog/waveform_screenshots/brev_test_waveform_test3_273ns.png
verilog/waveform_screenshots/brev_test_waveform_test9_298ns.png
verilog/waveform_screenshots/cmov_test_waveform_execution_131ns.png
verilog/waveform_screenshots/cmov_test_waveform_marker_199ns.png
verilog/waveform_screenshots/cmov_test_waveform_writeback_142ns.png
verilog/waveform_screenshots/csel_test_waveform_all7tests_193ns.png
verilog/waveform_screenshots/csel_test_waveform_stable_final_234ns.png
verilog/waveform_screenshots/csel_test_waveform_tests1-3_148ns.png
verilog/waveform_screenshots/madd_test_waveform_final_455ns.png
verilog/waveform_screenshots/madd_test_waveform_test12a_160ns.png
verilog/waveform_screenshots/madd_test_waveform_test12b_273ns.png
verilog/waveform_screenshots/madd_test_waveform_test5_149ns.png
verilog/waveform_screenshots/sad_test_waveform_test2_103ns.png
verilog/waveform_screenshots/sad_test_waveform_test4_158ns.png
verilog/waveform_screenshots/sad_test_waveform_test6_196ns.png
verilog/waveform_screenshots/ternlog_test_waveform_andnotb_169ns.png
verilog/waveform_screenshots/ternlog_test_waveform_copyb_111ns.png
verilog/waveform_screenshots/ternlog_test_waveform_final_229ns.png
verilog/waveform_screenshots/ternlog_test_waveform_xor_156ns.png
