Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Reading design: counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "counter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "counter"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/DispLogicosISE/P2/Contador_Rampa/music.v" into library work
Parsing module <music>.
Parsing module <divide_by12>.
Parsing module <music_ROM>.
Analyzing Verilog file "/home/ise/DispLogicosISE/P2/Contador_Rampa/counter.v" into library work
Parsing module <counter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <counter>.

Elaborating module <music>.

Elaborating module <music_ROM>.

Elaborating module <divide_by12>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <counter>.
    Related source file is "/home/ise/DispLogicosISE/P2/Contador_Rampa/counter.v".
    Found 5-bit register for signal <q>.
    Found 1-bit register for signal <sens>.
    Found 22-bit register for signal <sclk>.
    Found 5-bit register for signal <p>.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <sampled_sensor>.
    Found 22-bit adder for signal <sclk[21]_GND_1_o_add_3_OUT> created at line 23.
    Found 5-bit adder for signal <q[4]_GND_1_o_add_20_OUT> created at line 59.
    Found 1-bit comparator not equal for signal <sampled_sensor_sensor_equal_3_o> created at line 20
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <music>.
    Related source file is "/home/ise/DispLogicosISE/P2/Contador_Rampa/music.v".
    Found 9-bit register for signal <counter_note>.
    Found 8-bit register for signal <counter_octave>.
    Found 1-bit register for signal <speaker>.
    Found 31-bit register for signal <tone>.
    Found 9-bit subtractor for signal <counter_note[8]_GND_2_o_sub_9_OUT> created at line 49.
    Found 8-bit subtractor for signal <counter_octave[7]_GND_2_o_sub_16_OUT> created at line 50.
    Found 31-bit adder for signal <tone[30]_GND_2_o_add_2_OUT> created at line 18.
    Found 8-bit shifter logical right for signal <PWR_2_o_octave[2]_shift_right_14_OUT> created at line 50
    Found 16x9-bit Read Only RAM for signal <clkdivider>
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <music> synthesized.

Synthesizing Unit <music_ROM>.
    Related source file is "/home/ise/DispLogicosISE/P2/Contador_Rampa/music.v".
    Found 8-bit register for signal <note>.
    Found 256x8-bit Read Only RAM for signal <address[7]_GND_3_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <music_ROM> synthesized.

Synthesizing Unit <divide_by12>.
    Related source file is "/home/ise/DispLogicosISE/P2/Contador_Rampa/music.v".
    Found 16x5-bit Read Only RAM for signal <_n0029>
    Summary:
	inferred   1 RAM(s).
Unit <divide_by12> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x5-bit single-port Read Only RAM                    : 1
 16x9-bit single-port Read Only RAM                    : 1
 256x8-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 5
 22-bit adder                                          : 1
 31-bit adder                                          : 1
 5-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 11
 1-bit register                                        : 4
 22-bit register                                       : 1
 31-bit register                                       : 1
 5-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 4
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 8-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <music>.
The following registers are absorbed into counter <counter_note>: 1 register on signal <counter_note>.
The following registers are absorbed into counter <counter_octave>: 1 register on signal <counter_octave>.
The following registers are absorbed into counter <tone>: 1 register on signal <tone>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_clkdivider> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <note>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <clkdivider>    |          |
    -----------------------------------------------------------------------
Unit <music> synthesized (advanced).

Synthesizing (advanced) Unit <music_ROM>.
INFO:Xst:3226 - The RAM <Mram_address[7]_GND_3_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <note>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <note>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <music_ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x5-bit single-port distributed Read Only RAM        : 1
 16x9-bit single-port distributed Read Only RAM        : 1
 256x8-bit single-port block Read Only RAM             : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 4
 22-bit up counter                                     : 1
 31-bit up counter                                     : 1
 8-bit down counter                                    : 1
 9-bit down counter                                    : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 2
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 8-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <tone_30> of sequential type is unconnected in block <music>.

Optimizing unit <counter> ...

Optimizing unit <music> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block counter, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : counter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 259
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 49
#      LUT2                        : 3
#      LUT3                        : 11
#      LUT4                        : 10
#      LUT5                        : 26
#      LUT6                        : 22
#      MUXCY                       : 65
#      VCC                         : 1
#      XORCY                       : 69
# FlipFlops/Latches                : 83
#      FD                          : 35
#      FDCE                        : 5
#      FDE                         : 38
#      FDRE                        : 5
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 4
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              83  out of  11440     0%  
 Number of Slice LUTs:                  123  out of   5720     2%  
    Number used as Logic:               123  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    128
   Number with an unused Flip Flop:      45  out of    128    35%  
   Number with an unused LUT:             5  out of    128     3%  
   Number of fully used LUT-FF pairs:    78  out of    128    60%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    160     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 79    |
sens                               | NONE(q_0)              | 5     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.099ns (Maximum Frequency: 196.126MHz)
   Minimum input arrival time before clock: 4.634ns
   Maximum output required time after clock: 4.956ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sens'
  Clock period: 2.193ns (frequency: 455.996MHz)
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Delay:               2.193ns (Levels of Logic = 1)
  Source:            q_0 (FF)
  Destination:       q_0 (FF)
  Source Clock:      sens rising
  Destination Clock: sens rising

  Data Path: q_0 to q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.525   1.340  q_0 (q_0)
     LUT5:I0->O            1   0.254   0.000  Mmux_q[4]_PWR_1_o_mux_22_OUT11 (q[4]_PWR_1_o_mux_22_OUT<0>)
     FDCE:D                    0.074          q_0
    ----------------------------------------
    Total                      2.193ns (0.853ns logic, 1.340ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.099ns (frequency: 196.126MHz)
  Total number of paths / destination ports: 2626 / 123
-------------------------------------------------------------------------
Delay:               5.099ns (Levels of Logic = 12)
  Source:            U1/counter_note_6 (FF)
  Destination:       U1/counter_note_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/counter_note_6 to U1/counter_note_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.002  U1/counter_note_6 (U1/counter_note_6)
     LUT4:I0->O            1   0.254   0.682  U1/GND_2_o_GND_2_o_equal_21_o<8>_SW0 (N14)
     LUT6:I5->O           19   0.254   1.489  U1/GND_2_o_GND_2_o_equal_21_o<8> (U1/GND_2_o_GND_2_o_equal_21_o)
     LUT3:I0->O            1   0.235   0.000  U1/Mcount_counter_note_lut<0> (U1/Mcount_counter_note_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U1/Mcount_counter_note_cy<0> (U1/Mcount_counter_note_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_counter_note_cy<1> (U1/Mcount_counter_note_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_counter_note_cy<2> (U1/Mcount_counter_note_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_counter_note_cy<3> (U1/Mcount_counter_note_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_counter_note_cy<4> (U1/Mcount_counter_note_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_counter_note_cy<5> (U1/Mcount_counter_note_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_counter_note_cy<6> (U1/Mcount_counter_note_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  U1/Mcount_counter_note_cy<7> (U1/Mcount_counter_note_cy<7>)
     XORCY:CI->O           1   0.206   0.000  U1/Mcount_counter_note_xor<8> (U1/Mcount_counter_note8)
     FD:D                      0.074          U1/counter_note_8
    ----------------------------------------
    Total                      5.099ns (1.926ns logic, 3.173ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 26 / 13
-------------------------------------------------------------------------
Offset:              4.634ns (Levels of Logic = 4)
  Source:            hold (PAD)
  Destination:       stop (FF)
  Destination Clock: clk rising

  Data Path: hold to stop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  hold_IBUF (hold_IBUF)
     LUT3:I1->O            1   0.250   0.682  _n0056_SW0 (N01)
     LUT6:I5->O            1   0.254   0.958  _n0056 (_n0056)
     LUT4:I0->O            1   0.254   0.000  stop_rstpot (stop_rstpot)
     FD:D                      0.074          stop
    ----------------------------------------
    Total                      4.634ns (2.160ns logic, 2.474ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sens'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.730ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       q_0 (FF)
  Destination Clock: sens rising

  Data Path: reset to q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.459          q_0
    ----------------------------------------
    Total                      2.730ns (1.787ns logic, 0.943ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.956ns (Levels of Logic = 1)
  Source:            stop (FF)
  Destination:       stop (PAD)
  Source Clock:      clk rising

  Data Path: stop to stop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              32   0.525   1.519  stop (stop_OBUF)
     OBUF:I->O                 2.912          stop_OBUF (stop)
    ----------------------------------------
    Total                      4.956ns (3.437ns logic, 1.519ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.099|         |         |         |
sens           |    4.086|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sens
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.924|         |         |         |
sens           |    2.193|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 21.71 secs
 
--> 


Total memory usage is 386332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

