Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin32) Build 329390 Wed Oct 16 18:28:36 MDT 2013
| Date         : Wed Jul 23 21:51:27 2014
| Host         : agilehw-laptop running 32-bit Ubuntu 10.04.4 LTS
| Command      : report_timing_summary -file MainDesign_wrapper_timing_summary_routed.rpt -pb MainDesign_wrapper_timing_summary_routed.pb
| Design       : MainDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.08 2013-09-28
------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 2 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 2 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 2 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 6 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.378     -125.315                    136                12254        0.032        0.000                      0                12108        2.250        0.000                       0                  5896  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MainDesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_MainDesign_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clkfbout_MainDesign_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
clk_fpga_0                           {0.000 6.499}        12.999          76.929          
clk_fpga_1                           {0.000 3.500}        7.000           142.857         
clk_fpga_2                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MainDesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    8.751        0.000                       0                     3  
  clk_out1_MainDesign_clk_wiz_0_0         -1.030      -40.675                    119                 2718        0.032        0.000                      0                 2706        2.387        0.000                       0                  1819  
  clkfbout_MainDesign_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     2  
clk_fpga_0                                 5.113        0.000                      0                 2829        0.043        0.000                      0                 2829        5.519        0.000                       0                  1491  
clk_fpga_1                                 0.509        0.000                      0                 6559        0.069        0.000                      0                 6529        2.250        0.000                       0                  2582  
clk_fpga_2                                                                                                                                                                             7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                       clk_out1_MainDesign_clk_wiz_0_0       11.417        0.000                      0                   42                                                                        
clk_fpga_1                       clk_out1_MainDesign_clk_wiz_0_0       -5.378      -84.640                     17                   31        0.770        0.000                      0                   17  
clk_out1_MainDesign_clk_wiz_0_0  clk_fpga_0                             4.869        0.000                      0                   34                                                                        
clk_out1_MainDesign_clk_wiz_0_0  clk_fpga_1                             4.723        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               1.805        0.000                      0                   33        0.405        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MainDesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  MainDesign_i/clk_wiz_0/inst/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MainDesign_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { MainDesign_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MainDesign_clk_wiz_0_0
  To Clock:  clk_out1_MainDesign_clk_wiz_0_0

Setup :          119  Failing Endpoints,  Worst Slack       -1.030ns,  Total Violation      -40.675ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.030ns  (required time - arrival time)
  Source:                 MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhtt4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MainDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgqpyur5crul4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MainDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_MainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_MainDesign_clk_wiz_0_0 rise@6.734ns - clk_out1_MainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 0.839ns (10.819%)  route 6.916ns (89.181%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 8.452 - 6.734 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.806     1.806    MainDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    MainDesign_i/clk_wiz_0/inst/clk_out1_MainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  MainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1818, routed)        1.655     1.658    MainDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X41Y98                                                      r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhtt4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.419     2.077 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhtt4fea/Q
                         net (fo=35, routed)          0.712     2.789    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsig5tl3y5onspizpu1pvx5yq3e31d13pwn3d3my33dljsjvd4eg3xtdgoonspgx1x0z5cdqmatapsjqnbpseig5rizz5csh2kgphh2ki
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.296     3.085 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsnso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp4fdgx2ki5rizzb5rjd2i5hb/O
                         net (fo=408, routed)         6.204     9.289    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsng5tl3e31d13pwn3d3my33dljsjvd4egqrzce5ary0titrp2rcbsl2igu52kgnpyur5crtsd5cshyr4ob
    SLICE_X60Y110        LUT5 (Prop_lut5_I3_O)        0.124     9.413 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsiso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp4fdih2ki5ri0f5cshyr4nb/O
                         net (fo=1, routed)           0.000     9.413    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsig5tl3e31d13pwn3d3my33dljsjvd4egqrzce5ary0titrp2rcbsl2igu52kgqpyur5crul4feprd21
    SLICE_X60Y110        FDRE                                         r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgqpyur5crul4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MainDesign_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y18                                    0.000     6.734 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.612     8.346    MainDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    MainDesign_i/clk_wiz_0/inst/clk_out1_MainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  MainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1818, routed)        1.715     8.452    MainDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X60Y110                                                     r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgqpyur5crul4fea/C
                         clock pessimism              0.014     8.466    
                         clock uncertainty           -0.114     8.352    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)        0.031     8.383    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgqpyur5crul4fea
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                 -1.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz015rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum3n5yur5crup4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MainDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz15csh2invkgh3q2o51livpyq0daeyd2oke5zcedpseig5riz15csh2kgr5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MainDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_MainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MainDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_MainDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.232%)  route 0.200ns (51.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.597     0.597    MainDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    MainDesign_i/clk_wiz_0/inst/clk_out1_MainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1818, routed)        0.637     0.639    MainDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X49Y111                                                     r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz015rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum3n5yur5crup4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz015rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum3n5yur5crup4fea/Q
                         net (fo=1, routed)           0.200     0.980    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz015rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum3n5yui[9]
    SLICE_X52Y109        LUT5 (Prop_lut5_I3_O)        0.045     1.025 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgo5yur5crup4feprd21/O
                         net (fo=1, routed)           0.000     1.025    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsig5tl3kump1pvukh2invkgh3f0zggnl5riz15csh2invkgh3q2o51livpyq0daeyd2oke5zcedpyum35rjd4fdi52ki5chzl
    SLICE_X52Y109        FDRE                                         r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz15csh2invkgh3q2o51livpyq0daeyd2oke5zcedpseig5riz15csh2kgr5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18                                    0.000     0.000 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.864     0.864    MainDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    MainDesign_i/clk_wiz_0/inst/clk_out1_MainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1818, routed)        0.907     0.909    MainDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X52Y109                                                     r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz15csh2invkgh3q2o51livpyq0daeyd2oke5zcedpseig5riz15csh2kgr5yui/C
                         clock pessimism             -0.009     0.900    
    SLICE_X52Y109        FDRE (Hold_fdre_C_D)         0.092     0.992    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1pvukh2invkgh3f0zggnl5riz15csh2invkgh3q2o51livpyq0daeyd2oke5zcedpseig5riz15csh2kgr5yui
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MainDesign_clk_wiz_0_0
Waveform:           { 0 3.367 }
Period:             6.734
Sources:            { MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     6.734   4.158    RAMB36_X2Y25     MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   6.734   206.626  MMCME2_ADV_X1Y0  MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     3.367   2.387    SLICE_X62Y108    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1npyq3kump1nix5u4rpsph2kgp5yur5cdkiil5cbvh4ira14fdh52ki5rizx5cshzerfxc/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     3.367   2.387    SLICE_X46Y110    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pw4n412wp4ehayrgebe5yin5a5zcedpyum25rjd2sis1x345oh1pg5n4lh4brcmicj5qq14b5seig5epzl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MainDesign_clk_wiz_0_0
  To Clock:  clkfbout_MainDesign_clk_wiz_0_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MainDesign_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    MainDesign_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 MainDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 2.900ns (38.273%)  route 4.677ns (61.727%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 16.932 - 12.999 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.881 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        1.652     4.533    MainDesign_i/processing_system7_0_axi_periph/xbar/aclk
    SLICE_X36Y96                                                      r  MainDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     5.051 f  MainDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=35, routed)          1.823     6.874    MainDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_grant_rnw
    SLICE_X36Y97         LUT2 (Prop_lut2_I1_O)        0.150     7.024 r  MainDesign_i/processing_system7_0_axi_periph/xbar/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.033     8.057    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/m_axi_awready
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.348     8.405 r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          1.196     9.601    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.725 r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     9.725    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_16
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.105 r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.105    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.324 r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.625    10.949    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/data[4]
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.295    11.244 r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000    11.244    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[4]_i_5
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.776 r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.776    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr_reg[4]_i_1
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.110 r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.110    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_6_axaddr_incr_reg[8]_i_1
    SLICE_X51Y96         FDRE                                         r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0                                          0.000    12.999 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    15.375    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.466 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        1.466    16.932    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X51Y96                                                      r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.428    17.360    
                         clock uncertainty           -0.198    17.162    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.062    17.224    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         17.224    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  5.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 MainDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.195 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        0.555     1.750    MainDesign_i/processing_system7_0_axi_periph/xbar/aclk
    SLICE_X44Y91                                                      r  MainDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  MainDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.119     2.010    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/m_axi_rdata[7]
    SLICE_X42Y91         SRLC32E                                      r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.373 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        0.823     2.196    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X42Y91                                                      r  MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.412     1.784    
    SLICE_X42Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.967    MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 6.4995 }
Period:             12.999
Sources:            { MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155     12.999  10.844  BUFGCTRL_X0Y17  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980     6.499   5.519   SLICE_X30Y102   MainDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980     6.499   5.519   SLICE_X26Y115   MainDesign_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.589ns (40.576%)  route 3.792ns (59.424%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 10.845 - 7.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668     2.668    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.769 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        1.693     4.462    MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/m_axi_mm2s_aclk
    RAMB36_X2Y18                                                      r  MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     5.503 r  MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=1, routed)           1.102     6.605    MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_4_GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.729 f  MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_5/O
                         net (fo=3, routed)           0.860     7.589    MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_5
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.116     7.705 r  MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=7, routed)           0.922     8.627    MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_gpregsm1.curr_fwft_state[1]_i_2
    SLICE_X34Y69         LUT6 (Prop_lut6_I2_O)        0.328     8.955 r  MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=9, routed)           0.908     9.863    MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4
    SLICE_X36Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.987 r  MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/count[3]_i_5/O
                         net (fo=1, routed)           0.000     9.987    MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_count[3]_i_5
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.520 r  MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_count_reg[3]_i_1
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.843 r  MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/count_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.843    MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_6_count_reg[6]_i_2
    SLICE_X36Y67         FDRE                                         r  MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0                                          0.000     7.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.284     9.284    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.375 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        1.471    10.845    MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/m_axi_mm2s_aclk
    SLICE_X36Y67                                                      r  MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[5]/C
                         clock pessimism              0.508    11.354    
                         clock uncertainty           -0.111    11.243    
    SLICE_X36Y67         FDRE (Setup_fdre_C_D)        0.109    11.352    MainDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  0.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.946%)  route 0.274ns (66.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        0.597     1.746    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X15Y47                                                      r  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141     1.887 r  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.274     2.162    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/A0
    SLICE_X16Y47         RAMD32                                       r  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.289     1.289    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.318 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        0.866     2.184    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X16Y47                                                      r  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.401     1.782    
    SLICE_X16Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.092    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 3.5 }
Period:             7.000
Sources:            { MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884     7.000   3.116  DSP48_X2Y46    MainDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsairqfyybeiid4jtr52igusp4ehcbvgcheit4ehfl12maatr15cdjqac5auxm/obsahupzceda/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X38Y124  MainDesign_i/zed_hdmi_display/v_cresample_0/U0/obsabeireagdzmj4jtr52igusp4ehac2r4edpykictx2io2putxm1pw1zrtpvgzjzpyq2mcddp4ehkqq0eiqcmjhhfcpureeyssiiusoj5cdjqim5eiqn4nptn54npth/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X36Y129  MainDesign_i/zed_hdmi_display/v_cresample_0/U0/obsabeireagdzmj4jtr52igusp4ehac2r4hfcp2febj14ehoglnh5jhozw5nxtdg5knsts5rbyyegg52iovbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y18  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_MainDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.417ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.417ns  (required time - arrival time)
  Source:                 MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyunb5rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum05rjd4fdip2ki/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MainDesign_clk_wiz_0_0)
  Path Group:             clk_out1_MainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.360ns  (logic 0.419ns (30.818%)  route 0.941ns (69.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99                                      0.000     0.000 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyunb5rja/C
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyunb5rja/Q
                         net (fo=1, routed)           0.941     1.360    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152iohujyf4jgbue1[7]
    SLICE_X59Y100        FDRE                                         r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum05rjd4fdip2ki/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X59Y100        FDRE (Setup_fdre_C_D)       -0.222    12.777    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum05rjd4fdip2ki
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                 11.417    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_MainDesign_clk_wiz_0_0

Setup :           17  Failing Endpoints,  Worst Slack       -5.378ns,  Total Violation      -84.640ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.378ns  (required time - arrival time)
  Source:                 MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkzcijrhyacfpra0t5eiqg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MainDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_MainDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out1_MainDesign_clk_wiz_0_0 rise@3367.003ns - clk_fpga_1 rise@3367.000ns)
  Data Path Delay:        1.463ns  (logic 0.642ns (43.870%)  route 0.821ns (56.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 3368.535 - 3367.003 ) 
    Source Clock Delay      (SCD):    4.661ns = ( 3371.660 - 3367.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                   3367.000  3367.000 r  
    PS7_X0Y0             PS7                          0.000  3367.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668  3369.667    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3369.769 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        1.892  3371.661    MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X30Y100                                                     r  MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518  3372.179 f  MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.338  3372.517    MainDesign_i/zed_hdmi_display/v_tc_0/U0/resetn
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.124  3372.641 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsfso3r34x1g4r4wmo4rvuze0r5cdkzcijrhyacfpqrx4eptd/O
                         net (fo=11, routed)          0.483  3373.124    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsng5tl3e31d13pwn3d3my33dljsjvd4egvseqtcpqaek5bdp2i5gd
    SLICE_X31Y98         FDRE                                         r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkzcijrhyacfpra0t5eiqg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MainDesign_clk_wiz_0_0 rise edge)
                                                   3367.003  3367.003 r  
    BUFGCTRL_X0Y18                                    0.000  3367.003 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.612  3368.615    MainDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  3365.190 r  MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  3366.915    MainDesign_i/clk_wiz_0/inst/clk_out1_MainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3367.006 r  MainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1818, routed)        1.529  3368.535    MainDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X31Y98                                                      r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkzcijrhyacfpra0t5eiqg/C
                         clock pessimism              0.000  3368.535    
                         clock uncertainty           -0.360  3368.175    
    SLICE_X31Y98         FDRE (Setup_fdre_C_R)       -0.429  3367.746    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkzcijrhyacfpra0t5eiqg
  -------------------------------------------------------------------
                         required time                       3367.746    
                         arrival time                       -3373.124    
  -------------------------------------------------------------------
                         slack                                 -5.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbxzcehb/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MainDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_MainDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MainDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.212ns (58.482%)  route 0.151ns (41.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        0.659     1.809    MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X30Y100                                                     r  MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.973 r  MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.151     2.123    MainDesign_i/zed_hdmi_display/v_tc_0/U0/resetn
    SLICE_X29Y100        LUT5 (Prop_lut5_I4_O)        0.048     2.171 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsaso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcd5yr4nb/O
                         net (fo=1, routed)           0.000     2.171    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsig5tl3e31d13pwn3d3my33dljsjvd4egurykt5eireejtpzceh5rd21
    SLICE_X29Y100        FDRE                                         r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbxzcehb/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MainDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18                                    0.000     0.000 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.864     0.864    MainDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  MainDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    MainDesign_i/clk_wiz_0/inst/clk_out1_MainDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MainDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1818, routed)        0.933     0.935    MainDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X29Y100                                                     r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbxzcehb/C
                         clock pessimism              0.000     0.935    
                         clock uncertainty            0.360     1.295    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.107     1.402    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbxzcehb
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.770    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MainDesign_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.869ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoi52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MainDesign_clk_wiz_0_0)
  Destination:            MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wpyq2daeyd2smdil2rcbx2kgnpyur5crtsh5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.818ns  (logic 0.518ns (28.497%)  route 1.300ns (71.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoi52ki/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoi52ki/Q
                         net (fo=1, routed)           1.300     1.818    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioedzal40q22ataa[29]
    SLICE_X60Y94         FDRE                                         r  MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wpyq2daeyd2smdil2rcbx2kgnpyur5crtsh5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)       -0.047     6.687    MainDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wpyq2daeyd2smdil2rcbx2kgnpyur5crtsh5csa
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  4.869    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MainDesign_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.723ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MainDesign_clk_wiz_0_0)
  Destination:            MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.964ns  (logic 0.715ns (36.398%)  route 1.249ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126                                     0.000     0.000 r  MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/C
    SLICE_X35Y126        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/Q
                         net (fo=2, routed)           0.826     1.245    MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3
    SLICE_X35Y125        LUT1 (Prop_lut1_I0_O)        0.296     1.541 r  MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/req_wr_dom_1_i_1/O
                         net (fo=1, routed)           0.423     1.964    MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/rd_to_wr_req
    SLICE_X35Y125        FDRE                                         r  MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X35Y125        FDRE (Setup_fdre_C_D)       -0.047     6.687    MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                  4.723    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.642ns (14.547%)  route 3.771ns (85.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 10.955 - 7.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668     2.668    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.769 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        1.892     4.661    MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X30Y100                                                     r  MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518     5.179 r  MainDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          2.235     7.413    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aresetn
    SLICE_X33Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.537 f  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=136, routed)         1.537     9.074    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1
    SLICE_X13Y44         FDPE                                         f  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0                                          0.000     7.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.284     9.284    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.375 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        1.580    10.955    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X13Y44                                                      r  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism              0.394    11.349    
                         clock uncertainty           -0.111    11.238    
    SLICE_X13Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    10.879    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  1.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.949%)  route 0.209ns (56.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        0.596     1.745    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X20Y48                                                      r  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.909 f  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.209     2.118    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RD_RST
    SLICE_X22Y47         FDCE                                         f  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  MainDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.289     1.289    MainDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.318 r  MainDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        0.864     2.182    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X22Y47                                                      r  MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.401     1.780    
    SLICE_X22Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.713    MainDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.405    





