
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -212.71

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.39

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.39

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3488.52    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.10    0.90    1.34 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.34   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.55    1.55   library removal time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                 -0.22   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.15    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.85    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.22    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3488.52    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.10    0.90    1.34 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.34   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.20    2.00   library recovery time
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.07    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.71    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.99    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.42    0.01    0.03    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   63.31    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   43.07    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   34.66    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   33.81    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.37    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18259_/A (BUF_X2)
    10   30.96    0.04    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   25.46    0.06    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   29.00    0.03    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.72    0.01    0.06    0.57 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.57 v _18433_/A2 (NOR2_X1)
     1    1.84    0.02    0.03    0.60 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.60 ^ _18436_/A2 (NOR3_X1)
     1    1.70    0.02    0.01    0.62 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.62 v _18442_/A2 (NOR3_X1)
     1    1.75    0.03    0.05    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.69    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   33.31    0.16    0.19    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.16    0.02    0.89 ^ _20600_/A (MUX2_X1)
     7   22.29    0.05    0.11    1.00 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.00 ^ _20998_/A (BUF_X1)
    10   22.63    0.05    0.08    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.53    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    3.89    0.02    0.13    1.24 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.24 ^ _30199_/A (FA_X1)
     1    3.90    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    4.30    0.02    0.13    1.46 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.46 ^ _30207_/A (FA_X1)
     1    4.65    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    4.43    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    1.80    0.01    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.76 v _21502_/A (INV_X1)
     1    3.26    0.01    0.02    1.78 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.26    0.02    0.05    1.83 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.83 ^ _23588_/A (BUF_X1)
     5    8.53    0.02    0.04    1.87 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.87 ^ _23632_/A2 (NAND3_X1)
     1    1.68    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    3.83    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.06    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   12.28    0.04    0.05    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.55    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23966_/A1 (NOR2_X1)
     1    4.53    0.01    0.01    2.12 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.12 v _23969_/B2 (AOI221_X2)
     2    4.65    0.05    0.08    2.20 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.20 ^ _23970_/B (XNOR2_X1)
     1    4.25    0.03    0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.26 ^ _23971_/B (MUX2_X1)
     2    6.05    0.02    0.05    2.31 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    5.00    0.03    0.03    2.34 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.34 v _23981_/A1 (NOR4_X2)
     4   18.02    0.11    0.13    2.47 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.11    0.01    2.47 ^ _23982_/A (BUF_X2)
    10   19.69    0.03    0.05    2.52 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.52 ^ _24222_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    2.54 v _24222_/ZN (OAI21_X1)
                                         _01381_ (net)
                  0.01    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3488.52    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.10    0.90    1.34 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.34   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.20    2.00   library recovery time
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.07    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.71    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.99    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.42    0.01    0.03    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   63.31    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   43.07    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   34.66    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   33.81    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.37    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18259_/A (BUF_X2)
    10   30.96    0.04    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   25.46    0.06    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   29.00    0.03    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.72    0.01    0.06    0.57 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.57 v _18433_/A2 (NOR2_X1)
     1    1.84    0.02    0.03    0.60 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.60 ^ _18436_/A2 (NOR3_X1)
     1    1.70    0.02    0.01    0.62 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.62 v _18442_/A2 (NOR3_X1)
     1    1.75    0.03    0.05    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.69    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   33.31    0.16    0.19    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.16    0.02    0.89 ^ _20600_/A (MUX2_X1)
     7   22.29    0.05    0.11    1.00 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.00 ^ _20998_/A (BUF_X1)
    10   22.63    0.05    0.08    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.53    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    3.89    0.02    0.13    1.24 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.24 ^ _30199_/A (FA_X1)
     1    3.90    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    4.30    0.02    0.13    1.46 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.46 ^ _30207_/A (FA_X1)
     1    4.65    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    4.43    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    1.80    0.01    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.76 v _21502_/A (INV_X1)
     1    3.26    0.01    0.02    1.78 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.26    0.02    0.05    1.83 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.83 ^ _23588_/A (BUF_X1)
     5    8.53    0.02    0.04    1.87 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.87 ^ _23632_/A2 (NAND3_X1)
     1    1.68    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    3.83    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.06    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   12.28    0.04    0.05    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.55    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23966_/A1 (NOR2_X1)
     1    4.53    0.01    0.01    2.12 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.12 v _23969_/B2 (AOI221_X2)
     2    4.65    0.05    0.08    2.20 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.20 ^ _23970_/B (XNOR2_X1)
     1    4.25    0.03    0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.26 ^ _23971_/B (MUX2_X1)
     2    6.05    0.02    0.05    2.31 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    5.00    0.03    0.03    2.34 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.34 v _23981_/A1 (NOR4_X2)
     4   18.02    0.11    0.13    2.47 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.11    0.01    2.47 ^ _23982_/A (BUF_X2)
    10   19.69    0.03    0.05    2.52 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.52 ^ _24222_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    2.54 v _24222_/ZN (OAI21_X1)
                                         _01381_ (net)
                  0.01    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.24   -0.04 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_18225_/ZN                             26.02   40.03  -14.01 (VIOLATED)
_19183_/ZN                             26.70   39.56  -12.85 (VIOLATED)
_20440_/ZN                             10.47   23.09  -12.61 (VIOLATED)
_24776_/ZN                             16.02   28.55  -12.53 (VIOLATED)
_27504_/ZN                             23.23   35.69  -12.46 (VIOLATED)
_22344_/ZN                             23.23   35.02  -11.79 (VIOLATED)
_18429_/ZN                             26.02   37.59  -11.57 (VIOLATED)
_27512_/ZN                             23.23   34.72  -11.49 (VIOLATED)
_22176_/ZN                             23.23   34.48  -11.25 (VIOLATED)
_18055_/ZN                             28.99   40.15  -11.16 (VIOLATED)
_18977_/ZN                             26.02   36.98  -10.96 (VIOLATED)
_23513_/ZN                             13.81   24.36  -10.55 (VIOLATED)
_22089_/ZN                             23.23   33.62  -10.39 (VIOLATED)
_18417_/ZN                             26.02   36.25  -10.23 (VIOLATED)
_27522_/ZN                             23.23   33.23  -10.00 (VIOLATED)
_20328_/ZN                             16.02   25.74   -9.72 (VIOLATED)
_17048_/Z                              25.33   34.83   -9.50 (VIOLATED)
_18215_/ZN                             26.02   35.42   -9.40 (VIOLATED)
_22911_/ZN                             10.47   19.80   -9.33 (VIOLATED)
_19731_/ZN                             26.02   34.90   -8.89 (VIOLATED)
_19553_/ZN                             26.02   34.84   -8.82 (VIOLATED)
_22284_/ZN                             23.23   31.85   -8.62 (VIOLATED)
_22073_/ZN                             23.23   31.66   -8.43 (VIOLATED)
_18471_/ZN                             25.33   33.31   -7.98 (VIOLATED)
_18603_/ZN                             26.02   33.96   -7.94 (VIOLATED)
_20147_/ZN                             10.47   18.41   -7.94 (VIOLATED)
_22217_/ZN                             23.23   31.14   -7.90 (VIOLATED)
_19370_/ZN                             26.02   33.61   -7.59 (VIOLATED)
_20319_/Z                              25.33   32.87   -7.54 (VIOLATED)
_18615_/ZN                             28.99   36.35   -7.36 (VIOLATED)
_18358_/ZN                             25.33   32.65   -7.33 (VIOLATED)
_22052_/ZN                             23.23   30.53   -7.30 (VIOLATED)
_19924_/ZN                             25.33   32.39   -7.06 (VIOLATED)
_20352_/ZN                             16.02   23.04   -7.02 (VIOLATED)
_17534_/ZN                             13.81   20.66   -6.85 (VIOLATED)
_20318_/Z                              25.33   31.72   -6.39 (VIOLATED)
_20890_/ZN                             16.02   22.35   -6.33 (VIOLATED)
_25831_/ZN                             10.47   16.60   -6.12 (VIOLATED)
_18303_/ZN                             25.33   31.11   -5.78 (VIOLATED)
_22363_/ZN                             26.05   31.64   -5.59 (VIOLATED)
_18028_/ZN                             26.02   31.37   -5.36 (VIOLATED)
_27740_/ZN                             10.47   15.00   -4.53 (VIOLATED)
_22133_/ZN                             23.23   27.57   -4.34 (VIOLATED)
_19384_/ZN                             26.70   29.74   -3.04 (VIOLATED)
_17619_/ZN                             16.02   18.83   -2.81 (VIOLATED)
_17600_/ZN                             16.02   18.80   -2.78 (VIOLATED)
_20148_/ZN                             10.47   13.21   -2.73 (VIOLATED)
_23147_/ZN                             25.33   27.84   -2.51 (VIOLATED)
_22868_/ZN                             10.47   12.61   -2.14 (VIOLATED)
_17872_/ZN                             25.33   27.00   -1.67 (VIOLATED)
_22301_/ZN                             10.47   12.06   -1.59 (VIOLATED)
_23322_/ZN                             10.47   12.01   -1.54 (VIOLATED)
_23367_/ZN                             16.02   17.06   -1.04 (VIOLATED)
_17917_/ZN                             25.33   26.19   -0.86 (VIOLATED)
_27230_/ZN                             25.33   26.15   -0.82 (VIOLATED)
_17229_/ZN                             16.02   16.81   -0.79 (VIOLATED)
_26308_/ZN                             10.47   10.94   -0.47 (VIOLATED)
_21836_/ZN                             10.47   10.80   -0.33 (VIOLATED)
_26507_/ZN                             13.01   13.27   -0.26 (VIOLATED)
_18991_/ZN                             31.74   31.99   -0.25 (VIOLATED)
_27336_/ZN                             25.33   25.56   -0.23 (VIOLATED)
_20612_/ZN                             25.33   25.53   -0.20 (VIOLATED)
_19781_/ZN                             25.33   25.51   -0.18 (VIOLATED)
_19863_/ZN                             25.33   25.38   -0.05 (VIOLATED)
_27770_/ZN                             10.47   10.51   -0.04 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.037346016615629196

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1881

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-14.010787010192871

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
26.016199111938477

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.5385

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 65

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1169

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1213

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.15 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.03    0.20 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.06    0.36 ^ _18259_/Z (BUF_X2)
   0.09    0.45 ^ _18260_/Z (BUF_X1)
   0.06    0.51 ^ _18261_/Z (BUF_X2)
   0.06    0.57 v _18432_/Z (MUX2_X1)
   0.03    0.60 ^ _18433_/ZN (NOR2_X1)
   0.01    0.62 v _18436_/ZN (NOR3_X1)
   0.05    0.66 ^ _18442_/ZN (NOR3_X1)
   0.01    0.68 v _18453_/ZN (NOR3_X1)
   0.19    0.87 ^ _18471_/ZN (AOI21_X1)
   0.12    1.00 ^ _20600_/Z (MUX2_X1)
   0.09    1.08 ^ _20998_/Z (BUF_X1)
   0.03    1.11 v _21067_/ZN (NAND2_X1)
   0.13    1.24 ^ _30197_/S (FA_X1)
   0.09    1.33 v _30199_/S (FA_X1)
   0.13    1.46 ^ _30202_/S (FA_X1)
   0.09    1.55 v _30207_/S (FA_X1)
   0.12    1.67 ^ _30211_/S (FA_X1)
   0.09    1.76 v _30212_/S (FA_X1)
   0.02    1.78 ^ _21502_/ZN (INV_X1)
   0.05    1.83 ^ _30538_/S (HA_X1)
   0.04    1.87 ^ _23588_/Z (BUF_X1)
   0.02    1.89 v _23632_/ZN (NAND3_X1)
   0.07    1.96 ^ _23633_/ZN (NOR3_X1)
   0.02    1.98 v _23682_/ZN (NOR2_X1)
   0.05    2.03 ^ _23683_/ZN (AOI21_X2)
   0.07    2.10 ^ _23908_/ZN (AND4_X1)
   0.01    2.12 v _23966_/ZN (NOR2_X1)
   0.08    2.20 ^ _23969_/ZN (AOI221_X2)
   0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.31 ^ _23971_/Z (MUX2_X1)
   0.03    2.34 v _23972_/ZN (AOI221_X2)
   0.13    2.47 ^ _23981_/ZN (NOR4_X2)
   0.06    2.52 ^ _23982_/Z (BUF_X2)
   0.02    2.54 v _24222_/ZN (OAI21_X1)
   0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
           2.54   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.54   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5437

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3853

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-15.147226

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.49e-03   1.56e-04   1.29e-02  16.5%
Combinational          2.98e-02   3.45e-02   4.29e-04   6.48e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.64e-02   5.85e-04   7.80e-02 100.0%
                          52.6%      46.6%       0.8%
