<html><head>
  <title>Yosys Open SYnthesis Suite :: Command Reference :: proc_mux</title>
  <link rel="stylesheet" href="stylesheet.css">
</head><body>

<div id="container">

<img id="banner" src="images/banner.png" alt="Yosys -- Yosys Open SYnthesis Suite"/>

<div id="navbar">
  <a class="nav0" href="about.html">About</a>
  <a class="nav1" href="documentation.html">Documentation</a>
  <a class="nav0" href="faq.html">F.A.Q.</a>
  <a class="nav0" href="screenshots.html">Screenshots</a>
  <a class="nav0" href="download.html">Download</a>
  <a class="nav0" href="links.html">Links</a>
  <a class="nav0_donate" href="donate.html">Donate</a>
  <a class="navX" href="https://join.slack.com/t/yosyshq/shared_invite/zt-oe2nxfpv-BJd_9CZpkk_MoTT0s88GcA">YosysHQ Community Slack</a>
  <a class="navX" href="https://web.libera.chat/#yosys">IRC (Libera Chat)</a>
  <a class="navX" href="https://github.com/YosysHQ/yosys">GitHub</a>
  <br/>
  <b>Related Projects:</b><br/>
  <a class="nav0" href="vloghammer.html">VlogHammer</a>
  <a class="nav0" href="yosysjs.html">YosysJS</a>
</div>

<div id="main"><div><!-- begin of content -->
<h1>proc_mux - convert decision trees to multiplexers</h1>
<pre>
    proc_mux [options] [selection]

This pass converts the decision trees in processes (originating from if-else
and case statements) to trees of multiplexer cells.

    -ifx
        Use Verilog simulation behavior with respect to undef values in
        'case' expressions and 'if' conditions.

</pre>
</div></div><!-- end of content -->

</div><!-- /container -->

</body></html>
