// Seed: 295645832
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output wire id_2
);
  assign id_2 = -1;
  assign id_2 = ~1'b0;
  wire id_4;
endmodule
program module_1 #(
    parameter id_1 = 32'd36
) (
    output wor id_0,
    input wire _id_1,
    input wor id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output uwire id_8,
    input supply0 id_9,
    output tri0 id_10,
    output tri0 id_11
);
  logic [1 : id_1] id_13;
  ;
  and primCall (id_8, id_9, id_2, id_3, id_6, id_13, id_7);
  module_0 modCall_1 (
      id_9,
      id_3,
      id_8
  );
endprogram
