

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_14_2'
================================================================
* Date:           Fri Apr  4 16:22:30 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.120 us|  0.120 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_2  |       22|       22|         4|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      142|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      142|      127|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_100_p2  |         +|   0|  0|  12|           5|           1|
    |result_1_fu_124_p2  |         +|   0|  0|  39|          32|          32|
    |icmp_ln14_fu_94_p2  |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  62|          43|          40|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_1_fu_44                |   9|          2|    5|         10|
    |result_fu_40             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |delay_lane_load_reg_167           |  32|   0|   32|          0|
    |i_1_fu_44                         |   5|   0|    5|          0|
    |icmp_ln14_reg_153                 |   1|   0|    1|          0|
    |icmp_ln14_reg_153_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_ln15_reg_177                  |  32|   0|   32|          0|
    |result_fu_40                      |  32|   0|   32|          0|
    |taps_load_reg_172                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 142|   0|  142|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|taps_address0        |  out|    5|   ap_memory|                          taps|         array|
|taps_ce0             |  out|    1|   ap_memory|                          taps|         array|
|taps_q0              |   in|   32|   ap_memory|                          taps|         array|
|result_out           |  out|   32|      ap_vld|                    result_out|       pointer|
|result_out_ap_vld    |  out|    1|      ap_vld|                    result_out|       pointer|
|delay_lane_address0  |  out|    5|   ap_memory|                    delay_lane|         array|
|delay_lane_ce0       |  out|    1|   ap_memory|                    delay_lane|         array|
|delay_lane_q0        |   in|   32|   ap_memory|                    delay_lane|         array|
+---------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%result = alloca i32 1"   --->   Operation 7 'alloca' 'result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %taps, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %result"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:14]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.63ns)   --->   "%icmp_ln14 = icmp_eq  i5 %i, i5 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:14]   --->   Operation 15 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln14 = add i5 %i, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:14]   --->   Operation 17 'add' 'add_ln14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc12.split, void %for.end13.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:14]   --->   Operation 18 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:14]   --->   Operation 19 'zext' 'i_1_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%delay_lane_addr = getelementptr i32 %delay_lane, i64 0, i64 %i_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15]   --->   Operation 20 'getelementptr' 'delay_lane_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.69ns)   --->   "%delay_lane_load = load i5 %delay_lane_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15]   --->   Operation 21 'load' 'delay_lane_load' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%taps_addr = getelementptr i32 %taps, i64 0, i64 %i_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15]   --->   Operation 22 'getelementptr' 'taps_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.69ns)   --->   "%taps_load = load i5 %taps_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15]   --->   Operation 23 'load' 'taps_load' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln14 = store i5 %add_ln14, i5 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:14]   --->   Operation 24 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 25 [1/2] (0.69ns)   --->   "%delay_lane_load = load i5 %delay_lane_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15]   --->   Operation 25 'load' 'delay_lane_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 26 [1/2] (0.69ns)   --->   "%taps_load = load i5 %taps_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15]   --->   Operation 26 'load' 'taps_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 27 [1/1] (3.17ns)   --->   "%mul_ln15 = mul i32 %taps_load, i32 %delay_lane_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15]   --->   Operation 27 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%result_load_1 = load i32 %result"   --->   Operation 33 'load' 'result_load_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_out, i32 %result_load_1"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.26>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%result_load = load i32 %result" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15]   --->   Operation 28 'load' 'result_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:8]   --->   Operation 29 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.88ns)   --->   "%result_1 = add i32 %mul_ln15, i32 %result_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15]   --->   Operation 30 'add' 'result_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln14 = store i32 %result_1, i32 %result" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:14]   --->   Operation 31 'store' 'store_ln14' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:14]   --->   Operation 32 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ taps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ delay_lane]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result            (alloca           ) [ 01111]
i_1               (alloca           ) [ 01000]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln0         (store            ) [ 00000]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
i                 (load             ) [ 00000]
specpipeline_ln0  (specpipeline     ) [ 00000]
icmp_ln14         (icmp             ) [ 01110]
empty             (speclooptripcount) [ 00000]
add_ln14          (add              ) [ 00000]
br_ln14           (br               ) [ 00000]
i_1_cast          (zext             ) [ 00000]
delay_lane_addr   (getelementptr    ) [ 01100]
taps_addr         (getelementptr    ) [ 01100]
store_ln14        (store            ) [ 00000]
delay_lane_load   (load             ) [ 01010]
taps_load         (load             ) [ 01010]
mul_ln15          (mul              ) [ 01001]
result_load       (load             ) [ 00000]
specloopname_ln8  (specloopname     ) [ 00000]
result_1          (add              ) [ 00000]
store_ln14        (store            ) [ 00000]
br_ln14           (br               ) [ 00000]
result_load_1     (load             ) [ 00000]
write_ln0         (write            ) [ 00000]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="taps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taps"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="delay_lane">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_lane"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="result_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln0_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="delay_lane_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_lane_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_lane_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="taps_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="taps_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="taps_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="5" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln14_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln14_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_1_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln14_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="5" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mul_ln15_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="result_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="3"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="result_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_1/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln14_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="3"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="result_load_1_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load_1/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="result_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="icmp_ln14_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="2"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="157" class="1005" name="delay_lane_addr_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_lane_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="taps_addr_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="taps_addr "/>
</bind>
</comp>

<comp id="167" class="1005" name="delay_lane_load_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delay_lane_load "/>
</bind>
</comp>

<comp id="172" class="1005" name="taps_load_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="taps_load "/>
</bind>
</comp>

<comp id="177" class="1005" name="mul_ln15_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="32" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="91" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="116"><net_src comp="100" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="124" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="141"><net_src comp="40" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="44" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="156"><net_src comp="94" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="55" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="165"><net_src comp="68" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="170"><net_src comp="62" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="175"><net_src comp="75" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="180"><net_src comp="117" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="124" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: taps | {}
	Port: result_out | {3 }
	Port: delay_lane | {}
 - Input state : 
	Port: fir_Pipeline_VITIS_LOOP_14_2 : taps | {1 2 }
	Port: fir_Pipeline_VITIS_LOOP_14_2 : delay_lane | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln14 : 2
		add_ln14 : 2
		br_ln14 : 3
		i_1_cast : 2
		delay_lane_addr : 3
		delay_lane_load : 4
		taps_addr : 3
		taps_load : 4
		store_ln14 : 3
	State 2
	State 3
		write_ln0 : 1
	State 4
		result_1 : 1
		store_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln14_fu_100    |    0    |    0    |    12   |
|          |    result_1_fu_124    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln15_fu_117    |    3    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln14_fu_94    |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_48 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    i_1_cast_fu_106    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |    0    |    80   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|delay_lane_addr_reg_157|    5   |
|delay_lane_load_reg_167|   32   |
|      i_1_reg_146      |    5   |
|   icmp_ln14_reg_153   |    1   |
|    mul_ln15_reg_177   |   32   |
|     result_reg_138    |   32   |
|   taps_addr_reg_162   |    5   |
|   taps_load_reg_172   |   32   |
+-----------------------+--------+
|         Total         |   144  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_75 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   144  |   98   |
+-----------+--------+--------+--------+--------+
