Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"67 mcc_generated_files/mcc.h
[v _SYSTEM_Initialize `(v ~T0 @X0 0 ef ]
"290 mcc_generated_files/tmr2.h
[v _TMR2_LoadPeriodRegister `(v ~T0 @X0 0 ef1`uc ]
"238
[v _TMR2_WriteTimer `(v ~T0 @X0 0 ef1`uc ]
"50 main.c
[v _Delay `(v ~T0 @X0 0 ef1`ui ]
"12283 /opt/microchip/xc8/v1.40/include/pic16f1704.h
[v _LATA1 `Vb ~T0 @X0 0 e@2145 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1704.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 /opt/microchip/xc8/v1.40/include/pic16f1704.h
[; ;pic16f1704.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1704.h: 54: typedef union {
[; ;pic16f1704.h: 55: struct {
[; ;pic16f1704.h: 56: unsigned INDF0 :8;
[; ;pic16f1704.h: 57: };
[; ;pic16f1704.h: 58: } INDF0bits_t;
[; ;pic16f1704.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1704.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16f1704.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1704.h: 73: typedef union {
[; ;pic16f1704.h: 74: struct {
[; ;pic16f1704.h: 75: unsigned INDF1 :8;
[; ;pic16f1704.h: 76: };
[; ;pic16f1704.h: 77: } INDF1bits_t;
[; ;pic16f1704.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1704.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16f1704.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1704.h: 92: typedef union {
[; ;pic16f1704.h: 93: struct {
[; ;pic16f1704.h: 94: unsigned PCL :8;
[; ;pic16f1704.h: 95: };
[; ;pic16f1704.h: 96: } PCLbits_t;
[; ;pic16f1704.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1704.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16f1704.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1704.h: 111: typedef union {
[; ;pic16f1704.h: 112: struct {
[; ;pic16f1704.h: 113: unsigned C :1;
[; ;pic16f1704.h: 114: unsigned DC :1;
[; ;pic16f1704.h: 115: unsigned Z :1;
[; ;pic16f1704.h: 116: unsigned nPD :1;
[; ;pic16f1704.h: 117: unsigned nTO :1;
[; ;pic16f1704.h: 118: };
[; ;pic16f1704.h: 119: struct {
[; ;pic16f1704.h: 120: unsigned CARRY :1;
[; ;pic16f1704.h: 121: unsigned :1;
[; ;pic16f1704.h: 122: unsigned ZERO :1;
[; ;pic16f1704.h: 123: };
[; ;pic16f1704.h: 124: } STATUSbits_t;
[; ;pic16f1704.h: 125: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1704.h: 164: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1704.h: 167: extern volatile unsigned char FSR0L @ 0x004;
"169
[; ;pic16f1704.h: 169: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1704.h: 172: typedef union {
[; ;pic16f1704.h: 173: struct {
[; ;pic16f1704.h: 174: unsigned FSR0L :8;
[; ;pic16f1704.h: 175: };
[; ;pic16f1704.h: 176: } FSR0Lbits_t;
[; ;pic16f1704.h: 177: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1704.h: 186: extern volatile unsigned char FSR0H @ 0x005;
"188
[; ;pic16f1704.h: 188: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1704.h: 191: typedef union {
[; ;pic16f1704.h: 192: struct {
[; ;pic16f1704.h: 193: unsigned FSR0H :8;
[; ;pic16f1704.h: 194: };
[; ;pic16f1704.h: 195: } FSR0Hbits_t;
[; ;pic16f1704.h: 196: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1704.h: 205: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1704.h: 208: extern volatile unsigned char FSR1L @ 0x006;
"210
[; ;pic16f1704.h: 210: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1704.h: 213: typedef union {
[; ;pic16f1704.h: 214: struct {
[; ;pic16f1704.h: 215: unsigned FSR1L :8;
[; ;pic16f1704.h: 216: };
[; ;pic16f1704.h: 217: } FSR1Lbits_t;
[; ;pic16f1704.h: 218: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1704.h: 227: extern volatile unsigned char FSR1H @ 0x007;
"229
[; ;pic16f1704.h: 229: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1704.h: 232: typedef union {
[; ;pic16f1704.h: 233: struct {
[; ;pic16f1704.h: 234: unsigned FSR1H :8;
[; ;pic16f1704.h: 235: };
[; ;pic16f1704.h: 236: } FSR1Hbits_t;
[; ;pic16f1704.h: 237: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1704.h: 246: extern volatile unsigned char BSR @ 0x008;
"248
[; ;pic16f1704.h: 248: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1704.h: 251: typedef union {
[; ;pic16f1704.h: 252: struct {
[; ;pic16f1704.h: 253: unsigned BSR :5;
[; ;pic16f1704.h: 254: };
[; ;pic16f1704.h: 255: struct {
[; ;pic16f1704.h: 256: unsigned BSR0 :1;
[; ;pic16f1704.h: 257: unsigned BSR1 :1;
[; ;pic16f1704.h: 258: unsigned BSR2 :1;
[; ;pic16f1704.h: 259: unsigned BSR3 :1;
[; ;pic16f1704.h: 260: unsigned BSR4 :1;
[; ;pic16f1704.h: 261: };
[; ;pic16f1704.h: 262: } BSRbits_t;
[; ;pic16f1704.h: 263: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1704.h: 297: extern volatile unsigned char WREG @ 0x009;
"299
[; ;pic16f1704.h: 299: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1704.h: 302: typedef union {
[; ;pic16f1704.h: 303: struct {
[; ;pic16f1704.h: 304: unsigned WREG0 :8;
[; ;pic16f1704.h: 305: };
[; ;pic16f1704.h: 306: } WREGbits_t;
[; ;pic16f1704.h: 307: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1704.h: 316: extern volatile unsigned char PCLATH @ 0x00A;
"318
[; ;pic16f1704.h: 318: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1704.h: 321: typedef union {
[; ;pic16f1704.h: 322: struct {
[; ;pic16f1704.h: 323: unsigned PCLATH :7;
[; ;pic16f1704.h: 324: };
[; ;pic16f1704.h: 325: } PCLATHbits_t;
[; ;pic16f1704.h: 326: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1704.h: 335: extern volatile unsigned char INTCON @ 0x00B;
"337
[; ;pic16f1704.h: 337: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1704.h: 340: typedef union {
[; ;pic16f1704.h: 341: struct {
[; ;pic16f1704.h: 342: unsigned IOCIF :1;
[; ;pic16f1704.h: 343: unsigned INTF :1;
[; ;pic16f1704.h: 344: unsigned TMR0IF :1;
[; ;pic16f1704.h: 345: unsigned IOCIE :1;
[; ;pic16f1704.h: 346: unsigned INTE :1;
[; ;pic16f1704.h: 347: unsigned TMR0IE :1;
[; ;pic16f1704.h: 348: unsigned PEIE :1;
[; ;pic16f1704.h: 349: unsigned GIE :1;
[; ;pic16f1704.h: 350: };
[; ;pic16f1704.h: 351: struct {
[; ;pic16f1704.h: 352: unsigned :2;
[; ;pic16f1704.h: 353: unsigned T0IF :1;
[; ;pic16f1704.h: 354: unsigned :2;
[; ;pic16f1704.h: 355: unsigned T0IE :1;
[; ;pic16f1704.h: 356: };
[; ;pic16f1704.h: 357: } INTCONbits_t;
[; ;pic16f1704.h: 358: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1704.h: 412: extern volatile unsigned char PORTA @ 0x00C;
"414
[; ;pic16f1704.h: 414: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1704.h: 417: typedef union {
[; ;pic16f1704.h: 418: struct {
[; ;pic16f1704.h: 419: unsigned RA0 :1;
[; ;pic16f1704.h: 420: unsigned RA1 :1;
[; ;pic16f1704.h: 421: unsigned RA2 :1;
[; ;pic16f1704.h: 422: unsigned RA3 :1;
[; ;pic16f1704.h: 423: unsigned RA4 :1;
[; ;pic16f1704.h: 424: unsigned RA5 :1;
[; ;pic16f1704.h: 425: };
[; ;pic16f1704.h: 426: } PORTAbits_t;
[; ;pic16f1704.h: 427: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1704.h: 461: extern volatile unsigned char PORTC @ 0x00E;
"463
[; ;pic16f1704.h: 463: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1704.h: 466: typedef union {
[; ;pic16f1704.h: 467: struct {
[; ;pic16f1704.h: 468: unsigned RC0 :1;
[; ;pic16f1704.h: 469: unsigned RC1 :1;
[; ;pic16f1704.h: 470: unsigned RC2 :1;
[; ;pic16f1704.h: 471: unsigned RC3 :1;
[; ;pic16f1704.h: 472: unsigned RC4 :1;
[; ;pic16f1704.h: 473: unsigned RC5 :1;
[; ;pic16f1704.h: 474: };
[; ;pic16f1704.h: 475: } PORTCbits_t;
[; ;pic16f1704.h: 476: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1704.h: 510: extern volatile unsigned char PIR1 @ 0x011;
"512
[; ;pic16f1704.h: 512: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1704.h: 515: typedef union {
[; ;pic16f1704.h: 516: struct {
[; ;pic16f1704.h: 517: unsigned TMR1IF :1;
[; ;pic16f1704.h: 518: unsigned TMR2IF :1;
[; ;pic16f1704.h: 519: unsigned CCP1IF :1;
[; ;pic16f1704.h: 520: unsigned SSP1IF :1;
[; ;pic16f1704.h: 521: unsigned TXIF :1;
[; ;pic16f1704.h: 522: unsigned RCIF :1;
[; ;pic16f1704.h: 523: unsigned ADIF :1;
[; ;pic16f1704.h: 524: unsigned TMR1GIF :1;
[; ;pic16f1704.h: 525: };
[; ;pic16f1704.h: 526: struct {
[; ;pic16f1704.h: 527: unsigned :2;
[; ;pic16f1704.h: 528: unsigned CCPIF :1;
[; ;pic16f1704.h: 529: };
[; ;pic16f1704.h: 530: } PIR1bits_t;
[; ;pic16f1704.h: 531: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1704.h: 580: extern volatile unsigned char PIR2 @ 0x012;
"582
[; ;pic16f1704.h: 582: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1704.h: 585: typedef union {
[; ;pic16f1704.h: 586: struct {
[; ;pic16f1704.h: 587: unsigned CCP2IF :1;
[; ;pic16f1704.h: 588: unsigned TMR4IF :1;
[; ;pic16f1704.h: 589: unsigned TMR6IF :1;
[; ;pic16f1704.h: 590: unsigned BCL1IF :1;
[; ;pic16f1704.h: 591: unsigned :1;
[; ;pic16f1704.h: 592: unsigned C1IF :1;
[; ;pic16f1704.h: 593: unsigned C2IF :1;
[; ;pic16f1704.h: 594: unsigned OSFIF :1;
[; ;pic16f1704.h: 595: };
[; ;pic16f1704.h: 596: } PIR2bits_t;
[; ;pic16f1704.h: 597: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1704.h: 636: extern volatile unsigned char PIR3 @ 0x013;
"638
[; ;pic16f1704.h: 638: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1704.h: 641: typedef union {
[; ;pic16f1704.h: 642: struct {
[; ;pic16f1704.h: 643: unsigned CLC1IF :1;
[; ;pic16f1704.h: 644: unsigned CLC2IF :1;
[; ;pic16f1704.h: 645: unsigned CLC3IF :1;
[; ;pic16f1704.h: 646: unsigned :1;
[; ;pic16f1704.h: 647: unsigned ZCDIF :1;
[; ;pic16f1704.h: 648: unsigned COGIF :1;
[; ;pic16f1704.h: 649: };
[; ;pic16f1704.h: 650: } PIR3bits_t;
[; ;pic16f1704.h: 651: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1704.h: 680: extern volatile unsigned char TMR0 @ 0x015;
"682
[; ;pic16f1704.h: 682: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1704.h: 685: typedef union {
[; ;pic16f1704.h: 686: struct {
[; ;pic16f1704.h: 687: unsigned TMR0 :8;
[; ;pic16f1704.h: 688: };
[; ;pic16f1704.h: 689: } TMR0bits_t;
[; ;pic16f1704.h: 690: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1704.h: 699: extern volatile unsigned short TMR1 @ 0x016;
"701
[; ;pic16f1704.h: 701: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1704.h: 705: extern volatile unsigned char TMR1L @ 0x016;
"707
[; ;pic16f1704.h: 707: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1704.h: 710: typedef union {
[; ;pic16f1704.h: 711: struct {
[; ;pic16f1704.h: 712: unsigned TMR1L :8;
[; ;pic16f1704.h: 713: };
[; ;pic16f1704.h: 714: } TMR1Lbits_t;
[; ;pic16f1704.h: 715: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1704.h: 724: extern volatile unsigned char TMR1H @ 0x017;
"726
[; ;pic16f1704.h: 726: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1704.h: 729: typedef union {
[; ;pic16f1704.h: 730: struct {
[; ;pic16f1704.h: 731: unsigned TMR1H :8;
[; ;pic16f1704.h: 732: };
[; ;pic16f1704.h: 733: } TMR1Hbits_t;
[; ;pic16f1704.h: 734: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1704.h: 743: extern volatile unsigned char T1CON @ 0x018;
"745
[; ;pic16f1704.h: 745: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1704.h: 748: typedef union {
[; ;pic16f1704.h: 749: struct {
[; ;pic16f1704.h: 750: unsigned TMR1ON :1;
[; ;pic16f1704.h: 751: unsigned :1;
[; ;pic16f1704.h: 752: unsigned nT1SYNC :1;
[; ;pic16f1704.h: 753: unsigned T1OSCEN :1;
[; ;pic16f1704.h: 754: unsigned T1CKPS :2;
[; ;pic16f1704.h: 755: unsigned TMR1CS :2;
[; ;pic16f1704.h: 756: };
[; ;pic16f1704.h: 757: struct {
[; ;pic16f1704.h: 758: unsigned :4;
[; ;pic16f1704.h: 759: unsigned T1CKPS0 :1;
[; ;pic16f1704.h: 760: unsigned T1CKPS1 :1;
[; ;pic16f1704.h: 761: unsigned TMR1CS0 :1;
[; ;pic16f1704.h: 762: unsigned TMR1CS1 :1;
[; ;pic16f1704.h: 763: };
[; ;pic16f1704.h: 764: } T1CONbits_t;
[; ;pic16f1704.h: 765: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1704.h: 814: extern volatile unsigned char T1GCON @ 0x019;
"816
[; ;pic16f1704.h: 816: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1704.h: 819: typedef union {
[; ;pic16f1704.h: 820: struct {
[; ;pic16f1704.h: 821: unsigned T1GSS :2;
[; ;pic16f1704.h: 822: unsigned T1GVAL :1;
[; ;pic16f1704.h: 823: unsigned T1GGO_nDONE :1;
[; ;pic16f1704.h: 824: unsigned T1GSPM :1;
[; ;pic16f1704.h: 825: unsigned T1GTM :1;
[; ;pic16f1704.h: 826: unsigned T1GPOL :1;
[; ;pic16f1704.h: 827: unsigned TMR1GE :1;
[; ;pic16f1704.h: 828: };
[; ;pic16f1704.h: 829: struct {
[; ;pic16f1704.h: 830: unsigned T1GSS0 :1;
[; ;pic16f1704.h: 831: unsigned T1GSS1 :1;
[; ;pic16f1704.h: 832: };
[; ;pic16f1704.h: 833: } T1GCONbits_t;
[; ;pic16f1704.h: 834: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1704.h: 883: extern volatile unsigned char TMR2 @ 0x01A;
"885
[; ;pic16f1704.h: 885: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1704.h: 888: typedef union {
[; ;pic16f1704.h: 889: struct {
[; ;pic16f1704.h: 890: unsigned TMR2 :8;
[; ;pic16f1704.h: 891: };
[; ;pic16f1704.h: 892: } TMR2bits_t;
[; ;pic16f1704.h: 893: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1704.h: 902: extern volatile unsigned char PR2 @ 0x01B;
"904
[; ;pic16f1704.h: 904: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1704.h: 907: typedef union {
[; ;pic16f1704.h: 908: struct {
[; ;pic16f1704.h: 909: unsigned PR2 :8;
[; ;pic16f1704.h: 910: };
[; ;pic16f1704.h: 911: } PR2bits_t;
[; ;pic16f1704.h: 912: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1704.h: 921: extern volatile unsigned char T2CON @ 0x01C;
"923
[; ;pic16f1704.h: 923: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1704.h: 926: typedef union {
[; ;pic16f1704.h: 927: struct {
[; ;pic16f1704.h: 928: unsigned T2CKPS :2;
[; ;pic16f1704.h: 929: unsigned TMR2ON :1;
[; ;pic16f1704.h: 930: unsigned T2OUTPS :4;
[; ;pic16f1704.h: 931: };
[; ;pic16f1704.h: 932: struct {
[; ;pic16f1704.h: 933: unsigned T2CKPS0 :1;
[; ;pic16f1704.h: 934: unsigned T2CKPS1 :1;
[; ;pic16f1704.h: 935: unsigned :1;
[; ;pic16f1704.h: 936: unsigned T2OUTPS0 :1;
[; ;pic16f1704.h: 937: unsigned T2OUTPS1 :1;
[; ;pic16f1704.h: 938: unsigned T2OUTPS2 :1;
[; ;pic16f1704.h: 939: unsigned T2OUTPS3 :1;
[; ;pic16f1704.h: 940: };
[; ;pic16f1704.h: 941: } T2CONbits_t;
[; ;pic16f1704.h: 942: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1704.h: 991: extern volatile unsigned char TRISA @ 0x08C;
"993
[; ;pic16f1704.h: 993: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1704.h: 996: typedef union {
[; ;pic16f1704.h: 997: struct {
[; ;pic16f1704.h: 998: unsigned TRISA0 :1;
[; ;pic16f1704.h: 999: unsigned TRISA1 :1;
[; ;pic16f1704.h: 1000: unsigned TRISA2 :1;
[; ;pic16f1704.h: 1001: unsigned :1;
[; ;pic16f1704.h: 1002: unsigned TRISA4 :1;
[; ;pic16f1704.h: 1003: unsigned TRISA5 :1;
[; ;pic16f1704.h: 1004: };
[; ;pic16f1704.h: 1005: } TRISAbits_t;
[; ;pic16f1704.h: 1006: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1704.h: 1035: extern volatile unsigned char TRISC @ 0x08E;
"1037
[; ;pic16f1704.h: 1037: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1704.h: 1040: typedef union {
[; ;pic16f1704.h: 1041: struct {
[; ;pic16f1704.h: 1042: unsigned TRISC0 :1;
[; ;pic16f1704.h: 1043: unsigned TRISC1 :1;
[; ;pic16f1704.h: 1044: unsigned TRISC2 :1;
[; ;pic16f1704.h: 1045: unsigned TRISC3 :1;
[; ;pic16f1704.h: 1046: unsigned TRISC4 :1;
[; ;pic16f1704.h: 1047: unsigned TRISC5 :1;
[; ;pic16f1704.h: 1048: };
[; ;pic16f1704.h: 1049: } TRISCbits_t;
[; ;pic16f1704.h: 1050: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1704.h: 1084: extern volatile unsigned char PIE1 @ 0x091;
"1086
[; ;pic16f1704.h: 1086: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1704.h: 1089: typedef union {
[; ;pic16f1704.h: 1090: struct {
[; ;pic16f1704.h: 1091: unsigned TMR1IE :1;
[; ;pic16f1704.h: 1092: unsigned TMR2IE :1;
[; ;pic16f1704.h: 1093: unsigned CCP1IE :1;
[; ;pic16f1704.h: 1094: unsigned SSP1IE :1;
[; ;pic16f1704.h: 1095: unsigned TXIE :1;
[; ;pic16f1704.h: 1096: unsigned RCIE :1;
[; ;pic16f1704.h: 1097: unsigned ADIE :1;
[; ;pic16f1704.h: 1098: unsigned TMR1GIE :1;
[; ;pic16f1704.h: 1099: };
[; ;pic16f1704.h: 1100: struct {
[; ;pic16f1704.h: 1101: unsigned :2;
[; ;pic16f1704.h: 1102: unsigned CCPIE :1;
[; ;pic16f1704.h: 1103: };
[; ;pic16f1704.h: 1104: } PIE1bits_t;
[; ;pic16f1704.h: 1105: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1704.h: 1154: extern volatile unsigned char PIE2 @ 0x092;
"1156
[; ;pic16f1704.h: 1156: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1704.h: 1159: typedef union {
[; ;pic16f1704.h: 1160: struct {
[; ;pic16f1704.h: 1161: unsigned CCP2IE :1;
[; ;pic16f1704.h: 1162: unsigned TMR4IE :1;
[; ;pic16f1704.h: 1163: unsigned TMR6IE :1;
[; ;pic16f1704.h: 1164: unsigned BCL1IE :1;
[; ;pic16f1704.h: 1165: unsigned :1;
[; ;pic16f1704.h: 1166: unsigned C1IE :1;
[; ;pic16f1704.h: 1167: unsigned C2IE :1;
[; ;pic16f1704.h: 1168: unsigned OSFIE :1;
[; ;pic16f1704.h: 1169: };
[; ;pic16f1704.h: 1170: } PIE2bits_t;
[; ;pic16f1704.h: 1171: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1704.h: 1210: extern volatile unsigned char PIE3 @ 0x093;
"1212
[; ;pic16f1704.h: 1212: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1704.h: 1215: typedef union {
[; ;pic16f1704.h: 1216: struct {
[; ;pic16f1704.h: 1217: unsigned CLC1IE :1;
[; ;pic16f1704.h: 1218: unsigned CLC2IE :1;
[; ;pic16f1704.h: 1219: unsigned CLC3IE :1;
[; ;pic16f1704.h: 1220: unsigned :1;
[; ;pic16f1704.h: 1221: unsigned ZCDIE :1;
[; ;pic16f1704.h: 1222: unsigned COGIE :1;
[; ;pic16f1704.h: 1223: };
[; ;pic16f1704.h: 1224: } PIE3bits_t;
[; ;pic16f1704.h: 1225: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1704.h: 1254: extern volatile unsigned char OPTION_REG @ 0x095;
"1256
[; ;pic16f1704.h: 1256: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1704.h: 1259: typedef union {
[; ;pic16f1704.h: 1260: struct {
[; ;pic16f1704.h: 1261: unsigned PS :3;
[; ;pic16f1704.h: 1262: unsigned PSA :1;
[; ;pic16f1704.h: 1263: unsigned TMR0SE :1;
[; ;pic16f1704.h: 1264: unsigned TMR0CS :1;
[; ;pic16f1704.h: 1265: unsigned INTEDG :1;
[; ;pic16f1704.h: 1266: unsigned nWPUEN :1;
[; ;pic16f1704.h: 1267: };
[; ;pic16f1704.h: 1268: struct {
[; ;pic16f1704.h: 1269: unsigned PS0 :1;
[; ;pic16f1704.h: 1270: unsigned PS1 :1;
[; ;pic16f1704.h: 1271: unsigned PS2 :1;
[; ;pic16f1704.h: 1272: unsigned :1;
[; ;pic16f1704.h: 1273: unsigned T0SE :1;
[; ;pic16f1704.h: 1274: unsigned T0CS :1;
[; ;pic16f1704.h: 1275: };
[; ;pic16f1704.h: 1276: } OPTION_REGbits_t;
[; ;pic16f1704.h: 1277: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1704.h: 1336: extern volatile unsigned char PCON @ 0x096;
"1338
[; ;pic16f1704.h: 1338: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1704.h: 1341: typedef union {
[; ;pic16f1704.h: 1342: struct {
[; ;pic16f1704.h: 1343: unsigned nBOR :1;
[; ;pic16f1704.h: 1344: unsigned nPOR :1;
[; ;pic16f1704.h: 1345: unsigned nRI :1;
[; ;pic16f1704.h: 1346: unsigned nRMCLR :1;
[; ;pic16f1704.h: 1347: unsigned nRWDT :1;
[; ;pic16f1704.h: 1348: unsigned :1;
[; ;pic16f1704.h: 1349: unsigned STKUNF :1;
[; ;pic16f1704.h: 1350: unsigned STKOVF :1;
[; ;pic16f1704.h: 1351: };
[; ;pic16f1704.h: 1352: } PCONbits_t;
[; ;pic16f1704.h: 1353: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1704.h: 1392: extern volatile unsigned char WDTCON @ 0x097;
"1394
[; ;pic16f1704.h: 1394: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1704.h: 1397: typedef union {
[; ;pic16f1704.h: 1398: struct {
[; ;pic16f1704.h: 1399: unsigned SWDTEN :1;
[; ;pic16f1704.h: 1400: unsigned WDTPS :5;
[; ;pic16f1704.h: 1401: };
[; ;pic16f1704.h: 1402: struct {
[; ;pic16f1704.h: 1403: unsigned :1;
[; ;pic16f1704.h: 1404: unsigned WDTPS0 :1;
[; ;pic16f1704.h: 1405: unsigned WDTPS1 :1;
[; ;pic16f1704.h: 1406: unsigned WDTPS2 :1;
[; ;pic16f1704.h: 1407: unsigned WDTPS3 :1;
[; ;pic16f1704.h: 1408: unsigned WDTPS4 :1;
[; ;pic16f1704.h: 1409: };
[; ;pic16f1704.h: 1410: } WDTCONbits_t;
[; ;pic16f1704.h: 1411: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1704.h: 1450: extern volatile unsigned char OSCTUNE @ 0x098;
"1452
[; ;pic16f1704.h: 1452: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1704.h: 1455: typedef union {
[; ;pic16f1704.h: 1456: struct {
[; ;pic16f1704.h: 1457: unsigned TUN :6;
[; ;pic16f1704.h: 1458: };
[; ;pic16f1704.h: 1459: struct {
[; ;pic16f1704.h: 1460: unsigned TUN0 :1;
[; ;pic16f1704.h: 1461: unsigned TUN1 :1;
[; ;pic16f1704.h: 1462: unsigned TUN2 :1;
[; ;pic16f1704.h: 1463: unsigned TUN3 :1;
[; ;pic16f1704.h: 1464: unsigned TUN4 :1;
[; ;pic16f1704.h: 1465: unsigned TUN5 :1;
[; ;pic16f1704.h: 1466: };
[; ;pic16f1704.h: 1467: } OSCTUNEbits_t;
[; ;pic16f1704.h: 1468: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1704.h: 1507: extern volatile unsigned char OSCCON @ 0x099;
"1509
[; ;pic16f1704.h: 1509: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1704.h: 1512: typedef union {
[; ;pic16f1704.h: 1513: struct {
[; ;pic16f1704.h: 1514: unsigned SCS :2;
[; ;pic16f1704.h: 1515: unsigned :1;
[; ;pic16f1704.h: 1516: unsigned IRCF :4;
[; ;pic16f1704.h: 1517: unsigned SPLLEN :1;
[; ;pic16f1704.h: 1518: };
[; ;pic16f1704.h: 1519: struct {
[; ;pic16f1704.h: 1520: unsigned SCS0 :1;
[; ;pic16f1704.h: 1521: unsigned SCS1 :1;
[; ;pic16f1704.h: 1522: unsigned :1;
[; ;pic16f1704.h: 1523: unsigned IRCF0 :1;
[; ;pic16f1704.h: 1524: unsigned IRCF1 :1;
[; ;pic16f1704.h: 1525: unsigned IRCF2 :1;
[; ;pic16f1704.h: 1526: unsigned IRCF3 :1;
[; ;pic16f1704.h: 1527: };
[; ;pic16f1704.h: 1528: } OSCCONbits_t;
[; ;pic16f1704.h: 1529: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1704.h: 1578: extern volatile unsigned char OSCSTAT @ 0x09A;
"1580
[; ;pic16f1704.h: 1580: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1704.h: 1583: typedef union {
[; ;pic16f1704.h: 1584: struct {
[; ;pic16f1704.h: 1585: unsigned HFIOFS :1;
[; ;pic16f1704.h: 1586: unsigned LFIOFR :1;
[; ;pic16f1704.h: 1587: unsigned MFIOFR :1;
[; ;pic16f1704.h: 1588: unsigned HFIOFL :1;
[; ;pic16f1704.h: 1589: unsigned HFIOFR :1;
[; ;pic16f1704.h: 1590: unsigned OSTS :1;
[; ;pic16f1704.h: 1591: unsigned PLLR :1;
[; ;pic16f1704.h: 1592: unsigned SOSCR :1;
[; ;pic16f1704.h: 1593: };
[; ;pic16f1704.h: 1594: } OSCSTATbits_t;
[; ;pic16f1704.h: 1595: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1704.h: 1639: extern volatile unsigned short ADRES @ 0x09B;
"1641
[; ;pic16f1704.h: 1641: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1704.h: 1645: extern volatile unsigned char ADRESL @ 0x09B;
"1647
[; ;pic16f1704.h: 1647: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1704.h: 1650: typedef union {
[; ;pic16f1704.h: 1651: struct {
[; ;pic16f1704.h: 1652: unsigned ADRESL :8;
[; ;pic16f1704.h: 1653: };
[; ;pic16f1704.h: 1654: } ADRESLbits_t;
[; ;pic16f1704.h: 1655: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1704.h: 1664: extern volatile unsigned char ADRESH @ 0x09C;
"1666
[; ;pic16f1704.h: 1666: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1704.h: 1669: typedef union {
[; ;pic16f1704.h: 1670: struct {
[; ;pic16f1704.h: 1671: unsigned ADRESH :8;
[; ;pic16f1704.h: 1672: };
[; ;pic16f1704.h: 1673: } ADRESHbits_t;
[; ;pic16f1704.h: 1674: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1704.h: 1683: extern volatile unsigned char ADCON0 @ 0x09D;
"1685
[; ;pic16f1704.h: 1685: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1704.h: 1688: typedef union {
[; ;pic16f1704.h: 1689: struct {
[; ;pic16f1704.h: 1690: unsigned ADON :1;
[; ;pic16f1704.h: 1691: unsigned GO_nDONE :1;
[; ;pic16f1704.h: 1692: unsigned CHS :5;
[; ;pic16f1704.h: 1693: };
[; ;pic16f1704.h: 1694: struct {
[; ;pic16f1704.h: 1695: unsigned :1;
[; ;pic16f1704.h: 1696: unsigned ADGO :1;
[; ;pic16f1704.h: 1697: unsigned CHS0 :1;
[; ;pic16f1704.h: 1698: unsigned CHS1 :1;
[; ;pic16f1704.h: 1699: unsigned CHS2 :1;
[; ;pic16f1704.h: 1700: unsigned CHS3 :1;
[; ;pic16f1704.h: 1701: unsigned CHS4 :1;
[; ;pic16f1704.h: 1702: };
[; ;pic16f1704.h: 1703: struct {
[; ;pic16f1704.h: 1704: unsigned :1;
[; ;pic16f1704.h: 1705: unsigned GO :1;
[; ;pic16f1704.h: 1706: };
[; ;pic16f1704.h: 1707: } ADCON0bits_t;
[; ;pic16f1704.h: 1708: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1704.h: 1762: extern volatile unsigned char ADCON1 @ 0x09E;
"1764
[; ;pic16f1704.h: 1764: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1704.h: 1767: typedef union {
[; ;pic16f1704.h: 1768: struct {
[; ;pic16f1704.h: 1769: unsigned ADPREF :2;
[; ;pic16f1704.h: 1770: unsigned ADNREF :1;
[; ;pic16f1704.h: 1771: unsigned :1;
[; ;pic16f1704.h: 1772: unsigned ADCS :3;
[; ;pic16f1704.h: 1773: unsigned ADFM :1;
[; ;pic16f1704.h: 1774: };
[; ;pic16f1704.h: 1775: struct {
[; ;pic16f1704.h: 1776: unsigned ADPREF0 :1;
[; ;pic16f1704.h: 1777: unsigned ADPREF1 :1;
[; ;pic16f1704.h: 1778: unsigned :2;
[; ;pic16f1704.h: 1779: unsigned ADCS0 :1;
[; ;pic16f1704.h: 1780: unsigned ADCS1 :1;
[; ;pic16f1704.h: 1781: unsigned ADCS2 :1;
[; ;pic16f1704.h: 1782: };
[; ;pic16f1704.h: 1783: } ADCON1bits_t;
[; ;pic16f1704.h: 1784: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1704.h: 1833: extern volatile unsigned char ADCON2 @ 0x09F;
"1835
[; ;pic16f1704.h: 1835: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1704.h: 1838: typedef union {
[; ;pic16f1704.h: 1839: struct {
[; ;pic16f1704.h: 1840: unsigned :4;
[; ;pic16f1704.h: 1841: unsigned TRIGSEL :4;
[; ;pic16f1704.h: 1842: };
[; ;pic16f1704.h: 1843: struct {
[; ;pic16f1704.h: 1844: unsigned :4;
[; ;pic16f1704.h: 1845: unsigned TRIGSEL0 :1;
[; ;pic16f1704.h: 1846: unsigned TRIGSEL1 :1;
[; ;pic16f1704.h: 1847: unsigned TRIGSEL2 :1;
[; ;pic16f1704.h: 1848: unsigned TRIGSEL3 :1;
[; ;pic16f1704.h: 1849: };
[; ;pic16f1704.h: 1850: } ADCON2bits_t;
[; ;pic16f1704.h: 1851: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1704.h: 1880: extern volatile unsigned char LATA @ 0x10C;
"1882
[; ;pic16f1704.h: 1882: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1704.h: 1885: typedef union {
[; ;pic16f1704.h: 1886: struct {
[; ;pic16f1704.h: 1887: unsigned LATA0 :1;
[; ;pic16f1704.h: 1888: unsigned LATA1 :1;
[; ;pic16f1704.h: 1889: unsigned LATA2 :1;
[; ;pic16f1704.h: 1890: unsigned :1;
[; ;pic16f1704.h: 1891: unsigned LATA4 :1;
[; ;pic16f1704.h: 1892: unsigned LATA5 :1;
[; ;pic16f1704.h: 1893: };
[; ;pic16f1704.h: 1894: } LATAbits_t;
[; ;pic16f1704.h: 1895: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1704.h: 1924: extern volatile unsigned char LATC @ 0x10E;
"1926
[; ;pic16f1704.h: 1926: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1704.h: 1929: typedef union {
[; ;pic16f1704.h: 1930: struct {
[; ;pic16f1704.h: 1931: unsigned LATC0 :1;
[; ;pic16f1704.h: 1932: unsigned LATC1 :1;
[; ;pic16f1704.h: 1933: unsigned LATC2 :1;
[; ;pic16f1704.h: 1934: unsigned LATC3 :1;
[; ;pic16f1704.h: 1935: unsigned LATC4 :1;
[; ;pic16f1704.h: 1936: unsigned LATC5 :1;
[; ;pic16f1704.h: 1937: };
[; ;pic16f1704.h: 1938: } LATCbits_t;
[; ;pic16f1704.h: 1939: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1704.h: 1973: extern volatile unsigned char CM1CON0 @ 0x111;
"1975
[; ;pic16f1704.h: 1975: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1704.h: 1978: typedef union {
[; ;pic16f1704.h: 1979: struct {
[; ;pic16f1704.h: 1980: unsigned C1SYNC :1;
[; ;pic16f1704.h: 1981: unsigned C1HYS :1;
[; ;pic16f1704.h: 1982: unsigned C1SP :1;
[; ;pic16f1704.h: 1983: unsigned C1ZLF :1;
[; ;pic16f1704.h: 1984: unsigned C1POL :1;
[; ;pic16f1704.h: 1985: unsigned :1;
[; ;pic16f1704.h: 1986: unsigned C1OUT :1;
[; ;pic16f1704.h: 1987: unsigned C1ON :1;
[; ;pic16f1704.h: 1988: };
[; ;pic16f1704.h: 1989: } CM1CON0bits_t;
[; ;pic16f1704.h: 1990: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1704.h: 2029: extern volatile unsigned char CM1CON1 @ 0x112;
"2031
[; ;pic16f1704.h: 2031: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1704.h: 2034: typedef union {
[; ;pic16f1704.h: 2035: struct {
[; ;pic16f1704.h: 2036: unsigned C1NCH :3;
[; ;pic16f1704.h: 2037: unsigned C1PCH :3;
[; ;pic16f1704.h: 2038: unsigned C1INTN :1;
[; ;pic16f1704.h: 2039: unsigned C1INTP :1;
[; ;pic16f1704.h: 2040: };
[; ;pic16f1704.h: 2041: struct {
[; ;pic16f1704.h: 2042: unsigned C1NCH0 :1;
[; ;pic16f1704.h: 2043: unsigned C1NCH1 :1;
[; ;pic16f1704.h: 2044: unsigned C1NCH2 :1;
[; ;pic16f1704.h: 2045: unsigned C1PCH0 :1;
[; ;pic16f1704.h: 2046: unsigned C1PCH1 :1;
[; ;pic16f1704.h: 2047: unsigned C1PCH2 :1;
[; ;pic16f1704.h: 2048: };
[; ;pic16f1704.h: 2049: } CM1CON1bits_t;
[; ;pic16f1704.h: 2050: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1704.h: 2104: extern volatile unsigned char CM2CON0 @ 0x113;
"2106
[; ;pic16f1704.h: 2106: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1704.h: 2109: typedef union {
[; ;pic16f1704.h: 2110: struct {
[; ;pic16f1704.h: 2111: unsigned C2SYNC :1;
[; ;pic16f1704.h: 2112: unsigned C2HYS :1;
[; ;pic16f1704.h: 2113: unsigned C2SP :1;
[; ;pic16f1704.h: 2114: unsigned C2ZLF :1;
[; ;pic16f1704.h: 2115: unsigned C2POL :1;
[; ;pic16f1704.h: 2116: unsigned :1;
[; ;pic16f1704.h: 2117: unsigned C2OUT :1;
[; ;pic16f1704.h: 2118: unsigned C2ON :1;
[; ;pic16f1704.h: 2119: };
[; ;pic16f1704.h: 2120: } CM2CON0bits_t;
[; ;pic16f1704.h: 2121: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1704.h: 2160: extern volatile unsigned char CM2CON1 @ 0x114;
"2162
[; ;pic16f1704.h: 2162: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1704.h: 2165: typedef union {
[; ;pic16f1704.h: 2166: struct {
[; ;pic16f1704.h: 2167: unsigned C2NCH :3;
[; ;pic16f1704.h: 2168: unsigned C2PCH :3;
[; ;pic16f1704.h: 2169: unsigned C2INTN :1;
[; ;pic16f1704.h: 2170: unsigned C2INTP :1;
[; ;pic16f1704.h: 2171: };
[; ;pic16f1704.h: 2172: struct {
[; ;pic16f1704.h: 2173: unsigned C2NCH0 :1;
[; ;pic16f1704.h: 2174: unsigned C2NCH1 :1;
[; ;pic16f1704.h: 2175: unsigned C2NCH2 :1;
[; ;pic16f1704.h: 2176: unsigned C2PCH0 :1;
[; ;pic16f1704.h: 2177: unsigned C2PCH1 :1;
[; ;pic16f1704.h: 2178: unsigned C2PCH2 :1;
[; ;pic16f1704.h: 2179: };
[; ;pic16f1704.h: 2180: } CM2CON1bits_t;
[; ;pic16f1704.h: 2181: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1704.h: 2235: extern volatile unsigned char CMOUT @ 0x115;
"2237
[; ;pic16f1704.h: 2237: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1704.h: 2240: typedef union {
[; ;pic16f1704.h: 2241: struct {
[; ;pic16f1704.h: 2242: unsigned MC1OUT :1;
[; ;pic16f1704.h: 2243: unsigned MC2OUT :1;
[; ;pic16f1704.h: 2244: };
[; ;pic16f1704.h: 2245: } CMOUTbits_t;
[; ;pic16f1704.h: 2246: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1704.h: 2260: extern volatile unsigned char BORCON @ 0x116;
"2262
[; ;pic16f1704.h: 2262: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1704.h: 2265: typedef union {
[; ;pic16f1704.h: 2266: struct {
[; ;pic16f1704.h: 2267: unsigned BORRDY :1;
[; ;pic16f1704.h: 2268: unsigned :5;
[; ;pic16f1704.h: 2269: unsigned BORFS :1;
[; ;pic16f1704.h: 2270: unsigned SBOREN :1;
[; ;pic16f1704.h: 2271: };
[; ;pic16f1704.h: 2272: } BORCONbits_t;
[; ;pic16f1704.h: 2273: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1704.h: 2292: extern volatile unsigned char FVRCON @ 0x117;
"2294
[; ;pic16f1704.h: 2294: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1704.h: 2297: typedef union {
[; ;pic16f1704.h: 2298: struct {
[; ;pic16f1704.h: 2299: unsigned ADFVR :2;
[; ;pic16f1704.h: 2300: unsigned CDAFVR :2;
[; ;pic16f1704.h: 2301: unsigned TSRNG :1;
[; ;pic16f1704.h: 2302: unsigned TSEN :1;
[; ;pic16f1704.h: 2303: unsigned FVRRDY :1;
[; ;pic16f1704.h: 2304: unsigned FVREN :1;
[; ;pic16f1704.h: 2305: };
[; ;pic16f1704.h: 2306: struct {
[; ;pic16f1704.h: 2307: unsigned ADFVR0 :1;
[; ;pic16f1704.h: 2308: unsigned ADFVR1 :1;
[; ;pic16f1704.h: 2309: unsigned CDAFVR0 :1;
[; ;pic16f1704.h: 2310: unsigned CDAFVR1 :1;
[; ;pic16f1704.h: 2311: };
[; ;pic16f1704.h: 2312: } FVRCONbits_t;
[; ;pic16f1704.h: 2313: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1704.h: 2367: extern volatile unsigned char DAC1CON0 @ 0x118;
"2369
[; ;pic16f1704.h: 2369: asm("DAC1CON0 equ 0118h");
[; <" DAC1CON0 equ 0118h ;# ">
[; ;pic16f1704.h: 2372: typedef union {
[; ;pic16f1704.h: 2373: struct {
[; ;pic16f1704.h: 2374: unsigned DAC1NSS :1;
[; ;pic16f1704.h: 2375: unsigned :1;
[; ;pic16f1704.h: 2376: unsigned DAC1PSS :2;
[; ;pic16f1704.h: 2377: unsigned DAC1OE2 :1;
[; ;pic16f1704.h: 2378: unsigned DAC1OE1 :1;
[; ;pic16f1704.h: 2379: unsigned :1;
[; ;pic16f1704.h: 2380: unsigned DAC1EN :1;
[; ;pic16f1704.h: 2381: };
[; ;pic16f1704.h: 2382: struct {
[; ;pic16f1704.h: 2383: unsigned :2;
[; ;pic16f1704.h: 2384: unsigned DAC1PSS0 :1;
[; ;pic16f1704.h: 2385: unsigned DAC1PSS1 :1;
[; ;pic16f1704.h: 2386: };
[; ;pic16f1704.h: 2387: struct {
[; ;pic16f1704.h: 2388: unsigned DACNSS :1;
[; ;pic16f1704.h: 2389: unsigned :1;
[; ;pic16f1704.h: 2390: unsigned DACPSS :2;
[; ;pic16f1704.h: 2391: unsigned DACOE0 :1;
[; ;pic16f1704.h: 2392: unsigned DACOE1 :1;
[; ;pic16f1704.h: 2393: unsigned :1;
[; ;pic16f1704.h: 2394: unsigned DACEN :1;
[; ;pic16f1704.h: 2395: };
[; ;pic16f1704.h: 2396: struct {
[; ;pic16f1704.h: 2397: unsigned :2;
[; ;pic16f1704.h: 2398: unsigned DACPSS0 :1;
[; ;pic16f1704.h: 2399: unsigned DACPSS1 :1;
[; ;pic16f1704.h: 2400: };
[; ;pic16f1704.h: 2401: } DAC1CON0bits_t;
[; ;pic16f1704.h: 2402: extern volatile DAC1CON0bits_t DAC1CON0bits @ 0x118;
[; ;pic16f1704.h: 2476: extern volatile unsigned char DAC1CON1 @ 0x119;
"2478
[; ;pic16f1704.h: 2478: asm("DAC1CON1 equ 0119h");
[; <" DAC1CON1 equ 0119h ;# ">
[; ;pic16f1704.h: 2481: typedef union {
[; ;pic16f1704.h: 2482: struct {
[; ;pic16f1704.h: 2483: unsigned DAC1R :8;
[; ;pic16f1704.h: 2484: };
[; ;pic16f1704.h: 2485: struct {
[; ;pic16f1704.h: 2486: unsigned DAC1R0 :1;
[; ;pic16f1704.h: 2487: unsigned DAC1R1 :1;
[; ;pic16f1704.h: 2488: unsigned DAC1R2 :1;
[; ;pic16f1704.h: 2489: unsigned DAC1R3 :1;
[; ;pic16f1704.h: 2490: unsigned DAC1R4 :1;
[; ;pic16f1704.h: 2491: unsigned DAC1R5 :1;
[; ;pic16f1704.h: 2492: unsigned DAC1R6 :1;
[; ;pic16f1704.h: 2493: unsigned DAC1R7 :1;
[; ;pic16f1704.h: 2494: };
[; ;pic16f1704.h: 2495: struct {
[; ;pic16f1704.h: 2496: unsigned DACR0 :1;
[; ;pic16f1704.h: 2497: unsigned DACR1 :1;
[; ;pic16f1704.h: 2498: unsigned DACR2 :1;
[; ;pic16f1704.h: 2499: unsigned DACR3 :1;
[; ;pic16f1704.h: 2500: unsigned DACR4 :1;
[; ;pic16f1704.h: 2501: unsigned DACR5 :1;
[; ;pic16f1704.h: 2502: unsigned DACR6 :1;
[; ;pic16f1704.h: 2503: unsigned DACR7 :1;
[; ;pic16f1704.h: 2504: };
[; ;pic16f1704.h: 2505: } DAC1CON1bits_t;
[; ;pic16f1704.h: 2506: extern volatile DAC1CON1bits_t DAC1CON1bits @ 0x119;
[; ;pic16f1704.h: 2595: extern volatile unsigned char ZCD1CON @ 0x11C;
"2597
[; ;pic16f1704.h: 2597: asm("ZCD1CON equ 011Ch");
[; <" ZCD1CON equ 011Ch ;# ">
[; ;pic16f1704.h: 2600: typedef union {
[; ;pic16f1704.h: 2601: struct {
[; ;pic16f1704.h: 2602: unsigned ZCD1INTN :1;
[; ;pic16f1704.h: 2603: unsigned ZCD1INTP :1;
[; ;pic16f1704.h: 2604: unsigned :2;
[; ;pic16f1704.h: 2605: unsigned ZCD1POL :1;
[; ;pic16f1704.h: 2606: unsigned ZCD1OUT :1;
[; ;pic16f1704.h: 2607: unsigned :1;
[; ;pic16f1704.h: 2608: unsigned ZCD1EN :1;
[; ;pic16f1704.h: 2609: };
[; ;pic16f1704.h: 2610: } ZCD1CONbits_t;
[; ;pic16f1704.h: 2611: extern volatile ZCD1CONbits_t ZCD1CONbits @ 0x11C;
[; ;pic16f1704.h: 2640: extern volatile unsigned char ANSELA @ 0x18C;
"2642
[; ;pic16f1704.h: 2642: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1704.h: 2645: typedef union {
[; ;pic16f1704.h: 2646: struct {
[; ;pic16f1704.h: 2647: unsigned ANSA0 :1;
[; ;pic16f1704.h: 2648: unsigned ANSA1 :1;
[; ;pic16f1704.h: 2649: unsigned ANSA2 :1;
[; ;pic16f1704.h: 2650: unsigned :1;
[; ;pic16f1704.h: 2651: unsigned ANSA4 :1;
[; ;pic16f1704.h: 2652: unsigned ANS5 :1;
[; ;pic16f1704.h: 2653: };
[; ;pic16f1704.h: 2654: } ANSELAbits_t;
[; ;pic16f1704.h: 2655: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1704.h: 2684: extern volatile unsigned char ANSELC @ 0x18E;
"2686
[; ;pic16f1704.h: 2686: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1704.h: 2689: typedef union {
[; ;pic16f1704.h: 2690: struct {
[; ;pic16f1704.h: 2691: unsigned ANSC0 :1;
[; ;pic16f1704.h: 2692: unsigned ANSC1 :1;
[; ;pic16f1704.h: 2693: unsigned ANSC2 :1;
[; ;pic16f1704.h: 2694: unsigned ANSC3 :1;
[; ;pic16f1704.h: 2695: unsigned ANSC4 :1;
[; ;pic16f1704.h: 2696: unsigned ANSC5 :1;
[; ;pic16f1704.h: 2697: };
[; ;pic16f1704.h: 2698: } ANSELCbits_t;
[; ;pic16f1704.h: 2699: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1704.h: 2733: extern volatile unsigned short PMADR @ 0x191;
"2735
[; ;pic16f1704.h: 2735: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1704.h: 2739: extern volatile unsigned char PMADRL @ 0x191;
"2741
[; ;pic16f1704.h: 2741: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1704.h: 2744: typedef union {
[; ;pic16f1704.h: 2745: struct {
[; ;pic16f1704.h: 2746: unsigned PMADRL :8;
[; ;pic16f1704.h: 2747: };
[; ;pic16f1704.h: 2748: } PMADRLbits_t;
[; ;pic16f1704.h: 2749: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1704.h: 2758: extern volatile unsigned char PMADRH @ 0x192;
"2760
[; ;pic16f1704.h: 2760: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1704.h: 2763: typedef union {
[; ;pic16f1704.h: 2764: struct {
[; ;pic16f1704.h: 2765: unsigned PMADRH :7;
[; ;pic16f1704.h: 2766: };
[; ;pic16f1704.h: 2767: } PMADRHbits_t;
[; ;pic16f1704.h: 2768: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1704.h: 2777: extern volatile unsigned short PMDAT @ 0x193;
"2779
[; ;pic16f1704.h: 2779: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1704.h: 2783: extern volatile unsigned char PMDATL @ 0x193;
"2785
[; ;pic16f1704.h: 2785: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1704.h: 2788: typedef union {
[; ;pic16f1704.h: 2789: struct {
[; ;pic16f1704.h: 2790: unsigned PMDATL :8;
[; ;pic16f1704.h: 2791: };
[; ;pic16f1704.h: 2792: } PMDATLbits_t;
[; ;pic16f1704.h: 2793: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1704.h: 2802: extern volatile unsigned char PMDATH @ 0x194;
"2804
[; ;pic16f1704.h: 2804: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1704.h: 2807: typedef union {
[; ;pic16f1704.h: 2808: struct {
[; ;pic16f1704.h: 2809: unsigned PMDATH :6;
[; ;pic16f1704.h: 2810: };
[; ;pic16f1704.h: 2811: } PMDATHbits_t;
[; ;pic16f1704.h: 2812: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1704.h: 2821: extern volatile unsigned char PMCON1 @ 0x195;
"2823
[; ;pic16f1704.h: 2823: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1704.h: 2826: typedef union {
[; ;pic16f1704.h: 2827: struct {
[; ;pic16f1704.h: 2828: unsigned RD :1;
[; ;pic16f1704.h: 2829: unsigned WR :1;
[; ;pic16f1704.h: 2830: unsigned WREN :1;
[; ;pic16f1704.h: 2831: unsigned WRERR :1;
[; ;pic16f1704.h: 2832: unsigned FREE :1;
[; ;pic16f1704.h: 2833: unsigned LWLO :1;
[; ;pic16f1704.h: 2834: unsigned CFGS :1;
[; ;pic16f1704.h: 2835: };
[; ;pic16f1704.h: 2836: } PMCON1bits_t;
[; ;pic16f1704.h: 2837: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1704.h: 2876: extern volatile unsigned char PMCON2 @ 0x196;
"2878
[; ;pic16f1704.h: 2878: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1704.h: 2881: typedef union {
[; ;pic16f1704.h: 2882: struct {
[; ;pic16f1704.h: 2883: unsigned PMCON2 :8;
[; ;pic16f1704.h: 2884: };
[; ;pic16f1704.h: 2885: } PMCON2bits_t;
[; ;pic16f1704.h: 2886: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1704.h: 2895: extern volatile unsigned char VREGCON @ 0x197;
"2897
[; ;pic16f1704.h: 2897: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1704.h: 2900: typedef union {
[; ;pic16f1704.h: 2901: struct {
[; ;pic16f1704.h: 2902: unsigned :1;
[; ;pic16f1704.h: 2903: unsigned VREGPM :1;
[; ;pic16f1704.h: 2904: };
[; ;pic16f1704.h: 2905: } VREGCONbits_t;
[; ;pic16f1704.h: 2906: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1704.h: 2915: extern volatile unsigned char RC1REG @ 0x199;
"2917
[; ;pic16f1704.h: 2917: asm("RC1REG equ 0199h");
[; <" RC1REG equ 0199h ;# ">
[; ;pic16f1704.h: 2920: extern volatile unsigned char RCREG @ 0x199;
"2922
[; ;pic16f1704.h: 2922: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1704.h: 2924: extern volatile unsigned char RCREG1 @ 0x199;
"2926
[; ;pic16f1704.h: 2926: asm("RCREG1 equ 0199h");
[; <" RCREG1 equ 0199h ;# ">
[; ;pic16f1704.h: 2929: typedef union {
[; ;pic16f1704.h: 2930: struct {
[; ;pic16f1704.h: 2931: unsigned RC1REG :8;
[; ;pic16f1704.h: 2932: };
[; ;pic16f1704.h: 2933: } RC1REGbits_t;
[; ;pic16f1704.h: 2934: extern volatile RC1REGbits_t RC1REGbits @ 0x199;
[; ;pic16f1704.h: 2942: typedef union {
[; ;pic16f1704.h: 2943: struct {
[; ;pic16f1704.h: 2944: unsigned RC1REG :8;
[; ;pic16f1704.h: 2945: };
[; ;pic16f1704.h: 2946: } RCREGbits_t;
[; ;pic16f1704.h: 2947: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1704.h: 2954: typedef union {
[; ;pic16f1704.h: 2955: struct {
[; ;pic16f1704.h: 2956: unsigned RC1REG :8;
[; ;pic16f1704.h: 2957: };
[; ;pic16f1704.h: 2958: } RCREG1bits_t;
[; ;pic16f1704.h: 2959: extern volatile RCREG1bits_t RCREG1bits @ 0x199;
[; ;pic16f1704.h: 2968: extern volatile unsigned char TX1REG @ 0x19A;
"2970
[; ;pic16f1704.h: 2970: asm("TX1REG equ 019Ah");
[; <" TX1REG equ 019Ah ;# ">
[; ;pic16f1704.h: 2973: extern volatile unsigned char TXREG1 @ 0x19A;
"2975
[; ;pic16f1704.h: 2975: asm("TXREG1 equ 019Ah");
[; <" TXREG1 equ 019Ah ;# ">
[; ;pic16f1704.h: 2977: extern volatile unsigned char TXREG @ 0x19A;
"2979
[; ;pic16f1704.h: 2979: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1704.h: 2982: typedef union {
[; ;pic16f1704.h: 2983: struct {
[; ;pic16f1704.h: 2984: unsigned TX1REG :8;
[; ;pic16f1704.h: 2985: };
[; ;pic16f1704.h: 2986: } TX1REGbits_t;
[; ;pic16f1704.h: 2987: extern volatile TX1REGbits_t TX1REGbits @ 0x19A;
[; ;pic16f1704.h: 2995: typedef union {
[; ;pic16f1704.h: 2996: struct {
[; ;pic16f1704.h: 2997: unsigned TX1REG :8;
[; ;pic16f1704.h: 2998: };
[; ;pic16f1704.h: 2999: } TXREG1bits_t;
[; ;pic16f1704.h: 3000: extern volatile TXREG1bits_t TXREG1bits @ 0x19A;
[; ;pic16f1704.h: 3007: typedef union {
[; ;pic16f1704.h: 3008: struct {
[; ;pic16f1704.h: 3009: unsigned TX1REG :8;
[; ;pic16f1704.h: 3010: };
[; ;pic16f1704.h: 3011: } TXREGbits_t;
[; ;pic16f1704.h: 3012: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1704.h: 3021: extern volatile unsigned short SP1BRG @ 0x19B;
"3023
[; ;pic16f1704.h: 3023: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1704.h: 3027: extern volatile unsigned char SP1BRGL @ 0x19B;
"3029
[; ;pic16f1704.h: 3029: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1704.h: 3032: extern volatile unsigned char SPBRG @ 0x19B;
"3034
[; ;pic16f1704.h: 3034: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1704.h: 3036: extern volatile unsigned char SPBRG1 @ 0x19B;
"3038
[; ;pic16f1704.h: 3038: asm("SPBRG1 equ 019Bh");
[; <" SPBRG1 equ 019Bh ;# ">
[; ;pic16f1704.h: 3040: extern volatile unsigned char SPBRGL @ 0x19B;
"3042
[; ;pic16f1704.h: 3042: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1704.h: 3045: typedef union {
[; ;pic16f1704.h: 3046: struct {
[; ;pic16f1704.h: 3047: unsigned SP1BRGL :8;
[; ;pic16f1704.h: 3048: };
[; ;pic16f1704.h: 3049: } SP1BRGLbits_t;
[; ;pic16f1704.h: 3050: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1704.h: 3058: typedef union {
[; ;pic16f1704.h: 3059: struct {
[; ;pic16f1704.h: 3060: unsigned SP1BRGL :8;
[; ;pic16f1704.h: 3061: };
[; ;pic16f1704.h: 3062: } SPBRGbits_t;
[; ;pic16f1704.h: 3063: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1704.h: 3070: typedef union {
[; ;pic16f1704.h: 3071: struct {
[; ;pic16f1704.h: 3072: unsigned SP1BRGL :8;
[; ;pic16f1704.h: 3073: };
[; ;pic16f1704.h: 3074: } SPBRG1bits_t;
[; ;pic16f1704.h: 3075: extern volatile SPBRG1bits_t SPBRG1bits @ 0x19B;
[; ;pic16f1704.h: 3082: typedef union {
[; ;pic16f1704.h: 3083: struct {
[; ;pic16f1704.h: 3084: unsigned SP1BRGL :8;
[; ;pic16f1704.h: 3085: };
[; ;pic16f1704.h: 3086: } SPBRGLbits_t;
[; ;pic16f1704.h: 3087: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1704.h: 3096: extern volatile unsigned char SP1BRGH @ 0x19C;
"3098
[; ;pic16f1704.h: 3098: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1704.h: 3101: extern volatile unsigned char SPBRGH @ 0x19C;
"3103
[; ;pic16f1704.h: 3103: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1704.h: 3105: extern volatile unsigned char SPBRGH1 @ 0x19C;
"3107
[; ;pic16f1704.h: 3107: asm("SPBRGH1 equ 019Ch");
[; <" SPBRGH1 equ 019Ch ;# ">
[; ;pic16f1704.h: 3110: typedef union {
[; ;pic16f1704.h: 3111: struct {
[; ;pic16f1704.h: 3112: unsigned SP1BRGH :8;
[; ;pic16f1704.h: 3113: };
[; ;pic16f1704.h: 3114: } SP1BRGHbits_t;
[; ;pic16f1704.h: 3115: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1704.h: 3123: typedef union {
[; ;pic16f1704.h: 3124: struct {
[; ;pic16f1704.h: 3125: unsigned SP1BRGH :8;
[; ;pic16f1704.h: 3126: };
[; ;pic16f1704.h: 3127: } SPBRGHbits_t;
[; ;pic16f1704.h: 3128: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1704.h: 3135: typedef union {
[; ;pic16f1704.h: 3136: struct {
[; ;pic16f1704.h: 3137: unsigned SP1BRGH :8;
[; ;pic16f1704.h: 3138: };
[; ;pic16f1704.h: 3139: } SPBRGH1bits_t;
[; ;pic16f1704.h: 3140: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0x19C;
[; ;pic16f1704.h: 3149: extern volatile unsigned char RC1STA @ 0x19D;
"3151
[; ;pic16f1704.h: 3151: asm("RC1STA equ 019Dh");
[; <" RC1STA equ 019Dh ;# ">
[; ;pic16f1704.h: 3154: extern volatile unsigned char RCSTA1 @ 0x19D;
"3156
[; ;pic16f1704.h: 3156: asm("RCSTA1 equ 019Dh");
[; <" RCSTA1 equ 019Dh ;# ">
[; ;pic16f1704.h: 3158: extern volatile unsigned char RCSTA @ 0x19D;
"3160
[; ;pic16f1704.h: 3160: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1704.h: 3163: typedef union {
[; ;pic16f1704.h: 3164: struct {
[; ;pic16f1704.h: 3165: unsigned RX9D :1;
[; ;pic16f1704.h: 3166: unsigned OERR :1;
[; ;pic16f1704.h: 3167: unsigned FERR :1;
[; ;pic16f1704.h: 3168: unsigned ADDEN :1;
[; ;pic16f1704.h: 3169: unsigned CREN :1;
[; ;pic16f1704.h: 3170: unsigned SREN :1;
[; ;pic16f1704.h: 3171: unsigned RX9 :1;
[; ;pic16f1704.h: 3172: unsigned SPEN :1;
[; ;pic16f1704.h: 3173: };
[; ;pic16f1704.h: 3174: } RC1STAbits_t;
[; ;pic16f1704.h: 3175: extern volatile RC1STAbits_t RC1STAbits @ 0x19D;
[; ;pic16f1704.h: 3218: typedef union {
[; ;pic16f1704.h: 3219: struct {
[; ;pic16f1704.h: 3220: unsigned RX9D :1;
[; ;pic16f1704.h: 3221: unsigned OERR :1;
[; ;pic16f1704.h: 3222: unsigned FERR :1;
[; ;pic16f1704.h: 3223: unsigned ADDEN :1;
[; ;pic16f1704.h: 3224: unsigned CREN :1;
[; ;pic16f1704.h: 3225: unsigned SREN :1;
[; ;pic16f1704.h: 3226: unsigned RX9 :1;
[; ;pic16f1704.h: 3227: unsigned SPEN :1;
[; ;pic16f1704.h: 3228: };
[; ;pic16f1704.h: 3229: } RCSTA1bits_t;
[; ;pic16f1704.h: 3230: extern volatile RCSTA1bits_t RCSTA1bits @ 0x19D;
[; ;pic16f1704.h: 3272: typedef union {
[; ;pic16f1704.h: 3273: struct {
[; ;pic16f1704.h: 3274: unsigned RX9D :1;
[; ;pic16f1704.h: 3275: unsigned OERR :1;
[; ;pic16f1704.h: 3276: unsigned FERR :1;
[; ;pic16f1704.h: 3277: unsigned ADDEN :1;
[; ;pic16f1704.h: 3278: unsigned CREN :1;
[; ;pic16f1704.h: 3279: unsigned SREN :1;
[; ;pic16f1704.h: 3280: unsigned RX9 :1;
[; ;pic16f1704.h: 3281: unsigned SPEN :1;
[; ;pic16f1704.h: 3282: };
[; ;pic16f1704.h: 3283: } RCSTAbits_t;
[; ;pic16f1704.h: 3284: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1704.h: 3328: extern volatile unsigned char TX1STA @ 0x19E;
"3330
[; ;pic16f1704.h: 3330: asm("TX1STA equ 019Eh");
[; <" TX1STA equ 019Eh ;# ">
[; ;pic16f1704.h: 3333: extern volatile unsigned char TXSTA1 @ 0x19E;
"3335
[; ;pic16f1704.h: 3335: asm("TXSTA1 equ 019Eh");
[; <" TXSTA1 equ 019Eh ;# ">
[; ;pic16f1704.h: 3337: extern volatile unsigned char TXSTA @ 0x19E;
"3339
[; ;pic16f1704.h: 3339: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1704.h: 3342: typedef union {
[; ;pic16f1704.h: 3343: struct {
[; ;pic16f1704.h: 3344: unsigned TX9D :1;
[; ;pic16f1704.h: 3345: unsigned TRMT :1;
[; ;pic16f1704.h: 3346: unsigned BRGH :1;
[; ;pic16f1704.h: 3347: unsigned SENDB :1;
[; ;pic16f1704.h: 3348: unsigned SYNC :1;
[; ;pic16f1704.h: 3349: unsigned TXEN :1;
[; ;pic16f1704.h: 3350: unsigned TX9 :1;
[; ;pic16f1704.h: 3351: unsigned CSRC :1;
[; ;pic16f1704.h: 3352: };
[; ;pic16f1704.h: 3353: } TX1STAbits_t;
[; ;pic16f1704.h: 3354: extern volatile TX1STAbits_t TX1STAbits @ 0x19E;
[; ;pic16f1704.h: 3397: typedef union {
[; ;pic16f1704.h: 3398: struct {
[; ;pic16f1704.h: 3399: unsigned TX9D :1;
[; ;pic16f1704.h: 3400: unsigned TRMT :1;
[; ;pic16f1704.h: 3401: unsigned BRGH :1;
[; ;pic16f1704.h: 3402: unsigned SENDB :1;
[; ;pic16f1704.h: 3403: unsigned SYNC :1;
[; ;pic16f1704.h: 3404: unsigned TXEN :1;
[; ;pic16f1704.h: 3405: unsigned TX9 :1;
[; ;pic16f1704.h: 3406: unsigned CSRC :1;
[; ;pic16f1704.h: 3407: };
[; ;pic16f1704.h: 3408: } TXSTA1bits_t;
[; ;pic16f1704.h: 3409: extern volatile TXSTA1bits_t TXSTA1bits @ 0x19E;
[; ;pic16f1704.h: 3451: typedef union {
[; ;pic16f1704.h: 3452: struct {
[; ;pic16f1704.h: 3453: unsigned TX9D :1;
[; ;pic16f1704.h: 3454: unsigned TRMT :1;
[; ;pic16f1704.h: 3455: unsigned BRGH :1;
[; ;pic16f1704.h: 3456: unsigned SENDB :1;
[; ;pic16f1704.h: 3457: unsigned SYNC :1;
[; ;pic16f1704.h: 3458: unsigned TXEN :1;
[; ;pic16f1704.h: 3459: unsigned TX9 :1;
[; ;pic16f1704.h: 3460: unsigned CSRC :1;
[; ;pic16f1704.h: 3461: };
[; ;pic16f1704.h: 3462: } TXSTAbits_t;
[; ;pic16f1704.h: 3463: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1704.h: 3507: extern volatile unsigned char BAUD1CON @ 0x19F;
"3509
[; ;pic16f1704.h: 3509: asm("BAUD1CON equ 019Fh");
[; <" BAUD1CON equ 019Fh ;# ">
[; ;pic16f1704.h: 3512: extern volatile unsigned char BAUDCON1 @ 0x19F;
"3514
[; ;pic16f1704.h: 3514: asm("BAUDCON1 equ 019Fh");
[; <" BAUDCON1 equ 019Fh ;# ">
[; ;pic16f1704.h: 3516: extern volatile unsigned char BAUDCTL1 @ 0x19F;
"3518
[; ;pic16f1704.h: 3518: asm("BAUDCTL1 equ 019Fh");
[; <" BAUDCTL1 equ 019Fh ;# ">
[; ;pic16f1704.h: 3520: extern volatile unsigned char BAUDCON @ 0x19F;
"3522
[; ;pic16f1704.h: 3522: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1704.h: 3524: extern volatile unsigned char BAUDCTL @ 0x19F;
"3526
[; ;pic16f1704.h: 3526: asm("BAUDCTL equ 019Fh");
[; <" BAUDCTL equ 019Fh ;# ">
[; ;pic16f1704.h: 3529: typedef union {
[; ;pic16f1704.h: 3530: struct {
[; ;pic16f1704.h: 3531: unsigned ABDEN :1;
[; ;pic16f1704.h: 3532: unsigned WUE :1;
[; ;pic16f1704.h: 3533: unsigned :1;
[; ;pic16f1704.h: 3534: unsigned BRG16 :1;
[; ;pic16f1704.h: 3535: unsigned SCKP :1;
[; ;pic16f1704.h: 3536: unsigned :1;
[; ;pic16f1704.h: 3537: unsigned RCIDL :1;
[; ;pic16f1704.h: 3538: unsigned ABDOVF :1;
[; ;pic16f1704.h: 3539: };
[; ;pic16f1704.h: 3540: } BAUD1CONbits_t;
[; ;pic16f1704.h: 3541: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0x19F;
[; ;pic16f1704.h: 3574: typedef union {
[; ;pic16f1704.h: 3575: struct {
[; ;pic16f1704.h: 3576: unsigned ABDEN :1;
[; ;pic16f1704.h: 3577: unsigned WUE :1;
[; ;pic16f1704.h: 3578: unsigned :1;
[; ;pic16f1704.h: 3579: unsigned BRG16 :1;
[; ;pic16f1704.h: 3580: unsigned SCKP :1;
[; ;pic16f1704.h: 3581: unsigned :1;
[; ;pic16f1704.h: 3582: unsigned RCIDL :1;
[; ;pic16f1704.h: 3583: unsigned ABDOVF :1;
[; ;pic16f1704.h: 3584: };
[; ;pic16f1704.h: 3585: } BAUDCON1bits_t;
[; ;pic16f1704.h: 3586: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0x19F;
[; ;pic16f1704.h: 3618: typedef union {
[; ;pic16f1704.h: 3619: struct {
[; ;pic16f1704.h: 3620: unsigned ABDEN :1;
[; ;pic16f1704.h: 3621: unsigned WUE :1;
[; ;pic16f1704.h: 3622: unsigned :1;
[; ;pic16f1704.h: 3623: unsigned BRG16 :1;
[; ;pic16f1704.h: 3624: unsigned SCKP :1;
[; ;pic16f1704.h: 3625: unsigned :1;
[; ;pic16f1704.h: 3626: unsigned RCIDL :1;
[; ;pic16f1704.h: 3627: unsigned ABDOVF :1;
[; ;pic16f1704.h: 3628: };
[; ;pic16f1704.h: 3629: } BAUDCTL1bits_t;
[; ;pic16f1704.h: 3630: extern volatile BAUDCTL1bits_t BAUDCTL1bits @ 0x19F;
[; ;pic16f1704.h: 3662: typedef union {
[; ;pic16f1704.h: 3663: struct {
[; ;pic16f1704.h: 3664: unsigned ABDEN :1;
[; ;pic16f1704.h: 3665: unsigned WUE :1;
[; ;pic16f1704.h: 3666: unsigned :1;
[; ;pic16f1704.h: 3667: unsigned BRG16 :1;
[; ;pic16f1704.h: 3668: unsigned SCKP :1;
[; ;pic16f1704.h: 3669: unsigned :1;
[; ;pic16f1704.h: 3670: unsigned RCIDL :1;
[; ;pic16f1704.h: 3671: unsigned ABDOVF :1;
[; ;pic16f1704.h: 3672: };
[; ;pic16f1704.h: 3673: } BAUDCONbits_t;
[; ;pic16f1704.h: 3674: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1704.h: 3706: typedef union {
[; ;pic16f1704.h: 3707: struct {
[; ;pic16f1704.h: 3708: unsigned ABDEN :1;
[; ;pic16f1704.h: 3709: unsigned WUE :1;
[; ;pic16f1704.h: 3710: unsigned :1;
[; ;pic16f1704.h: 3711: unsigned BRG16 :1;
[; ;pic16f1704.h: 3712: unsigned SCKP :1;
[; ;pic16f1704.h: 3713: unsigned :1;
[; ;pic16f1704.h: 3714: unsigned RCIDL :1;
[; ;pic16f1704.h: 3715: unsigned ABDOVF :1;
[; ;pic16f1704.h: 3716: };
[; ;pic16f1704.h: 3717: } BAUDCTLbits_t;
[; ;pic16f1704.h: 3718: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0x19F;
[; ;pic16f1704.h: 3752: extern volatile unsigned char WPUA @ 0x20C;
"3754
[; ;pic16f1704.h: 3754: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1704.h: 3757: typedef union {
[; ;pic16f1704.h: 3758: struct {
[; ;pic16f1704.h: 3759: unsigned WPUA0 :1;
[; ;pic16f1704.h: 3760: unsigned WPUA1 :1;
[; ;pic16f1704.h: 3761: unsigned WPUA2 :1;
[; ;pic16f1704.h: 3762: unsigned WPUA3 :1;
[; ;pic16f1704.h: 3763: unsigned WPUA4 :1;
[; ;pic16f1704.h: 3764: unsigned WPUA5 :1;
[; ;pic16f1704.h: 3765: };
[; ;pic16f1704.h: 3766: } WPUAbits_t;
[; ;pic16f1704.h: 3767: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1704.h: 3801: extern volatile unsigned char WPUC @ 0x20E;
"3803
[; ;pic16f1704.h: 3803: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16f1704.h: 3806: typedef union {
[; ;pic16f1704.h: 3807: struct {
[; ;pic16f1704.h: 3808: unsigned WPUC0 :1;
[; ;pic16f1704.h: 3809: unsigned WPUC1 :1;
[; ;pic16f1704.h: 3810: unsigned WPUC2 :1;
[; ;pic16f1704.h: 3811: unsigned WPUC3 :1;
[; ;pic16f1704.h: 3812: unsigned WPUC4 :1;
[; ;pic16f1704.h: 3813: unsigned WPUC5 :1;
[; ;pic16f1704.h: 3814: };
[; ;pic16f1704.h: 3815: } WPUCbits_t;
[; ;pic16f1704.h: 3816: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16f1704.h: 3850: extern volatile unsigned char SSP1BUF @ 0x211;
"3852
[; ;pic16f1704.h: 3852: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1704.h: 3855: extern volatile unsigned char SSPBUF @ 0x211;
"3857
[; ;pic16f1704.h: 3857: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1704.h: 3860: typedef union {
[; ;pic16f1704.h: 3861: struct {
[; ;pic16f1704.h: 3862: unsigned SSP1BUF0 :1;
[; ;pic16f1704.h: 3863: unsigned SSP1BUF1 :1;
[; ;pic16f1704.h: 3864: unsigned SSP1BUF2 :1;
[; ;pic16f1704.h: 3865: unsigned SSP1BUF3 :1;
[; ;pic16f1704.h: 3866: unsigned SSP1BUF4 :1;
[; ;pic16f1704.h: 3867: unsigned SSP1BUF5 :1;
[; ;pic16f1704.h: 3868: unsigned SSP1BUF6 :1;
[; ;pic16f1704.h: 3869: unsigned SSP1BUF7 :1;
[; ;pic16f1704.h: 3870: };
[; ;pic16f1704.h: 3871: struct {
[; ;pic16f1704.h: 3872: unsigned BUF :8;
[; ;pic16f1704.h: 3873: };
[; ;pic16f1704.h: 3874: struct {
[; ;pic16f1704.h: 3875: unsigned BUF0 :1;
[; ;pic16f1704.h: 3876: unsigned BUF1 :1;
[; ;pic16f1704.h: 3877: unsigned BUF2 :1;
[; ;pic16f1704.h: 3878: unsigned BUF3 :1;
[; ;pic16f1704.h: 3879: unsigned BUF4 :1;
[; ;pic16f1704.h: 3880: unsigned BUF5 :1;
[; ;pic16f1704.h: 3881: unsigned BUF6 :1;
[; ;pic16f1704.h: 3882: unsigned BUF7 :1;
[; ;pic16f1704.h: 3883: };
[; ;pic16f1704.h: 3884: struct {
[; ;pic16f1704.h: 3885: unsigned SSP1BUF :8;
[; ;pic16f1704.h: 3886: };
[; ;pic16f1704.h: 3887: } SSP1BUFbits_t;
[; ;pic16f1704.h: 3888: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1704.h: 3981: typedef union {
[; ;pic16f1704.h: 3982: struct {
[; ;pic16f1704.h: 3983: unsigned SSP1BUF0 :1;
[; ;pic16f1704.h: 3984: unsigned SSP1BUF1 :1;
[; ;pic16f1704.h: 3985: unsigned SSP1BUF2 :1;
[; ;pic16f1704.h: 3986: unsigned SSP1BUF3 :1;
[; ;pic16f1704.h: 3987: unsigned SSP1BUF4 :1;
[; ;pic16f1704.h: 3988: unsigned SSP1BUF5 :1;
[; ;pic16f1704.h: 3989: unsigned SSP1BUF6 :1;
[; ;pic16f1704.h: 3990: unsigned SSP1BUF7 :1;
[; ;pic16f1704.h: 3991: };
[; ;pic16f1704.h: 3992: struct {
[; ;pic16f1704.h: 3993: unsigned BUF :8;
[; ;pic16f1704.h: 3994: };
[; ;pic16f1704.h: 3995: struct {
[; ;pic16f1704.h: 3996: unsigned BUF0 :1;
[; ;pic16f1704.h: 3997: unsigned BUF1 :1;
[; ;pic16f1704.h: 3998: unsigned BUF2 :1;
[; ;pic16f1704.h: 3999: unsigned BUF3 :1;
[; ;pic16f1704.h: 4000: unsigned BUF4 :1;
[; ;pic16f1704.h: 4001: unsigned BUF5 :1;
[; ;pic16f1704.h: 4002: unsigned BUF6 :1;
[; ;pic16f1704.h: 4003: unsigned BUF7 :1;
[; ;pic16f1704.h: 4004: };
[; ;pic16f1704.h: 4005: struct {
[; ;pic16f1704.h: 4006: unsigned SSP1BUF :8;
[; ;pic16f1704.h: 4007: };
[; ;pic16f1704.h: 4008: } SSPBUFbits_t;
[; ;pic16f1704.h: 4009: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1704.h: 4103: extern volatile unsigned char SSP1ADD @ 0x212;
"4105
[; ;pic16f1704.h: 4105: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1704.h: 4108: extern volatile unsigned char SSPADD @ 0x212;
"4110
[; ;pic16f1704.h: 4110: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1704.h: 4113: typedef union {
[; ;pic16f1704.h: 4114: struct {
[; ;pic16f1704.h: 4115: unsigned SSP1ADD0 :1;
[; ;pic16f1704.h: 4116: unsigned SSP1ADD1 :1;
[; ;pic16f1704.h: 4117: unsigned SSP1ADD2 :1;
[; ;pic16f1704.h: 4118: unsigned SSP1ADD3 :1;
[; ;pic16f1704.h: 4119: unsigned SSP1ADD4 :1;
[; ;pic16f1704.h: 4120: unsigned SSP1ADD5 :1;
[; ;pic16f1704.h: 4121: unsigned SSP1ADD6 :1;
[; ;pic16f1704.h: 4122: unsigned SSP1ADD7 :1;
[; ;pic16f1704.h: 4123: };
[; ;pic16f1704.h: 4124: struct {
[; ;pic16f1704.h: 4125: unsigned ADD :8;
[; ;pic16f1704.h: 4126: };
[; ;pic16f1704.h: 4127: struct {
[; ;pic16f1704.h: 4128: unsigned ADD0 :1;
[; ;pic16f1704.h: 4129: unsigned ADD1 :1;
[; ;pic16f1704.h: 4130: unsigned ADD2 :1;
[; ;pic16f1704.h: 4131: unsigned ADD3 :1;
[; ;pic16f1704.h: 4132: unsigned ADD4 :1;
[; ;pic16f1704.h: 4133: unsigned ADD5 :1;
[; ;pic16f1704.h: 4134: unsigned ADD6 :1;
[; ;pic16f1704.h: 4135: unsigned ADD7 :1;
[; ;pic16f1704.h: 4136: };
[; ;pic16f1704.h: 4137: struct {
[; ;pic16f1704.h: 4138: unsigned SSP1ADD :8;
[; ;pic16f1704.h: 4139: };
[; ;pic16f1704.h: 4140: } SSP1ADDbits_t;
[; ;pic16f1704.h: 4141: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1704.h: 4234: typedef union {
[; ;pic16f1704.h: 4235: struct {
[; ;pic16f1704.h: 4236: unsigned SSP1ADD0 :1;
[; ;pic16f1704.h: 4237: unsigned SSP1ADD1 :1;
[; ;pic16f1704.h: 4238: unsigned SSP1ADD2 :1;
[; ;pic16f1704.h: 4239: unsigned SSP1ADD3 :1;
[; ;pic16f1704.h: 4240: unsigned SSP1ADD4 :1;
[; ;pic16f1704.h: 4241: unsigned SSP1ADD5 :1;
[; ;pic16f1704.h: 4242: unsigned SSP1ADD6 :1;
[; ;pic16f1704.h: 4243: unsigned SSP1ADD7 :1;
[; ;pic16f1704.h: 4244: };
[; ;pic16f1704.h: 4245: struct {
[; ;pic16f1704.h: 4246: unsigned ADD :8;
[; ;pic16f1704.h: 4247: };
[; ;pic16f1704.h: 4248: struct {
[; ;pic16f1704.h: 4249: unsigned ADD0 :1;
[; ;pic16f1704.h: 4250: unsigned ADD1 :1;
[; ;pic16f1704.h: 4251: unsigned ADD2 :1;
[; ;pic16f1704.h: 4252: unsigned ADD3 :1;
[; ;pic16f1704.h: 4253: unsigned ADD4 :1;
[; ;pic16f1704.h: 4254: unsigned ADD5 :1;
[; ;pic16f1704.h: 4255: unsigned ADD6 :1;
[; ;pic16f1704.h: 4256: unsigned ADD7 :1;
[; ;pic16f1704.h: 4257: };
[; ;pic16f1704.h: 4258: struct {
[; ;pic16f1704.h: 4259: unsigned SSP1ADD :8;
[; ;pic16f1704.h: 4260: };
[; ;pic16f1704.h: 4261: } SSPADDbits_t;
[; ;pic16f1704.h: 4262: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1704.h: 4356: extern volatile unsigned char SSP1MSK @ 0x213;
"4358
[; ;pic16f1704.h: 4358: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1704.h: 4361: extern volatile unsigned char SSPMSK @ 0x213;
"4363
[; ;pic16f1704.h: 4363: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1704.h: 4366: typedef union {
[; ;pic16f1704.h: 4367: struct {
[; ;pic16f1704.h: 4368: unsigned SSP1MSK0 :1;
[; ;pic16f1704.h: 4369: unsigned SSP1MSK1 :1;
[; ;pic16f1704.h: 4370: unsigned SSP1MSK2 :1;
[; ;pic16f1704.h: 4371: unsigned SSP1MSK3 :1;
[; ;pic16f1704.h: 4372: unsigned SSP1MSK4 :1;
[; ;pic16f1704.h: 4373: unsigned SSP1MSK5 :1;
[; ;pic16f1704.h: 4374: unsigned SSP1MSK6 :1;
[; ;pic16f1704.h: 4375: unsigned SSP1MSK7 :1;
[; ;pic16f1704.h: 4376: };
[; ;pic16f1704.h: 4377: struct {
[; ;pic16f1704.h: 4378: unsigned MSK :8;
[; ;pic16f1704.h: 4379: };
[; ;pic16f1704.h: 4380: struct {
[; ;pic16f1704.h: 4381: unsigned MSK0 :1;
[; ;pic16f1704.h: 4382: unsigned MSK1 :1;
[; ;pic16f1704.h: 4383: unsigned MSK2 :1;
[; ;pic16f1704.h: 4384: unsigned MSK3 :1;
[; ;pic16f1704.h: 4385: unsigned MSK4 :1;
[; ;pic16f1704.h: 4386: unsigned MSK5 :1;
[; ;pic16f1704.h: 4387: unsigned MSK6 :1;
[; ;pic16f1704.h: 4388: unsigned MSK7 :1;
[; ;pic16f1704.h: 4389: };
[; ;pic16f1704.h: 4390: struct {
[; ;pic16f1704.h: 4391: unsigned SSP1MSK :8;
[; ;pic16f1704.h: 4392: };
[; ;pic16f1704.h: 4393: } SSP1MSKbits_t;
[; ;pic16f1704.h: 4394: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1704.h: 4487: typedef union {
[; ;pic16f1704.h: 4488: struct {
[; ;pic16f1704.h: 4489: unsigned SSP1MSK0 :1;
[; ;pic16f1704.h: 4490: unsigned SSP1MSK1 :1;
[; ;pic16f1704.h: 4491: unsigned SSP1MSK2 :1;
[; ;pic16f1704.h: 4492: unsigned SSP1MSK3 :1;
[; ;pic16f1704.h: 4493: unsigned SSP1MSK4 :1;
[; ;pic16f1704.h: 4494: unsigned SSP1MSK5 :1;
[; ;pic16f1704.h: 4495: unsigned SSP1MSK6 :1;
[; ;pic16f1704.h: 4496: unsigned SSP1MSK7 :1;
[; ;pic16f1704.h: 4497: };
[; ;pic16f1704.h: 4498: struct {
[; ;pic16f1704.h: 4499: unsigned MSK :8;
[; ;pic16f1704.h: 4500: };
[; ;pic16f1704.h: 4501: struct {
[; ;pic16f1704.h: 4502: unsigned MSK0 :1;
[; ;pic16f1704.h: 4503: unsigned MSK1 :1;
[; ;pic16f1704.h: 4504: unsigned MSK2 :1;
[; ;pic16f1704.h: 4505: unsigned MSK3 :1;
[; ;pic16f1704.h: 4506: unsigned MSK4 :1;
[; ;pic16f1704.h: 4507: unsigned MSK5 :1;
[; ;pic16f1704.h: 4508: unsigned MSK6 :1;
[; ;pic16f1704.h: 4509: unsigned MSK7 :1;
[; ;pic16f1704.h: 4510: };
[; ;pic16f1704.h: 4511: struct {
[; ;pic16f1704.h: 4512: unsigned SSP1MSK :8;
[; ;pic16f1704.h: 4513: };
[; ;pic16f1704.h: 4514: } SSPMSKbits_t;
[; ;pic16f1704.h: 4515: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1704.h: 4609: extern volatile unsigned char SSP1STAT @ 0x214;
"4611
[; ;pic16f1704.h: 4611: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1704.h: 4614: extern volatile unsigned char SSPSTAT @ 0x214;
"4616
[; ;pic16f1704.h: 4616: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1704.h: 4619: typedef union {
[; ;pic16f1704.h: 4620: struct {
[; ;pic16f1704.h: 4621: unsigned BF :1;
[; ;pic16f1704.h: 4622: unsigned UA :1;
[; ;pic16f1704.h: 4623: unsigned R_nW :1;
[; ;pic16f1704.h: 4624: unsigned S :1;
[; ;pic16f1704.h: 4625: unsigned P :1;
[; ;pic16f1704.h: 4626: unsigned D_nA :1;
[; ;pic16f1704.h: 4627: unsigned CKE :1;
[; ;pic16f1704.h: 4628: unsigned SMP :1;
[; ;pic16f1704.h: 4629: };
[; ;pic16f1704.h: 4630: } SSP1STATbits_t;
[; ;pic16f1704.h: 4631: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1704.h: 4674: typedef union {
[; ;pic16f1704.h: 4675: struct {
[; ;pic16f1704.h: 4676: unsigned BF :1;
[; ;pic16f1704.h: 4677: unsigned UA :1;
[; ;pic16f1704.h: 4678: unsigned R_nW :1;
[; ;pic16f1704.h: 4679: unsigned S :1;
[; ;pic16f1704.h: 4680: unsigned P :1;
[; ;pic16f1704.h: 4681: unsigned D_nA :1;
[; ;pic16f1704.h: 4682: unsigned CKE :1;
[; ;pic16f1704.h: 4683: unsigned SMP :1;
[; ;pic16f1704.h: 4684: };
[; ;pic16f1704.h: 4685: } SSPSTATbits_t;
[; ;pic16f1704.h: 4686: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1704.h: 4730: extern volatile unsigned char SSP1CON1 @ 0x215;
"4732
[; ;pic16f1704.h: 4732: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1704.h: 4735: extern volatile unsigned char SSPCON @ 0x215;
"4737
[; ;pic16f1704.h: 4737: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1704.h: 4739: extern volatile unsigned char SSPCON1 @ 0x215;
"4741
[; ;pic16f1704.h: 4741: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1704.h: 4743: extern volatile unsigned char SSP1CON @ 0x215;
"4745
[; ;pic16f1704.h: 4745: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16f1704.h: 4748: typedef union {
[; ;pic16f1704.h: 4749: struct {
[; ;pic16f1704.h: 4750: unsigned SSPM :4;
[; ;pic16f1704.h: 4751: unsigned CKP :1;
[; ;pic16f1704.h: 4752: unsigned SSPEN :1;
[; ;pic16f1704.h: 4753: unsigned SSPOV :1;
[; ;pic16f1704.h: 4754: unsigned WCOL :1;
[; ;pic16f1704.h: 4755: };
[; ;pic16f1704.h: 4756: struct {
[; ;pic16f1704.h: 4757: unsigned SSPM0 :1;
[; ;pic16f1704.h: 4758: unsigned SSPM1 :1;
[; ;pic16f1704.h: 4759: unsigned SSPM2 :1;
[; ;pic16f1704.h: 4760: unsigned SSPM3 :1;
[; ;pic16f1704.h: 4761: };
[; ;pic16f1704.h: 4762: } SSP1CON1bits_t;
[; ;pic16f1704.h: 4763: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1704.h: 4811: typedef union {
[; ;pic16f1704.h: 4812: struct {
[; ;pic16f1704.h: 4813: unsigned SSPM :4;
[; ;pic16f1704.h: 4814: unsigned CKP :1;
[; ;pic16f1704.h: 4815: unsigned SSPEN :1;
[; ;pic16f1704.h: 4816: unsigned SSPOV :1;
[; ;pic16f1704.h: 4817: unsigned WCOL :1;
[; ;pic16f1704.h: 4818: };
[; ;pic16f1704.h: 4819: struct {
[; ;pic16f1704.h: 4820: unsigned SSPM0 :1;
[; ;pic16f1704.h: 4821: unsigned SSPM1 :1;
[; ;pic16f1704.h: 4822: unsigned SSPM2 :1;
[; ;pic16f1704.h: 4823: unsigned SSPM3 :1;
[; ;pic16f1704.h: 4824: };
[; ;pic16f1704.h: 4825: } SSPCONbits_t;
[; ;pic16f1704.h: 4826: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1704.h: 4873: typedef union {
[; ;pic16f1704.h: 4874: struct {
[; ;pic16f1704.h: 4875: unsigned SSPM :4;
[; ;pic16f1704.h: 4876: unsigned CKP :1;
[; ;pic16f1704.h: 4877: unsigned SSPEN :1;
[; ;pic16f1704.h: 4878: unsigned SSPOV :1;
[; ;pic16f1704.h: 4879: unsigned WCOL :1;
[; ;pic16f1704.h: 4880: };
[; ;pic16f1704.h: 4881: struct {
[; ;pic16f1704.h: 4882: unsigned SSPM0 :1;
[; ;pic16f1704.h: 4883: unsigned SSPM1 :1;
[; ;pic16f1704.h: 4884: unsigned SSPM2 :1;
[; ;pic16f1704.h: 4885: unsigned SSPM3 :1;
[; ;pic16f1704.h: 4886: };
[; ;pic16f1704.h: 4887: } SSPCON1bits_t;
[; ;pic16f1704.h: 4888: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1704.h: 4935: typedef union {
[; ;pic16f1704.h: 4936: struct {
[; ;pic16f1704.h: 4937: unsigned SSPM :4;
[; ;pic16f1704.h: 4938: unsigned CKP :1;
[; ;pic16f1704.h: 4939: unsigned SSPEN :1;
[; ;pic16f1704.h: 4940: unsigned SSPOV :1;
[; ;pic16f1704.h: 4941: unsigned WCOL :1;
[; ;pic16f1704.h: 4942: };
[; ;pic16f1704.h: 4943: struct {
[; ;pic16f1704.h: 4944: unsigned SSPM0 :1;
[; ;pic16f1704.h: 4945: unsigned SSPM1 :1;
[; ;pic16f1704.h: 4946: unsigned SSPM2 :1;
[; ;pic16f1704.h: 4947: unsigned SSPM3 :1;
[; ;pic16f1704.h: 4948: };
[; ;pic16f1704.h: 4949: } SSP1CONbits_t;
[; ;pic16f1704.h: 4950: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16f1704.h: 4999: extern volatile unsigned char SSP1CON2 @ 0x216;
"5001
[; ;pic16f1704.h: 5001: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1704.h: 5004: extern volatile unsigned char SSPCON2 @ 0x216;
"5006
[; ;pic16f1704.h: 5006: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1704.h: 5009: typedef union {
[; ;pic16f1704.h: 5010: struct {
[; ;pic16f1704.h: 5011: unsigned SEN :1;
[; ;pic16f1704.h: 5012: unsigned RSEN :1;
[; ;pic16f1704.h: 5013: unsigned PEN :1;
[; ;pic16f1704.h: 5014: unsigned RCEN :1;
[; ;pic16f1704.h: 5015: unsigned ACKEN :1;
[; ;pic16f1704.h: 5016: unsigned ACKDT :1;
[; ;pic16f1704.h: 5017: unsigned ACKSTAT :1;
[; ;pic16f1704.h: 5018: unsigned GCEN :1;
[; ;pic16f1704.h: 5019: };
[; ;pic16f1704.h: 5020: } SSP1CON2bits_t;
[; ;pic16f1704.h: 5021: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1704.h: 5064: typedef union {
[; ;pic16f1704.h: 5065: struct {
[; ;pic16f1704.h: 5066: unsigned SEN :1;
[; ;pic16f1704.h: 5067: unsigned RSEN :1;
[; ;pic16f1704.h: 5068: unsigned PEN :1;
[; ;pic16f1704.h: 5069: unsigned RCEN :1;
[; ;pic16f1704.h: 5070: unsigned ACKEN :1;
[; ;pic16f1704.h: 5071: unsigned ACKDT :1;
[; ;pic16f1704.h: 5072: unsigned ACKSTAT :1;
[; ;pic16f1704.h: 5073: unsigned GCEN :1;
[; ;pic16f1704.h: 5074: };
[; ;pic16f1704.h: 5075: } SSPCON2bits_t;
[; ;pic16f1704.h: 5076: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1704.h: 5120: extern volatile unsigned char SSP1CON3 @ 0x217;
"5122
[; ;pic16f1704.h: 5122: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1704.h: 5125: extern volatile unsigned char SSPCON3 @ 0x217;
"5127
[; ;pic16f1704.h: 5127: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1704.h: 5130: typedef union {
[; ;pic16f1704.h: 5131: struct {
[; ;pic16f1704.h: 5132: unsigned DHEN :1;
[; ;pic16f1704.h: 5133: unsigned AHEN :1;
[; ;pic16f1704.h: 5134: unsigned SBCDE :1;
[; ;pic16f1704.h: 5135: unsigned SDAHT :1;
[; ;pic16f1704.h: 5136: unsigned BOEN :1;
[; ;pic16f1704.h: 5137: unsigned SCIE :1;
[; ;pic16f1704.h: 5138: unsigned PCIE :1;
[; ;pic16f1704.h: 5139: unsigned ACKTIM :1;
[; ;pic16f1704.h: 5140: };
[; ;pic16f1704.h: 5141: } SSP1CON3bits_t;
[; ;pic16f1704.h: 5142: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1704.h: 5185: typedef union {
[; ;pic16f1704.h: 5186: struct {
[; ;pic16f1704.h: 5187: unsigned DHEN :1;
[; ;pic16f1704.h: 5188: unsigned AHEN :1;
[; ;pic16f1704.h: 5189: unsigned SBCDE :1;
[; ;pic16f1704.h: 5190: unsigned SDAHT :1;
[; ;pic16f1704.h: 5191: unsigned BOEN :1;
[; ;pic16f1704.h: 5192: unsigned SCIE :1;
[; ;pic16f1704.h: 5193: unsigned PCIE :1;
[; ;pic16f1704.h: 5194: unsigned ACKTIM :1;
[; ;pic16f1704.h: 5195: };
[; ;pic16f1704.h: 5196: } SSPCON3bits_t;
[; ;pic16f1704.h: 5197: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1704.h: 5241: extern volatile unsigned char ODCONA @ 0x28C;
"5243
[; ;pic16f1704.h: 5243: asm("ODCONA equ 028Ch");
[; <" ODCONA equ 028Ch ;# ">
[; ;pic16f1704.h: 5246: typedef union {
[; ;pic16f1704.h: 5247: struct {
[; ;pic16f1704.h: 5248: unsigned ODA0 :1;
[; ;pic16f1704.h: 5249: unsigned ODA1 :1;
[; ;pic16f1704.h: 5250: unsigned ODA2 :1;
[; ;pic16f1704.h: 5251: unsigned :1;
[; ;pic16f1704.h: 5252: unsigned ODA4 :1;
[; ;pic16f1704.h: 5253: unsigned ODA5 :1;
[; ;pic16f1704.h: 5254: };
[; ;pic16f1704.h: 5255: } ODCONAbits_t;
[; ;pic16f1704.h: 5256: extern volatile ODCONAbits_t ODCONAbits @ 0x28C;
[; ;pic16f1704.h: 5285: extern volatile unsigned char ODCONC @ 0x28E;
"5287
[; ;pic16f1704.h: 5287: asm("ODCONC equ 028Eh");
[; <" ODCONC equ 028Eh ;# ">
[; ;pic16f1704.h: 5290: typedef union {
[; ;pic16f1704.h: 5291: struct {
[; ;pic16f1704.h: 5292: unsigned ODC0 :1;
[; ;pic16f1704.h: 5293: unsigned ODC1 :1;
[; ;pic16f1704.h: 5294: unsigned ODC2 :1;
[; ;pic16f1704.h: 5295: unsigned ODC3 :1;
[; ;pic16f1704.h: 5296: unsigned ODC4 :1;
[; ;pic16f1704.h: 5297: unsigned ODC5 :1;
[; ;pic16f1704.h: 5298: };
[; ;pic16f1704.h: 5299: } ODCONCbits_t;
[; ;pic16f1704.h: 5300: extern volatile ODCONCbits_t ODCONCbits @ 0x28E;
[; ;pic16f1704.h: 5334: extern volatile unsigned short CCPR1 @ 0x291;
"5336
[; ;pic16f1704.h: 5336: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1704.h: 5340: extern volatile unsigned char CCPR1L @ 0x291;
"5342
[; ;pic16f1704.h: 5342: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1704.h: 5345: typedef union {
[; ;pic16f1704.h: 5346: struct {
[; ;pic16f1704.h: 5347: unsigned CCPR1L :8;
[; ;pic16f1704.h: 5348: };
[; ;pic16f1704.h: 5349: } CCPR1Lbits_t;
[; ;pic16f1704.h: 5350: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1704.h: 5359: extern volatile unsigned char CCPR1H @ 0x292;
"5361
[; ;pic16f1704.h: 5361: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1704.h: 5364: typedef union {
[; ;pic16f1704.h: 5365: struct {
[; ;pic16f1704.h: 5366: unsigned CCPR1H :8;
[; ;pic16f1704.h: 5367: };
[; ;pic16f1704.h: 5368: } CCPR1Hbits_t;
[; ;pic16f1704.h: 5369: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1704.h: 5378: extern volatile unsigned char CCP1CON @ 0x293;
"5380
[; ;pic16f1704.h: 5380: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1704.h: 5383: extern volatile unsigned char ECCP1CON @ 0x293;
"5385
[; ;pic16f1704.h: 5385: asm("ECCP1CON equ 0293h");
[; <" ECCP1CON equ 0293h ;# ">
[; ;pic16f1704.h: 5388: typedef union {
[; ;pic16f1704.h: 5389: struct {
[; ;pic16f1704.h: 5390: unsigned CCP1M :4;
[; ;pic16f1704.h: 5391: unsigned DC1B :2;
[; ;pic16f1704.h: 5392: };
[; ;pic16f1704.h: 5393: struct {
[; ;pic16f1704.h: 5394: unsigned CCP1M0 :1;
[; ;pic16f1704.h: 5395: unsigned CCP1M1 :1;
[; ;pic16f1704.h: 5396: unsigned CCP1M2 :1;
[; ;pic16f1704.h: 5397: unsigned CCP1M3 :1;
[; ;pic16f1704.h: 5398: unsigned DC1B0 :1;
[; ;pic16f1704.h: 5399: unsigned DC1B1 :1;
[; ;pic16f1704.h: 5400: };
[; ;pic16f1704.h: 5401: struct {
[; ;pic16f1704.h: 5402: unsigned :4;
[; ;pic16f1704.h: 5403: unsigned CCP1Y :1;
[; ;pic16f1704.h: 5404: unsigned CCP1X :1;
[; ;pic16f1704.h: 5405: };
[; ;pic16f1704.h: 5406: } CCP1CONbits_t;
[; ;pic16f1704.h: 5407: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1704.h: 5460: typedef union {
[; ;pic16f1704.h: 5461: struct {
[; ;pic16f1704.h: 5462: unsigned CCP1M :4;
[; ;pic16f1704.h: 5463: unsigned DC1B :2;
[; ;pic16f1704.h: 5464: };
[; ;pic16f1704.h: 5465: struct {
[; ;pic16f1704.h: 5466: unsigned CCP1M0 :1;
[; ;pic16f1704.h: 5467: unsigned CCP1M1 :1;
[; ;pic16f1704.h: 5468: unsigned CCP1M2 :1;
[; ;pic16f1704.h: 5469: unsigned CCP1M3 :1;
[; ;pic16f1704.h: 5470: unsigned DC1B0 :1;
[; ;pic16f1704.h: 5471: unsigned DC1B1 :1;
[; ;pic16f1704.h: 5472: };
[; ;pic16f1704.h: 5473: struct {
[; ;pic16f1704.h: 5474: unsigned :4;
[; ;pic16f1704.h: 5475: unsigned CCP1Y :1;
[; ;pic16f1704.h: 5476: unsigned CCP1X :1;
[; ;pic16f1704.h: 5477: };
[; ;pic16f1704.h: 5478: } ECCP1CONbits_t;
[; ;pic16f1704.h: 5479: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0x293;
[; ;pic16f1704.h: 5533: extern volatile unsigned short CCPR2 @ 0x298;
"5535
[; ;pic16f1704.h: 5535: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1704.h: 5539: extern volatile unsigned char CCPR2L @ 0x298;
"5541
[; ;pic16f1704.h: 5541: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1704.h: 5544: typedef union {
[; ;pic16f1704.h: 5545: struct {
[; ;pic16f1704.h: 5546: unsigned CCPR2L :8;
[; ;pic16f1704.h: 5547: };
[; ;pic16f1704.h: 5548: } CCPR2Lbits_t;
[; ;pic16f1704.h: 5549: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1704.h: 5558: extern volatile unsigned char CCPR2H @ 0x299;
"5560
[; ;pic16f1704.h: 5560: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1704.h: 5563: typedef union {
[; ;pic16f1704.h: 5564: struct {
[; ;pic16f1704.h: 5565: unsigned CCPR2H :8;
[; ;pic16f1704.h: 5566: };
[; ;pic16f1704.h: 5567: } CCPR2Hbits_t;
[; ;pic16f1704.h: 5568: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1704.h: 5577: extern volatile unsigned char CCP2CON @ 0x29A;
"5579
[; ;pic16f1704.h: 5579: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1704.h: 5582: extern volatile unsigned char ECCP2CON @ 0x29A;
"5584
[; ;pic16f1704.h: 5584: asm("ECCP2CON equ 029Ah");
[; <" ECCP2CON equ 029Ah ;# ">
[; ;pic16f1704.h: 5587: typedef union {
[; ;pic16f1704.h: 5588: struct {
[; ;pic16f1704.h: 5589: unsigned CCP2M :4;
[; ;pic16f1704.h: 5590: unsigned DC2B :2;
[; ;pic16f1704.h: 5591: };
[; ;pic16f1704.h: 5592: struct {
[; ;pic16f1704.h: 5593: unsigned CCP2M0 :1;
[; ;pic16f1704.h: 5594: unsigned CCP2M1 :1;
[; ;pic16f1704.h: 5595: unsigned CCP2M2 :1;
[; ;pic16f1704.h: 5596: unsigned CCP2M3 :1;
[; ;pic16f1704.h: 5597: unsigned DC2B0 :1;
[; ;pic16f1704.h: 5598: unsigned DC2B1 :1;
[; ;pic16f1704.h: 5599: };
[; ;pic16f1704.h: 5600: struct {
[; ;pic16f1704.h: 5601: unsigned :4;
[; ;pic16f1704.h: 5602: unsigned CCP2Y :1;
[; ;pic16f1704.h: 5603: unsigned CCP2X :1;
[; ;pic16f1704.h: 5604: };
[; ;pic16f1704.h: 5605: } CCP2CONbits_t;
[; ;pic16f1704.h: 5606: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1704.h: 5659: typedef union {
[; ;pic16f1704.h: 5660: struct {
[; ;pic16f1704.h: 5661: unsigned CCP2M :4;
[; ;pic16f1704.h: 5662: unsigned DC2B :2;
[; ;pic16f1704.h: 5663: };
[; ;pic16f1704.h: 5664: struct {
[; ;pic16f1704.h: 5665: unsigned CCP2M0 :1;
[; ;pic16f1704.h: 5666: unsigned CCP2M1 :1;
[; ;pic16f1704.h: 5667: unsigned CCP2M2 :1;
[; ;pic16f1704.h: 5668: unsigned CCP2M3 :1;
[; ;pic16f1704.h: 5669: unsigned DC2B0 :1;
[; ;pic16f1704.h: 5670: unsigned DC2B1 :1;
[; ;pic16f1704.h: 5671: };
[; ;pic16f1704.h: 5672: struct {
[; ;pic16f1704.h: 5673: unsigned :4;
[; ;pic16f1704.h: 5674: unsigned CCP2Y :1;
[; ;pic16f1704.h: 5675: unsigned CCP2X :1;
[; ;pic16f1704.h: 5676: };
[; ;pic16f1704.h: 5677: } ECCP2CONbits_t;
[; ;pic16f1704.h: 5678: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0x29A;
[; ;pic16f1704.h: 5732: extern volatile unsigned char CCPTMRS @ 0x29E;
"5734
[; ;pic16f1704.h: 5734: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16f1704.h: 5737: typedef union {
[; ;pic16f1704.h: 5738: struct {
[; ;pic16f1704.h: 5739: unsigned C1TSEL :2;
[; ;pic16f1704.h: 5740: unsigned C2TSEL :2;
[; ;pic16f1704.h: 5741: unsigned P3TSEL :2;
[; ;pic16f1704.h: 5742: unsigned P4TSEL :2;
[; ;pic16f1704.h: 5743: };
[; ;pic16f1704.h: 5744: struct {
[; ;pic16f1704.h: 5745: unsigned C1TSEL0 :1;
[; ;pic16f1704.h: 5746: unsigned C1TSEL1 :1;
[; ;pic16f1704.h: 5747: unsigned C2TSEL0 :1;
[; ;pic16f1704.h: 5748: unsigned C2TSEL1 :1;
[; ;pic16f1704.h: 5749: unsigned P3TSEL0 :1;
[; ;pic16f1704.h: 5750: unsigned P3TSEL1 :1;
[; ;pic16f1704.h: 5751: unsigned P4TSEL0 :1;
[; ;pic16f1704.h: 5752: unsigned P4TSEL1 :1;
[; ;pic16f1704.h: 5753: };
[; ;pic16f1704.h: 5754: } CCPTMRSbits_t;
[; ;pic16f1704.h: 5755: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16f1704.h: 5819: extern volatile unsigned char SLRCONA @ 0x30C;
"5821
[; ;pic16f1704.h: 5821: asm("SLRCONA equ 030Ch");
[; <" SLRCONA equ 030Ch ;# ">
[; ;pic16f1704.h: 5824: typedef union {
[; ;pic16f1704.h: 5825: struct {
[; ;pic16f1704.h: 5826: unsigned SLRA0 :1;
[; ;pic16f1704.h: 5827: unsigned SLRA1 :1;
[; ;pic16f1704.h: 5828: unsigned SLRA2 :1;
[; ;pic16f1704.h: 5829: unsigned :1;
[; ;pic16f1704.h: 5830: unsigned SLRA4 :1;
[; ;pic16f1704.h: 5831: unsigned SLRA5 :1;
[; ;pic16f1704.h: 5832: };
[; ;pic16f1704.h: 5833: } SLRCONAbits_t;
[; ;pic16f1704.h: 5834: extern volatile SLRCONAbits_t SLRCONAbits @ 0x30C;
[; ;pic16f1704.h: 5863: extern volatile unsigned char SLRCONC @ 0x30E;
"5865
[; ;pic16f1704.h: 5865: asm("SLRCONC equ 030Eh");
[; <" SLRCONC equ 030Eh ;# ">
[; ;pic16f1704.h: 5868: typedef union {
[; ;pic16f1704.h: 5869: struct {
[; ;pic16f1704.h: 5870: unsigned SLRC0 :1;
[; ;pic16f1704.h: 5871: unsigned SLRC1 :1;
[; ;pic16f1704.h: 5872: unsigned SLRC2 :1;
[; ;pic16f1704.h: 5873: unsigned SLRC3 :1;
[; ;pic16f1704.h: 5874: unsigned SLRC4 :1;
[; ;pic16f1704.h: 5875: unsigned SLRC5 :1;
[; ;pic16f1704.h: 5876: };
[; ;pic16f1704.h: 5877: } SLRCONCbits_t;
[; ;pic16f1704.h: 5878: extern volatile SLRCONCbits_t SLRCONCbits @ 0x30E;
[; ;pic16f1704.h: 5912: extern volatile unsigned char INLVLA @ 0x38C;
"5914
[; ;pic16f1704.h: 5914: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16f1704.h: 5917: typedef union {
[; ;pic16f1704.h: 5918: struct {
[; ;pic16f1704.h: 5919: unsigned INLVLA0 :1;
[; ;pic16f1704.h: 5920: unsigned INLVLA1 :1;
[; ;pic16f1704.h: 5921: unsigned INLVLA2 :1;
[; ;pic16f1704.h: 5922: unsigned INLVLA3 :1;
[; ;pic16f1704.h: 5923: unsigned INLVLA4 :1;
[; ;pic16f1704.h: 5924: unsigned INLVLA5 :1;
[; ;pic16f1704.h: 5925: };
[; ;pic16f1704.h: 5926: } INLVLAbits_t;
[; ;pic16f1704.h: 5927: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16f1704.h: 5961: extern volatile unsigned char INLVLC @ 0x38E;
"5963
[; ;pic16f1704.h: 5963: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16f1704.h: 5966: typedef union {
[; ;pic16f1704.h: 5967: struct {
[; ;pic16f1704.h: 5968: unsigned INLVLC0 :1;
[; ;pic16f1704.h: 5969: unsigned INLVLC1 :1;
[; ;pic16f1704.h: 5970: unsigned INLVLC2 :1;
[; ;pic16f1704.h: 5971: unsigned INLVLC3 :1;
[; ;pic16f1704.h: 5972: unsigned INLVLC4 :1;
[; ;pic16f1704.h: 5973: unsigned INLVLC5 :1;
[; ;pic16f1704.h: 5974: };
[; ;pic16f1704.h: 5975: } INLVLCbits_t;
[; ;pic16f1704.h: 5976: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16f1704.h: 6010: extern volatile unsigned char IOCAP @ 0x391;
"6012
[; ;pic16f1704.h: 6012: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1704.h: 6015: typedef union {
[; ;pic16f1704.h: 6016: struct {
[; ;pic16f1704.h: 6017: unsigned IOCAP0 :1;
[; ;pic16f1704.h: 6018: unsigned IOCAP1 :1;
[; ;pic16f1704.h: 6019: unsigned IOCAP2 :1;
[; ;pic16f1704.h: 6020: unsigned IOCAP3 :1;
[; ;pic16f1704.h: 6021: unsigned IOCAP4 :1;
[; ;pic16f1704.h: 6022: unsigned IOCAP5 :1;
[; ;pic16f1704.h: 6023: };
[; ;pic16f1704.h: 6024: } IOCAPbits_t;
[; ;pic16f1704.h: 6025: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1704.h: 6059: extern volatile unsigned char IOCAN @ 0x392;
"6061
[; ;pic16f1704.h: 6061: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1704.h: 6064: typedef union {
[; ;pic16f1704.h: 6065: struct {
[; ;pic16f1704.h: 6066: unsigned IOCAN0 :1;
[; ;pic16f1704.h: 6067: unsigned IOCAN1 :1;
[; ;pic16f1704.h: 6068: unsigned IOCAN2 :1;
[; ;pic16f1704.h: 6069: unsigned IOCAN3 :1;
[; ;pic16f1704.h: 6070: unsigned IOCAN4 :1;
[; ;pic16f1704.h: 6071: unsigned IOCAN5 :1;
[; ;pic16f1704.h: 6072: };
[; ;pic16f1704.h: 6073: } IOCANbits_t;
[; ;pic16f1704.h: 6074: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1704.h: 6108: extern volatile unsigned char IOCAF @ 0x393;
"6110
[; ;pic16f1704.h: 6110: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1704.h: 6113: typedef union {
[; ;pic16f1704.h: 6114: struct {
[; ;pic16f1704.h: 6115: unsigned IOCAF0 :1;
[; ;pic16f1704.h: 6116: unsigned IOCAF1 :1;
[; ;pic16f1704.h: 6117: unsigned IOCAF2 :1;
[; ;pic16f1704.h: 6118: unsigned IOCAF3 :1;
[; ;pic16f1704.h: 6119: unsigned IOCAF4 :1;
[; ;pic16f1704.h: 6120: unsigned IOCAF5 :1;
[; ;pic16f1704.h: 6121: };
[; ;pic16f1704.h: 6122: } IOCAFbits_t;
[; ;pic16f1704.h: 6123: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1704.h: 6157: extern volatile unsigned char IOCCP @ 0x397;
"6159
[; ;pic16f1704.h: 6159: asm("IOCCP equ 0397h");
[; <" IOCCP equ 0397h ;# ">
[; ;pic16f1704.h: 6162: typedef union {
[; ;pic16f1704.h: 6163: struct {
[; ;pic16f1704.h: 6164: unsigned IOCCP0 :1;
[; ;pic16f1704.h: 6165: unsigned IOCCP1 :1;
[; ;pic16f1704.h: 6166: unsigned IOCCP2 :1;
[; ;pic16f1704.h: 6167: unsigned IOCCP3 :1;
[; ;pic16f1704.h: 6168: unsigned IOCCP4 :1;
[; ;pic16f1704.h: 6169: unsigned IOCCP5 :1;
[; ;pic16f1704.h: 6170: };
[; ;pic16f1704.h: 6171: } IOCCPbits_t;
[; ;pic16f1704.h: 6172: extern volatile IOCCPbits_t IOCCPbits @ 0x397;
[; ;pic16f1704.h: 6206: extern volatile unsigned char IOCCN @ 0x398;
"6208
[; ;pic16f1704.h: 6208: asm("IOCCN equ 0398h");
[; <" IOCCN equ 0398h ;# ">
[; ;pic16f1704.h: 6211: typedef union {
[; ;pic16f1704.h: 6212: struct {
[; ;pic16f1704.h: 6213: unsigned IOCCN0 :1;
[; ;pic16f1704.h: 6214: unsigned IOCCN1 :1;
[; ;pic16f1704.h: 6215: unsigned IOCCN2 :1;
[; ;pic16f1704.h: 6216: unsigned IOCCN3 :1;
[; ;pic16f1704.h: 6217: unsigned IOCCN4 :1;
[; ;pic16f1704.h: 6218: unsigned IOCCN5 :1;
[; ;pic16f1704.h: 6219: };
[; ;pic16f1704.h: 6220: } IOCCNbits_t;
[; ;pic16f1704.h: 6221: extern volatile IOCCNbits_t IOCCNbits @ 0x398;
[; ;pic16f1704.h: 6255: extern volatile unsigned char IOCCF @ 0x399;
"6257
[; ;pic16f1704.h: 6257: asm("IOCCF equ 0399h");
[; <" IOCCF equ 0399h ;# ">
[; ;pic16f1704.h: 6260: typedef union {
[; ;pic16f1704.h: 6261: struct {
[; ;pic16f1704.h: 6262: unsigned IOCCF0 :1;
[; ;pic16f1704.h: 6263: unsigned IOCCF1 :1;
[; ;pic16f1704.h: 6264: unsigned IOCCF2 :1;
[; ;pic16f1704.h: 6265: unsigned IOCCF3 :1;
[; ;pic16f1704.h: 6266: unsigned IOCCF4 :1;
[; ;pic16f1704.h: 6267: unsigned IOCCF5 :1;
[; ;pic16f1704.h: 6268: };
[; ;pic16f1704.h: 6269: } IOCCFbits_t;
[; ;pic16f1704.h: 6270: extern volatile IOCCFbits_t IOCCFbits @ 0x399;
[; ;pic16f1704.h: 6304: extern volatile unsigned char TMR4 @ 0x415;
"6306
[; ;pic16f1704.h: 6306: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1704.h: 6309: typedef union {
[; ;pic16f1704.h: 6310: struct {
[; ;pic16f1704.h: 6311: unsigned TMR4 :8;
[; ;pic16f1704.h: 6312: };
[; ;pic16f1704.h: 6313: } TMR4bits_t;
[; ;pic16f1704.h: 6314: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1704.h: 6323: extern volatile unsigned char PR4 @ 0x416;
"6325
[; ;pic16f1704.h: 6325: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1704.h: 6328: typedef union {
[; ;pic16f1704.h: 6329: struct {
[; ;pic16f1704.h: 6330: unsigned PR4 :8;
[; ;pic16f1704.h: 6331: };
[; ;pic16f1704.h: 6332: } PR4bits_t;
[; ;pic16f1704.h: 6333: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1704.h: 6342: extern volatile unsigned char T4CON @ 0x417;
"6344
[; ;pic16f1704.h: 6344: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1704.h: 6347: typedef union {
[; ;pic16f1704.h: 6348: struct {
[; ;pic16f1704.h: 6349: unsigned T4CKPS :2;
[; ;pic16f1704.h: 6350: unsigned TMR4ON :1;
[; ;pic16f1704.h: 6351: unsigned T4OUTPS :4;
[; ;pic16f1704.h: 6352: };
[; ;pic16f1704.h: 6353: struct {
[; ;pic16f1704.h: 6354: unsigned T4CKPS0 :1;
[; ;pic16f1704.h: 6355: unsigned T4CKPS1 :1;
[; ;pic16f1704.h: 6356: unsigned :1;
[; ;pic16f1704.h: 6357: unsigned T4OUTPS0 :1;
[; ;pic16f1704.h: 6358: unsigned T4OUTPS1 :1;
[; ;pic16f1704.h: 6359: unsigned T4OUTPS2 :1;
[; ;pic16f1704.h: 6360: unsigned T4OUTPS3 :1;
[; ;pic16f1704.h: 6361: };
[; ;pic16f1704.h: 6362: } T4CONbits_t;
[; ;pic16f1704.h: 6363: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1704.h: 6412: extern volatile unsigned char TMR6 @ 0x41C;
"6414
[; ;pic16f1704.h: 6414: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1704.h: 6417: typedef union {
[; ;pic16f1704.h: 6418: struct {
[; ;pic16f1704.h: 6419: unsigned TMR6 :8;
[; ;pic16f1704.h: 6420: };
[; ;pic16f1704.h: 6421: } TMR6bits_t;
[; ;pic16f1704.h: 6422: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1704.h: 6431: extern volatile unsigned char PR6 @ 0x41D;
"6433
[; ;pic16f1704.h: 6433: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1704.h: 6436: typedef union {
[; ;pic16f1704.h: 6437: struct {
[; ;pic16f1704.h: 6438: unsigned PR6 :8;
[; ;pic16f1704.h: 6439: };
[; ;pic16f1704.h: 6440: } PR6bits_t;
[; ;pic16f1704.h: 6441: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1704.h: 6450: extern volatile unsigned char T6CON @ 0x41E;
"6452
[; ;pic16f1704.h: 6452: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1704.h: 6455: typedef union {
[; ;pic16f1704.h: 6456: struct {
[; ;pic16f1704.h: 6457: unsigned T6CKPS :2;
[; ;pic16f1704.h: 6458: unsigned TMR6ON :1;
[; ;pic16f1704.h: 6459: unsigned T6OUTPS :4;
[; ;pic16f1704.h: 6460: };
[; ;pic16f1704.h: 6461: struct {
[; ;pic16f1704.h: 6462: unsigned T6CKPS0 :1;
[; ;pic16f1704.h: 6463: unsigned T6CKPS1 :1;
[; ;pic16f1704.h: 6464: unsigned :1;
[; ;pic16f1704.h: 6465: unsigned T6OUTPS0 :1;
[; ;pic16f1704.h: 6466: unsigned T6OUTPS1 :1;
[; ;pic16f1704.h: 6467: unsigned T6OUTPS2 :1;
[; ;pic16f1704.h: 6468: unsigned T6OUTPS3 :1;
[; ;pic16f1704.h: 6469: };
[; ;pic16f1704.h: 6470: } T6CONbits_t;
[; ;pic16f1704.h: 6471: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1704.h: 6520: extern volatile unsigned char OPA1CON @ 0x511;
"6522
[; ;pic16f1704.h: 6522: asm("OPA1CON equ 0511h");
[; <" OPA1CON equ 0511h ;# ">
[; ;pic16f1704.h: 6525: typedef union {
[; ;pic16f1704.h: 6526: struct {
[; ;pic16f1704.h: 6527: unsigned OPA1PCH :2;
[; ;pic16f1704.h: 6528: unsigned :2;
[; ;pic16f1704.h: 6529: unsigned OPA1UG :1;
[; ;pic16f1704.h: 6530: unsigned :1;
[; ;pic16f1704.h: 6531: unsigned OPA1SP :1;
[; ;pic16f1704.h: 6532: unsigned OPA1EN :1;
[; ;pic16f1704.h: 6533: };
[; ;pic16f1704.h: 6534: struct {
[; ;pic16f1704.h: 6535: unsigned OPA1PCH0 :1;
[; ;pic16f1704.h: 6536: unsigned OPA1PCH1 :1;
[; ;pic16f1704.h: 6537: };
[; ;pic16f1704.h: 6538: } OPA1CONbits_t;
[; ;pic16f1704.h: 6539: extern volatile OPA1CONbits_t OPA1CONbits @ 0x511;
[; ;pic16f1704.h: 6573: extern volatile unsigned char OPA2CON @ 0x515;
"6575
[; ;pic16f1704.h: 6575: asm("OPA2CON equ 0515h");
[; <" OPA2CON equ 0515h ;# ">
[; ;pic16f1704.h: 6578: typedef union {
[; ;pic16f1704.h: 6579: struct {
[; ;pic16f1704.h: 6580: unsigned OPA2PCH :2;
[; ;pic16f1704.h: 6581: unsigned :2;
[; ;pic16f1704.h: 6582: unsigned OPA2UG :1;
[; ;pic16f1704.h: 6583: unsigned :1;
[; ;pic16f1704.h: 6584: unsigned OPA2SP :1;
[; ;pic16f1704.h: 6585: unsigned OPA2EN :1;
[; ;pic16f1704.h: 6586: };
[; ;pic16f1704.h: 6587: struct {
[; ;pic16f1704.h: 6588: unsigned OPA2PCH0 :1;
[; ;pic16f1704.h: 6589: unsigned OPA2PCH1 :1;
[; ;pic16f1704.h: 6590: };
[; ;pic16f1704.h: 6591: } OPA2CONbits_t;
[; ;pic16f1704.h: 6592: extern volatile OPA2CONbits_t OPA2CONbits @ 0x515;
[; ;pic16f1704.h: 6626: extern volatile unsigned char PWM3DCL @ 0x617;
"6628
[; ;pic16f1704.h: 6628: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1704.h: 6631: typedef union {
[; ;pic16f1704.h: 6632: struct {
[; ;pic16f1704.h: 6633: unsigned :6;
[; ;pic16f1704.h: 6634: unsigned PWM3DCL :2;
[; ;pic16f1704.h: 6635: };
[; ;pic16f1704.h: 6636: struct {
[; ;pic16f1704.h: 6637: unsigned :6;
[; ;pic16f1704.h: 6638: unsigned PWM3DCL0 :1;
[; ;pic16f1704.h: 6639: unsigned PWM3DCL1 :1;
[; ;pic16f1704.h: 6640: };
[; ;pic16f1704.h: 6641: } PWM3DCLbits_t;
[; ;pic16f1704.h: 6642: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1704.h: 6661: extern volatile unsigned char PWM3DCH @ 0x618;
"6663
[; ;pic16f1704.h: 6663: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1704.h: 6666: typedef union {
[; ;pic16f1704.h: 6667: struct {
[; ;pic16f1704.h: 6668: unsigned PWM3DCH :8;
[; ;pic16f1704.h: 6669: };
[; ;pic16f1704.h: 6670: struct {
[; ;pic16f1704.h: 6671: unsigned PWM3DCH0 :1;
[; ;pic16f1704.h: 6672: unsigned PWM3DCH1 :1;
[; ;pic16f1704.h: 6673: unsigned PWM3DCH2 :1;
[; ;pic16f1704.h: 6674: unsigned PWM3DCH3 :1;
[; ;pic16f1704.h: 6675: unsigned PWM3DCH4 :1;
[; ;pic16f1704.h: 6676: unsigned PWM3DCH5 :1;
[; ;pic16f1704.h: 6677: unsigned PWM3DCH6 :1;
[; ;pic16f1704.h: 6678: unsigned PWM3DCH7 :1;
[; ;pic16f1704.h: 6679: };
[; ;pic16f1704.h: 6680: } PWM3DCHbits_t;
[; ;pic16f1704.h: 6681: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1704.h: 6730: extern volatile unsigned char PWM3CON @ 0x619;
"6732
[; ;pic16f1704.h: 6732: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1704.h: 6735: extern volatile unsigned char PWM3CON0 @ 0x619;
"6737
[; ;pic16f1704.h: 6737: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1704.h: 6740: typedef union {
[; ;pic16f1704.h: 6741: struct {
[; ;pic16f1704.h: 6742: unsigned :4;
[; ;pic16f1704.h: 6743: unsigned PWM3POL :1;
[; ;pic16f1704.h: 6744: unsigned PWM3OUT :1;
[; ;pic16f1704.h: 6745: unsigned :1;
[; ;pic16f1704.h: 6746: unsigned PWM3EN :1;
[; ;pic16f1704.h: 6747: };
[; ;pic16f1704.h: 6748: } PWM3CONbits_t;
[; ;pic16f1704.h: 6749: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1704.h: 6767: typedef union {
[; ;pic16f1704.h: 6768: struct {
[; ;pic16f1704.h: 6769: unsigned :4;
[; ;pic16f1704.h: 6770: unsigned PWM3POL :1;
[; ;pic16f1704.h: 6771: unsigned PWM3OUT :1;
[; ;pic16f1704.h: 6772: unsigned :1;
[; ;pic16f1704.h: 6773: unsigned PWM3EN :1;
[; ;pic16f1704.h: 6774: };
[; ;pic16f1704.h: 6775: } PWM3CON0bits_t;
[; ;pic16f1704.h: 6776: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1704.h: 6795: extern volatile unsigned char PWM4DCL @ 0x61A;
"6797
[; ;pic16f1704.h: 6797: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1704.h: 6800: typedef union {
[; ;pic16f1704.h: 6801: struct {
[; ;pic16f1704.h: 6802: unsigned :6;
[; ;pic16f1704.h: 6803: unsigned PWM4DCL :2;
[; ;pic16f1704.h: 6804: };
[; ;pic16f1704.h: 6805: struct {
[; ;pic16f1704.h: 6806: unsigned :6;
[; ;pic16f1704.h: 6807: unsigned PWM4DCL0 :1;
[; ;pic16f1704.h: 6808: unsigned PWM4DCL1 :1;
[; ;pic16f1704.h: 6809: };
[; ;pic16f1704.h: 6810: } PWM4DCLbits_t;
[; ;pic16f1704.h: 6811: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1704.h: 6830: extern volatile unsigned char PWM4DCH @ 0x61B;
"6832
[; ;pic16f1704.h: 6832: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1704.h: 6835: typedef union {
[; ;pic16f1704.h: 6836: struct {
[; ;pic16f1704.h: 6837: unsigned PWM4DCH :8;
[; ;pic16f1704.h: 6838: };
[; ;pic16f1704.h: 6839: struct {
[; ;pic16f1704.h: 6840: unsigned PWM4DCH0 :1;
[; ;pic16f1704.h: 6841: unsigned PWM4DCH1 :1;
[; ;pic16f1704.h: 6842: unsigned PWM4DCH2 :1;
[; ;pic16f1704.h: 6843: unsigned PWM4DCH3 :1;
[; ;pic16f1704.h: 6844: unsigned PWM4DCH4 :1;
[; ;pic16f1704.h: 6845: unsigned PWM4DCH5 :1;
[; ;pic16f1704.h: 6846: unsigned PWM4DCH6 :1;
[; ;pic16f1704.h: 6847: unsigned PWM4DCH7 :1;
[; ;pic16f1704.h: 6848: };
[; ;pic16f1704.h: 6849: } PWM4DCHbits_t;
[; ;pic16f1704.h: 6850: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1704.h: 6899: extern volatile unsigned char PWM4CON @ 0x61C;
"6901
[; ;pic16f1704.h: 6901: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1704.h: 6904: extern volatile unsigned char PWM4CON0 @ 0x61C;
"6906
[; ;pic16f1704.h: 6906: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1704.h: 6909: typedef union {
[; ;pic16f1704.h: 6910: struct {
[; ;pic16f1704.h: 6911: unsigned :4;
[; ;pic16f1704.h: 6912: unsigned PWM4POL :1;
[; ;pic16f1704.h: 6913: unsigned PWM4OUT :1;
[; ;pic16f1704.h: 6914: unsigned :1;
[; ;pic16f1704.h: 6915: unsigned PWM4EN :1;
[; ;pic16f1704.h: 6916: };
[; ;pic16f1704.h: 6917: } PWM4CONbits_t;
[; ;pic16f1704.h: 6918: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1704.h: 6936: typedef union {
[; ;pic16f1704.h: 6937: struct {
[; ;pic16f1704.h: 6938: unsigned :4;
[; ;pic16f1704.h: 6939: unsigned PWM4POL :1;
[; ;pic16f1704.h: 6940: unsigned PWM4OUT :1;
[; ;pic16f1704.h: 6941: unsigned :1;
[; ;pic16f1704.h: 6942: unsigned PWM4EN :1;
[; ;pic16f1704.h: 6943: };
[; ;pic16f1704.h: 6944: } PWM4CON0bits_t;
[; ;pic16f1704.h: 6945: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1704.h: 6964: extern volatile unsigned char COG1PHR @ 0x691;
"6966
[; ;pic16f1704.h: 6966: asm("COG1PHR equ 0691h");
[; <" COG1PHR equ 0691h ;# ">
[; ;pic16f1704.h: 6969: typedef union {
[; ;pic16f1704.h: 6970: struct {
[; ;pic16f1704.h: 6971: unsigned G1PHR :6;
[; ;pic16f1704.h: 6972: };
[; ;pic16f1704.h: 6973: struct {
[; ;pic16f1704.h: 6974: unsigned G1PHR0 :1;
[; ;pic16f1704.h: 6975: unsigned G1PHR1 :1;
[; ;pic16f1704.h: 6976: unsigned G1PHR2 :1;
[; ;pic16f1704.h: 6977: unsigned G1PHR3 :1;
[; ;pic16f1704.h: 6978: unsigned G1PHR4 :1;
[; ;pic16f1704.h: 6979: unsigned G1PHR5 :1;
[; ;pic16f1704.h: 6980: };
[; ;pic16f1704.h: 6981: } COG1PHRbits_t;
[; ;pic16f1704.h: 6982: extern volatile COG1PHRbits_t COG1PHRbits @ 0x691;
[; ;pic16f1704.h: 7021: extern volatile unsigned char COG1PHF @ 0x692;
"7023
[; ;pic16f1704.h: 7023: asm("COG1PHF equ 0692h");
[; <" COG1PHF equ 0692h ;# ">
[; ;pic16f1704.h: 7026: typedef union {
[; ;pic16f1704.h: 7027: struct {
[; ;pic16f1704.h: 7028: unsigned G1PHF :6;
[; ;pic16f1704.h: 7029: };
[; ;pic16f1704.h: 7030: struct {
[; ;pic16f1704.h: 7031: unsigned G1PHF0 :1;
[; ;pic16f1704.h: 7032: unsigned G1PHF1 :1;
[; ;pic16f1704.h: 7033: unsigned G1PHF2 :1;
[; ;pic16f1704.h: 7034: unsigned G1PHF3 :1;
[; ;pic16f1704.h: 7035: unsigned G1PHF4 :1;
[; ;pic16f1704.h: 7036: unsigned G1PHF5 :1;
[; ;pic16f1704.h: 7037: };
[; ;pic16f1704.h: 7038: } COG1PHFbits_t;
[; ;pic16f1704.h: 7039: extern volatile COG1PHFbits_t COG1PHFbits @ 0x692;
[; ;pic16f1704.h: 7078: extern volatile unsigned char COG1BLKR @ 0x693;
"7080
[; ;pic16f1704.h: 7080: asm("COG1BLKR equ 0693h");
[; <" COG1BLKR equ 0693h ;# ">
[; ;pic16f1704.h: 7083: typedef union {
[; ;pic16f1704.h: 7084: struct {
[; ;pic16f1704.h: 7085: unsigned G1BLKR :6;
[; ;pic16f1704.h: 7086: };
[; ;pic16f1704.h: 7087: struct {
[; ;pic16f1704.h: 7088: unsigned G1BLKR0 :1;
[; ;pic16f1704.h: 7089: unsigned G1BLKR1 :1;
[; ;pic16f1704.h: 7090: unsigned G1BLKR2 :1;
[; ;pic16f1704.h: 7091: unsigned G1BLKR3 :1;
[; ;pic16f1704.h: 7092: unsigned G1BLKR4 :1;
[; ;pic16f1704.h: 7093: unsigned G1BLKR5 :1;
[; ;pic16f1704.h: 7094: };
[; ;pic16f1704.h: 7095: } COG1BLKRbits_t;
[; ;pic16f1704.h: 7096: extern volatile COG1BLKRbits_t COG1BLKRbits @ 0x693;
[; ;pic16f1704.h: 7135: extern volatile unsigned char COG1BLKF @ 0x694;
"7137
[; ;pic16f1704.h: 7137: asm("COG1BLKF equ 0694h");
[; <" COG1BLKF equ 0694h ;# ">
[; ;pic16f1704.h: 7140: typedef union {
[; ;pic16f1704.h: 7141: struct {
[; ;pic16f1704.h: 7142: unsigned G1BLKF :6;
[; ;pic16f1704.h: 7143: };
[; ;pic16f1704.h: 7144: struct {
[; ;pic16f1704.h: 7145: unsigned G1BLKF0 :1;
[; ;pic16f1704.h: 7146: unsigned G1BLKF1 :1;
[; ;pic16f1704.h: 7147: unsigned G1BLKF2 :1;
[; ;pic16f1704.h: 7148: unsigned G1BLKF3 :1;
[; ;pic16f1704.h: 7149: unsigned G1BLKF4 :1;
[; ;pic16f1704.h: 7150: unsigned G1BLKF5 :1;
[; ;pic16f1704.h: 7151: };
[; ;pic16f1704.h: 7152: } COG1BLKFbits_t;
[; ;pic16f1704.h: 7153: extern volatile COG1BLKFbits_t COG1BLKFbits @ 0x694;
[; ;pic16f1704.h: 7192: extern volatile unsigned char COG1DBR @ 0x695;
"7194
[; ;pic16f1704.h: 7194: asm("COG1DBR equ 0695h");
[; <" COG1DBR equ 0695h ;# ">
[; ;pic16f1704.h: 7197: typedef union {
[; ;pic16f1704.h: 7198: struct {
[; ;pic16f1704.h: 7199: unsigned G1DBR :6;
[; ;pic16f1704.h: 7200: };
[; ;pic16f1704.h: 7201: struct {
[; ;pic16f1704.h: 7202: unsigned G1DBR0 :1;
[; ;pic16f1704.h: 7203: unsigned G1DBR1 :1;
[; ;pic16f1704.h: 7204: unsigned G1DBR2 :1;
[; ;pic16f1704.h: 7205: unsigned G1DBR3 :1;
[; ;pic16f1704.h: 7206: unsigned G1DBR4 :1;
[; ;pic16f1704.h: 7207: unsigned G1DBR5 :1;
[; ;pic16f1704.h: 7208: };
[; ;pic16f1704.h: 7209: } COG1DBRbits_t;
[; ;pic16f1704.h: 7210: extern volatile COG1DBRbits_t COG1DBRbits @ 0x695;
[; ;pic16f1704.h: 7249: extern volatile unsigned char COG1DBF @ 0x696;
"7251
[; ;pic16f1704.h: 7251: asm("COG1DBF equ 0696h");
[; <" COG1DBF equ 0696h ;# ">
[; ;pic16f1704.h: 7254: typedef union {
[; ;pic16f1704.h: 7255: struct {
[; ;pic16f1704.h: 7256: unsigned G1DBF :6;
[; ;pic16f1704.h: 7257: };
[; ;pic16f1704.h: 7258: struct {
[; ;pic16f1704.h: 7259: unsigned G1DBF0 :1;
[; ;pic16f1704.h: 7260: unsigned G1DBF1 :1;
[; ;pic16f1704.h: 7261: unsigned G1DBF2 :1;
[; ;pic16f1704.h: 7262: unsigned G1DBF3 :1;
[; ;pic16f1704.h: 7263: unsigned G1DBF4 :1;
[; ;pic16f1704.h: 7264: unsigned G1DBF5 :1;
[; ;pic16f1704.h: 7265: };
[; ;pic16f1704.h: 7266: } COG1DBFbits_t;
[; ;pic16f1704.h: 7267: extern volatile COG1DBFbits_t COG1DBFbits @ 0x696;
[; ;pic16f1704.h: 7306: extern volatile unsigned char COG1CON0 @ 0x697;
"7308
[; ;pic16f1704.h: 7308: asm("COG1CON0 equ 0697h");
[; <" COG1CON0 equ 0697h ;# ">
[; ;pic16f1704.h: 7311: typedef union {
[; ;pic16f1704.h: 7312: struct {
[; ;pic16f1704.h: 7313: unsigned G1MD :3;
[; ;pic16f1704.h: 7314: unsigned G1CS :2;
[; ;pic16f1704.h: 7315: unsigned :1;
[; ;pic16f1704.h: 7316: unsigned G1LD :1;
[; ;pic16f1704.h: 7317: unsigned G1EN :1;
[; ;pic16f1704.h: 7318: };
[; ;pic16f1704.h: 7319: struct {
[; ;pic16f1704.h: 7320: unsigned G1MD0 :1;
[; ;pic16f1704.h: 7321: unsigned G1MD1 :1;
[; ;pic16f1704.h: 7322: unsigned G1MD2 :1;
[; ;pic16f1704.h: 7323: unsigned G1CS0 :1;
[; ;pic16f1704.h: 7324: unsigned G1CS1 :1;
[; ;pic16f1704.h: 7325: };
[; ;pic16f1704.h: 7326: } COG1CON0bits_t;
[; ;pic16f1704.h: 7327: extern volatile COG1CON0bits_t COG1CON0bits @ 0x697;
[; ;pic16f1704.h: 7376: extern volatile unsigned char COG1CON1 @ 0x698;
"7378
[; ;pic16f1704.h: 7378: asm("COG1CON1 equ 0698h");
[; <" COG1CON1 equ 0698h ;# ">
[; ;pic16f1704.h: 7381: typedef union {
[; ;pic16f1704.h: 7382: struct {
[; ;pic16f1704.h: 7383: unsigned G1POLA :1;
[; ;pic16f1704.h: 7384: unsigned G1POLB :1;
[; ;pic16f1704.h: 7385: unsigned G1POLC :1;
[; ;pic16f1704.h: 7386: unsigned G1POLD :1;
[; ;pic16f1704.h: 7387: unsigned :2;
[; ;pic16f1704.h: 7388: unsigned G1FDBS :1;
[; ;pic16f1704.h: 7389: unsigned G1RDBS :1;
[; ;pic16f1704.h: 7390: };
[; ;pic16f1704.h: 7391: } COG1CON1bits_t;
[; ;pic16f1704.h: 7392: extern volatile COG1CON1bits_t COG1CON1bits @ 0x698;
[; ;pic16f1704.h: 7426: extern volatile unsigned char COG1RIS @ 0x699;
"7428
[; ;pic16f1704.h: 7428: asm("COG1RIS equ 0699h");
[; <" COG1RIS equ 0699h ;# ">
[; ;pic16f1704.h: 7431: typedef union {
[; ;pic16f1704.h: 7432: struct {
[; ;pic16f1704.h: 7433: unsigned G1RIS0 :1;
[; ;pic16f1704.h: 7434: unsigned G1RIS1 :1;
[; ;pic16f1704.h: 7435: unsigned G1RIS2 :1;
[; ;pic16f1704.h: 7436: unsigned G1RIS3 :1;
[; ;pic16f1704.h: 7437: unsigned G1RIS4 :1;
[; ;pic16f1704.h: 7438: unsigned G1RIS5 :1;
[; ;pic16f1704.h: 7439: unsigned G1RIS6 :1;
[; ;pic16f1704.h: 7440: };
[; ;pic16f1704.h: 7441: } COG1RISbits_t;
[; ;pic16f1704.h: 7442: extern volatile COG1RISbits_t COG1RISbits @ 0x699;
[; ;pic16f1704.h: 7481: extern volatile unsigned char COG1RSIM @ 0x69A;
"7483
[; ;pic16f1704.h: 7483: asm("COG1RSIM equ 069Ah");
[; <" COG1RSIM equ 069Ah ;# ">
[; ;pic16f1704.h: 7486: typedef union {
[; ;pic16f1704.h: 7487: struct {
[; ;pic16f1704.h: 7488: unsigned G1RSIM0 :1;
[; ;pic16f1704.h: 7489: unsigned G1RSIM1 :1;
[; ;pic16f1704.h: 7490: unsigned G1RSIM2 :1;
[; ;pic16f1704.h: 7491: unsigned G1RSIM3 :1;
[; ;pic16f1704.h: 7492: unsigned G1RSIM4 :1;
[; ;pic16f1704.h: 7493: unsigned G1RSIM5 :1;
[; ;pic16f1704.h: 7494: unsigned G1RSIM6 :1;
[; ;pic16f1704.h: 7495: };
[; ;pic16f1704.h: 7496: } COG1RSIMbits_t;
[; ;pic16f1704.h: 7497: extern volatile COG1RSIMbits_t COG1RSIMbits @ 0x69A;
[; ;pic16f1704.h: 7536: extern volatile unsigned char COG1FIS @ 0x69B;
"7538
[; ;pic16f1704.h: 7538: asm("COG1FIS equ 069Bh");
[; <" COG1FIS equ 069Bh ;# ">
[; ;pic16f1704.h: 7541: typedef union {
[; ;pic16f1704.h: 7542: struct {
[; ;pic16f1704.h: 7543: unsigned G1FIS0 :1;
[; ;pic16f1704.h: 7544: unsigned G1FIS1 :1;
[; ;pic16f1704.h: 7545: unsigned G1FIS2 :1;
[; ;pic16f1704.h: 7546: unsigned G1FIS3 :1;
[; ;pic16f1704.h: 7547: unsigned G1FIS4 :1;
[; ;pic16f1704.h: 7548: unsigned G1FIS5 :1;
[; ;pic16f1704.h: 7549: unsigned G1FIS6 :1;
[; ;pic16f1704.h: 7550: };
[; ;pic16f1704.h: 7551: } COG1FISbits_t;
[; ;pic16f1704.h: 7552: extern volatile COG1FISbits_t COG1FISbits @ 0x69B;
[; ;pic16f1704.h: 7591: extern volatile unsigned char COG1FSIM @ 0x69C;
"7593
[; ;pic16f1704.h: 7593: asm("COG1FSIM equ 069Ch");
[; <" COG1FSIM equ 069Ch ;# ">
[; ;pic16f1704.h: 7596: typedef union {
[; ;pic16f1704.h: 7597: struct {
[; ;pic16f1704.h: 7598: unsigned G1FSIM0 :1;
[; ;pic16f1704.h: 7599: unsigned G1FSIM1 :1;
[; ;pic16f1704.h: 7600: unsigned G1FSIM2 :1;
[; ;pic16f1704.h: 7601: unsigned G1FSIM3 :1;
[; ;pic16f1704.h: 7602: unsigned G1FSIM4 :1;
[; ;pic16f1704.h: 7603: unsigned G1FSIM5 :1;
[; ;pic16f1704.h: 7604: unsigned G1FSIM6 :1;
[; ;pic16f1704.h: 7605: };
[; ;pic16f1704.h: 7606: } COG1FSIMbits_t;
[; ;pic16f1704.h: 7607: extern volatile COG1FSIMbits_t COG1FSIMbits @ 0x69C;
[; ;pic16f1704.h: 7646: extern volatile unsigned char COG1ASD0 @ 0x69D;
"7648
[; ;pic16f1704.h: 7648: asm("COG1ASD0 equ 069Dh");
[; <" COG1ASD0 equ 069Dh ;# ">
[; ;pic16f1704.h: 7651: typedef union {
[; ;pic16f1704.h: 7652: struct {
[; ;pic16f1704.h: 7653: unsigned :2;
[; ;pic16f1704.h: 7654: unsigned G1ASDAC :2;
[; ;pic16f1704.h: 7655: unsigned G1ASDBD :2;
[; ;pic16f1704.h: 7656: unsigned G1ARSEN :1;
[; ;pic16f1704.h: 7657: unsigned G1ASE :1;
[; ;pic16f1704.h: 7658: };
[; ;pic16f1704.h: 7659: struct {
[; ;pic16f1704.h: 7660: unsigned :2;
[; ;pic16f1704.h: 7661: unsigned G1ASDAC0 :1;
[; ;pic16f1704.h: 7662: unsigned G1ASDAC1 :1;
[; ;pic16f1704.h: 7663: unsigned G1ASDBD0 :1;
[; ;pic16f1704.h: 7664: unsigned G1ASDBD1 :1;
[; ;pic16f1704.h: 7665: };
[; ;pic16f1704.h: 7666: } COG1ASD0bits_t;
[; ;pic16f1704.h: 7667: extern volatile COG1ASD0bits_t COG1ASD0bits @ 0x69D;
[; ;pic16f1704.h: 7711: extern volatile unsigned char COG1ASD1 @ 0x69E;
"7713
[; ;pic16f1704.h: 7713: asm("COG1ASD1 equ 069Eh");
[; <" COG1ASD1 equ 069Eh ;# ">
[; ;pic16f1704.h: 7716: typedef union {
[; ;pic16f1704.h: 7717: struct {
[; ;pic16f1704.h: 7718: unsigned G1AS0E :1;
[; ;pic16f1704.h: 7719: unsigned G1AS1E :1;
[; ;pic16f1704.h: 7720: unsigned G1AS2E :1;
[; ;pic16f1704.h: 7721: unsigned G1AS3E :1;
[; ;pic16f1704.h: 7722: };
[; ;pic16f1704.h: 7723: } COG1ASD1bits_t;
[; ;pic16f1704.h: 7724: extern volatile COG1ASD1bits_t COG1ASD1bits @ 0x69E;
[; ;pic16f1704.h: 7748: extern volatile unsigned char COG1STR @ 0x69F;
"7750
[; ;pic16f1704.h: 7750: asm("COG1STR equ 069Fh");
[; <" COG1STR equ 069Fh ;# ">
[; ;pic16f1704.h: 7753: typedef union {
[; ;pic16f1704.h: 7754: struct {
[; ;pic16f1704.h: 7755: unsigned G1STRA :1;
[; ;pic16f1704.h: 7756: unsigned G1STRB :1;
[; ;pic16f1704.h: 7757: unsigned G1STRC :1;
[; ;pic16f1704.h: 7758: unsigned G1STRD :1;
[; ;pic16f1704.h: 7759: unsigned G1SDATA :1;
[; ;pic16f1704.h: 7760: unsigned G1SDATB :1;
[; ;pic16f1704.h: 7761: unsigned G1SDATC :1;
[; ;pic16f1704.h: 7762: unsigned G1SDATD :1;
[; ;pic16f1704.h: 7763: };
[; ;pic16f1704.h: 7764: } COG1STRbits_t;
[; ;pic16f1704.h: 7765: extern volatile COG1STRbits_t COG1STRbits @ 0x69F;
[; ;pic16f1704.h: 7809: extern volatile unsigned char PPSLOCK @ 0xE0F;
"7811
[; ;pic16f1704.h: 7811: asm("PPSLOCK equ 0E0Fh");
[; <" PPSLOCK equ 0E0Fh ;# ">
[; ;pic16f1704.h: 7814: typedef union {
[; ;pic16f1704.h: 7815: struct {
[; ;pic16f1704.h: 7816: unsigned PPSLOCKED :1;
[; ;pic16f1704.h: 7817: };
[; ;pic16f1704.h: 7818: } PPSLOCKbits_t;
[; ;pic16f1704.h: 7819: extern volatile PPSLOCKbits_t PPSLOCKbits @ 0xE0F;
[; ;pic16f1704.h: 7828: extern volatile unsigned char INTPPS @ 0xE10;
"7830
[; ;pic16f1704.h: 7830: asm("INTPPS equ 0E10h");
[; <" INTPPS equ 0E10h ;# ">
[; ;pic16f1704.h: 7833: typedef union {
[; ;pic16f1704.h: 7834: struct {
[; ;pic16f1704.h: 7835: unsigned INTPPS :5;
[; ;pic16f1704.h: 7836: };
[; ;pic16f1704.h: 7837: } INTPPSbits_t;
[; ;pic16f1704.h: 7838: extern volatile INTPPSbits_t INTPPSbits @ 0xE10;
[; ;pic16f1704.h: 7847: extern volatile unsigned char T0CKIPPS @ 0xE11;
"7849
[; ;pic16f1704.h: 7849: asm("T0CKIPPS equ 0E11h");
[; <" T0CKIPPS equ 0E11h ;# ">
[; ;pic16f1704.h: 7852: typedef union {
[; ;pic16f1704.h: 7853: struct {
[; ;pic16f1704.h: 7854: unsigned T0CKIPPS :5;
[; ;pic16f1704.h: 7855: };
[; ;pic16f1704.h: 7856: } T0CKIPPSbits_t;
[; ;pic16f1704.h: 7857: extern volatile T0CKIPPSbits_t T0CKIPPSbits @ 0xE11;
[; ;pic16f1704.h: 7866: extern volatile unsigned char T1CKIPPS @ 0xE12;
"7868
[; ;pic16f1704.h: 7868: asm("T1CKIPPS equ 0E12h");
[; <" T1CKIPPS equ 0E12h ;# ">
[; ;pic16f1704.h: 7871: typedef union {
[; ;pic16f1704.h: 7872: struct {
[; ;pic16f1704.h: 7873: unsigned T1CKIPPS :5;
[; ;pic16f1704.h: 7874: };
[; ;pic16f1704.h: 7875: } T1CKIPPSbits_t;
[; ;pic16f1704.h: 7876: extern volatile T1CKIPPSbits_t T1CKIPPSbits @ 0xE12;
[; ;pic16f1704.h: 7885: extern volatile unsigned char T1GPPS @ 0xE13;
"7887
[; ;pic16f1704.h: 7887: asm("T1GPPS equ 0E13h");
[; <" T1GPPS equ 0E13h ;# ">
[; ;pic16f1704.h: 7890: typedef union {
[; ;pic16f1704.h: 7891: struct {
[; ;pic16f1704.h: 7892: unsigned T1GPPS :5;
[; ;pic16f1704.h: 7893: };
[; ;pic16f1704.h: 7894: } T1GPPSbits_t;
[; ;pic16f1704.h: 7895: extern volatile T1GPPSbits_t T1GPPSbits @ 0xE13;
[; ;pic16f1704.h: 7904: extern volatile unsigned char CCP1PPS @ 0xE14;
"7906
[; ;pic16f1704.h: 7906: asm("CCP1PPS equ 0E14h");
[; <" CCP1PPS equ 0E14h ;# ">
[; ;pic16f1704.h: 7909: typedef union {
[; ;pic16f1704.h: 7910: struct {
[; ;pic16f1704.h: 7911: unsigned CCP1PPS :5;
[; ;pic16f1704.h: 7912: };
[; ;pic16f1704.h: 7913: } CCP1PPSbits_t;
[; ;pic16f1704.h: 7914: extern volatile CCP1PPSbits_t CCP1PPSbits @ 0xE14;
[; ;pic16f1704.h: 7923: extern volatile unsigned char CCP2PPS @ 0xE15;
"7925
[; ;pic16f1704.h: 7925: asm("CCP2PPS equ 0E15h");
[; <" CCP2PPS equ 0E15h ;# ">
[; ;pic16f1704.h: 7928: typedef union {
[; ;pic16f1704.h: 7929: struct {
[; ;pic16f1704.h: 7930: unsigned CCP2PPS :5;
[; ;pic16f1704.h: 7931: };
[; ;pic16f1704.h: 7932: } CCP2PPSbits_t;
[; ;pic16f1704.h: 7933: extern volatile CCP2PPSbits_t CCP2PPSbits @ 0xE15;
[; ;pic16f1704.h: 7942: extern volatile unsigned char COGINPPS @ 0xE17;
"7944
[; ;pic16f1704.h: 7944: asm("COGINPPS equ 0E17h");
[; <" COGINPPS equ 0E17h ;# ">
[; ;pic16f1704.h: 7947: typedef union {
[; ;pic16f1704.h: 7948: struct {
[; ;pic16f1704.h: 7949: unsigned COGINPPS :5;
[; ;pic16f1704.h: 7950: };
[; ;pic16f1704.h: 7951: } COGINPPSbits_t;
[; ;pic16f1704.h: 7952: extern volatile COGINPPSbits_t COGINPPSbits @ 0xE17;
[; ;pic16f1704.h: 7961: extern volatile unsigned char SSPCLKPPS @ 0xE20;
"7963
[; ;pic16f1704.h: 7963: asm("SSPCLKPPS equ 0E20h");
[; <" SSPCLKPPS equ 0E20h ;# ">
[; ;pic16f1704.h: 7966: typedef union {
[; ;pic16f1704.h: 7967: struct {
[; ;pic16f1704.h: 7968: unsigned SSPCLKPPS :5;
[; ;pic16f1704.h: 7969: };
[; ;pic16f1704.h: 7970: } SSPCLKPPSbits_t;
[; ;pic16f1704.h: 7971: extern volatile SSPCLKPPSbits_t SSPCLKPPSbits @ 0xE20;
[; ;pic16f1704.h: 7980: extern volatile unsigned char SSPDATPPS @ 0xE21;
"7982
[; ;pic16f1704.h: 7982: asm("SSPDATPPS equ 0E21h");
[; <" SSPDATPPS equ 0E21h ;# ">
[; ;pic16f1704.h: 7985: typedef union {
[; ;pic16f1704.h: 7986: struct {
[; ;pic16f1704.h: 7987: unsigned SSPDATPPS :5;
[; ;pic16f1704.h: 7988: };
[; ;pic16f1704.h: 7989: } SSPDATPPSbits_t;
[; ;pic16f1704.h: 7990: extern volatile SSPDATPPSbits_t SSPDATPPSbits @ 0xE21;
[; ;pic16f1704.h: 7999: extern volatile unsigned char SSPSSPPS @ 0xE22;
"8001
[; ;pic16f1704.h: 8001: asm("SSPSSPPS equ 0E22h");
[; <" SSPSSPPS equ 0E22h ;# ">
[; ;pic16f1704.h: 8004: typedef union {
[; ;pic16f1704.h: 8005: struct {
[; ;pic16f1704.h: 8006: unsigned SSPSSPPS :5;
[; ;pic16f1704.h: 8007: };
[; ;pic16f1704.h: 8008: } SSPSSPPSbits_t;
[; ;pic16f1704.h: 8009: extern volatile SSPSSPPSbits_t SSPSSPPSbits @ 0xE22;
[; ;pic16f1704.h: 8018: extern volatile unsigned char RXPPS @ 0xE24;
"8020
[; ;pic16f1704.h: 8020: asm("RXPPS equ 0E24h");
[; <" RXPPS equ 0E24h ;# ">
[; ;pic16f1704.h: 8023: typedef union {
[; ;pic16f1704.h: 8024: struct {
[; ;pic16f1704.h: 8025: unsigned RXPPS :5;
[; ;pic16f1704.h: 8026: };
[; ;pic16f1704.h: 8027: } RXPPSbits_t;
[; ;pic16f1704.h: 8028: extern volatile RXPPSbits_t RXPPSbits @ 0xE24;
[; ;pic16f1704.h: 8037: extern volatile unsigned char CKPPS @ 0xE25;
"8039
[; ;pic16f1704.h: 8039: asm("CKPPS equ 0E25h");
[; <" CKPPS equ 0E25h ;# ">
[; ;pic16f1704.h: 8042: typedef union {
[; ;pic16f1704.h: 8043: struct {
[; ;pic16f1704.h: 8044: unsigned CKPPS :5;
[; ;pic16f1704.h: 8045: };
[; ;pic16f1704.h: 8046: } CKPPSbits_t;
[; ;pic16f1704.h: 8047: extern volatile CKPPSbits_t CKPPSbits @ 0xE25;
[; ;pic16f1704.h: 8056: extern volatile unsigned char CLCIN0PPS @ 0xE28;
"8058
[; ;pic16f1704.h: 8058: asm("CLCIN0PPS equ 0E28h");
[; <" CLCIN0PPS equ 0E28h ;# ">
[; ;pic16f1704.h: 8061: typedef union {
[; ;pic16f1704.h: 8062: struct {
[; ;pic16f1704.h: 8063: unsigned CLCIN0PPS :5;
[; ;pic16f1704.h: 8064: };
[; ;pic16f1704.h: 8065: } CLCIN0PPSbits_t;
[; ;pic16f1704.h: 8066: extern volatile CLCIN0PPSbits_t CLCIN0PPSbits @ 0xE28;
[; ;pic16f1704.h: 8075: extern volatile unsigned char CLCIN1PPS @ 0xE29;
"8077
[; ;pic16f1704.h: 8077: asm("CLCIN1PPS equ 0E29h");
[; <" CLCIN1PPS equ 0E29h ;# ">
[; ;pic16f1704.h: 8080: typedef union {
[; ;pic16f1704.h: 8081: struct {
[; ;pic16f1704.h: 8082: unsigned CLCIN1PPS :5;
[; ;pic16f1704.h: 8083: };
[; ;pic16f1704.h: 8084: } CLCIN1PPSbits_t;
[; ;pic16f1704.h: 8085: extern volatile CLCIN1PPSbits_t CLCIN1PPSbits @ 0xE29;
[; ;pic16f1704.h: 8094: extern volatile unsigned char CLCIN2PPS @ 0xE2A;
"8096
[; ;pic16f1704.h: 8096: asm("CLCIN2PPS equ 0E2Ah");
[; <" CLCIN2PPS equ 0E2Ah ;# ">
[; ;pic16f1704.h: 8099: typedef union {
[; ;pic16f1704.h: 8100: struct {
[; ;pic16f1704.h: 8101: unsigned CLCIN2PPS :5;
[; ;pic16f1704.h: 8102: };
[; ;pic16f1704.h: 8103: } CLCIN2PPSbits_t;
[; ;pic16f1704.h: 8104: extern volatile CLCIN2PPSbits_t CLCIN2PPSbits @ 0xE2A;
[; ;pic16f1704.h: 8113: extern volatile unsigned char CLCIN3PPS @ 0xE2B;
"8115
[; ;pic16f1704.h: 8115: asm("CLCIN3PPS equ 0E2Bh");
[; <" CLCIN3PPS equ 0E2Bh ;# ">
[; ;pic16f1704.h: 8118: typedef union {
[; ;pic16f1704.h: 8119: struct {
[; ;pic16f1704.h: 8120: unsigned CLCIN3PPS :5;
[; ;pic16f1704.h: 8121: };
[; ;pic16f1704.h: 8122: } CLCIN3PPSbits_t;
[; ;pic16f1704.h: 8123: extern volatile CLCIN3PPSbits_t CLCIN3PPSbits @ 0xE2B;
[; ;pic16f1704.h: 8132: extern volatile unsigned char RA0PPS @ 0xE90;
"8134
[; ;pic16f1704.h: 8134: asm("RA0PPS equ 0E90h");
[; <" RA0PPS equ 0E90h ;# ">
[; ;pic16f1704.h: 8137: typedef union {
[; ;pic16f1704.h: 8138: struct {
[; ;pic16f1704.h: 8139: unsigned RA0PPS :5;
[; ;pic16f1704.h: 8140: };
[; ;pic16f1704.h: 8141: } RA0PPSbits_t;
[; ;pic16f1704.h: 8142: extern volatile RA0PPSbits_t RA0PPSbits @ 0xE90;
[; ;pic16f1704.h: 8151: extern volatile unsigned char RA1PPS @ 0xE91;
"8153
[; ;pic16f1704.h: 8153: asm("RA1PPS equ 0E91h");
[; <" RA1PPS equ 0E91h ;# ">
[; ;pic16f1704.h: 8156: typedef union {
[; ;pic16f1704.h: 8157: struct {
[; ;pic16f1704.h: 8158: unsigned RA1PPS :5;
[; ;pic16f1704.h: 8159: };
[; ;pic16f1704.h: 8160: } RA1PPSbits_t;
[; ;pic16f1704.h: 8161: extern volatile RA1PPSbits_t RA1PPSbits @ 0xE91;
[; ;pic16f1704.h: 8170: extern volatile unsigned char RA2PPS @ 0xE92;
"8172
[; ;pic16f1704.h: 8172: asm("RA2PPS equ 0E92h");
[; <" RA2PPS equ 0E92h ;# ">
[; ;pic16f1704.h: 8175: typedef union {
[; ;pic16f1704.h: 8176: struct {
[; ;pic16f1704.h: 8177: unsigned RA2PPS :5;
[; ;pic16f1704.h: 8178: };
[; ;pic16f1704.h: 8179: } RA2PPSbits_t;
[; ;pic16f1704.h: 8180: extern volatile RA2PPSbits_t RA2PPSbits @ 0xE92;
[; ;pic16f1704.h: 8189: extern volatile unsigned char RA4PPS @ 0xE94;
"8191
[; ;pic16f1704.h: 8191: asm("RA4PPS equ 0E94h");
[; <" RA4PPS equ 0E94h ;# ">
[; ;pic16f1704.h: 8194: typedef union {
[; ;pic16f1704.h: 8195: struct {
[; ;pic16f1704.h: 8196: unsigned RA4PPS :5;
[; ;pic16f1704.h: 8197: };
[; ;pic16f1704.h: 8198: } RA4PPSbits_t;
[; ;pic16f1704.h: 8199: extern volatile RA4PPSbits_t RA4PPSbits @ 0xE94;
[; ;pic16f1704.h: 8208: extern volatile unsigned char RA5PPS @ 0xE95;
"8210
[; ;pic16f1704.h: 8210: asm("RA5PPS equ 0E95h");
[; <" RA5PPS equ 0E95h ;# ">
[; ;pic16f1704.h: 8213: typedef union {
[; ;pic16f1704.h: 8214: struct {
[; ;pic16f1704.h: 8215: unsigned RA5PPS :5;
[; ;pic16f1704.h: 8216: };
[; ;pic16f1704.h: 8217: } RA5PPSbits_t;
[; ;pic16f1704.h: 8218: extern volatile RA5PPSbits_t RA5PPSbits @ 0xE95;
[; ;pic16f1704.h: 8227: extern volatile unsigned char RC0PPS @ 0xEA0;
"8229
[; ;pic16f1704.h: 8229: asm("RC0PPS equ 0EA0h");
[; <" RC0PPS equ 0EA0h ;# ">
[; ;pic16f1704.h: 8232: typedef union {
[; ;pic16f1704.h: 8233: struct {
[; ;pic16f1704.h: 8234: unsigned RC0PPS :5;
[; ;pic16f1704.h: 8235: };
[; ;pic16f1704.h: 8236: } RC0PPSbits_t;
[; ;pic16f1704.h: 8237: extern volatile RC0PPSbits_t RC0PPSbits @ 0xEA0;
[; ;pic16f1704.h: 8246: extern volatile unsigned char RC1PPS @ 0xEA1;
"8248
[; ;pic16f1704.h: 8248: asm("RC1PPS equ 0EA1h");
[; <" RC1PPS equ 0EA1h ;# ">
[; ;pic16f1704.h: 8251: typedef union {
[; ;pic16f1704.h: 8252: struct {
[; ;pic16f1704.h: 8253: unsigned RC1PPS :5;
[; ;pic16f1704.h: 8254: };
[; ;pic16f1704.h: 8255: } RC1PPSbits_t;
[; ;pic16f1704.h: 8256: extern volatile RC1PPSbits_t RC1PPSbits @ 0xEA1;
[; ;pic16f1704.h: 8265: extern volatile unsigned char RC2PPS @ 0xEA2;
"8267
[; ;pic16f1704.h: 8267: asm("RC2PPS equ 0EA2h");
[; <" RC2PPS equ 0EA2h ;# ">
[; ;pic16f1704.h: 8270: typedef union {
[; ;pic16f1704.h: 8271: struct {
[; ;pic16f1704.h: 8272: unsigned RC2PPS :5;
[; ;pic16f1704.h: 8273: };
[; ;pic16f1704.h: 8274: } RC2PPSbits_t;
[; ;pic16f1704.h: 8275: extern volatile RC2PPSbits_t RC2PPSbits @ 0xEA2;
[; ;pic16f1704.h: 8284: extern volatile unsigned char RC3PPS @ 0xEA3;
"8286
[; ;pic16f1704.h: 8286: asm("RC3PPS equ 0EA3h");
[; <" RC3PPS equ 0EA3h ;# ">
[; ;pic16f1704.h: 8289: typedef union {
[; ;pic16f1704.h: 8290: struct {
[; ;pic16f1704.h: 8291: unsigned RC3PPS :5;
[; ;pic16f1704.h: 8292: };
[; ;pic16f1704.h: 8293: } RC3PPSbits_t;
[; ;pic16f1704.h: 8294: extern volatile RC3PPSbits_t RC3PPSbits @ 0xEA3;
[; ;pic16f1704.h: 8303: extern volatile unsigned char RC4PPS @ 0xEA4;
"8305
[; ;pic16f1704.h: 8305: asm("RC4PPS equ 0EA4h");
[; <" RC4PPS equ 0EA4h ;# ">
[; ;pic16f1704.h: 8308: typedef union {
[; ;pic16f1704.h: 8309: struct {
[; ;pic16f1704.h: 8310: unsigned RC4PPS :5;
[; ;pic16f1704.h: 8311: };
[; ;pic16f1704.h: 8312: } RC4PPSbits_t;
[; ;pic16f1704.h: 8313: extern volatile RC4PPSbits_t RC4PPSbits @ 0xEA4;
[; ;pic16f1704.h: 8322: extern volatile unsigned char RC5PPS @ 0xEA5;
"8324
[; ;pic16f1704.h: 8324: asm("RC5PPS equ 0EA5h");
[; <" RC5PPS equ 0EA5h ;# ">
[; ;pic16f1704.h: 8327: typedef union {
[; ;pic16f1704.h: 8328: struct {
[; ;pic16f1704.h: 8329: unsigned RC5PPS :5;
[; ;pic16f1704.h: 8330: };
[; ;pic16f1704.h: 8331: } RC5PPSbits_t;
[; ;pic16f1704.h: 8332: extern volatile RC5PPSbits_t RC5PPSbits @ 0xEA5;
[; ;pic16f1704.h: 8341: extern volatile unsigned char CLCDATA @ 0xF0F;
"8343
[; ;pic16f1704.h: 8343: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1704.h: 8346: typedef union {
[; ;pic16f1704.h: 8347: struct {
[; ;pic16f1704.h: 8348: unsigned MCLC1OUT :1;
[; ;pic16f1704.h: 8349: unsigned MCLC2OUT :1;
[; ;pic16f1704.h: 8350: unsigned MCLC3OUT :1;
[; ;pic16f1704.h: 8351: };
[; ;pic16f1704.h: 8352: } CLCDATAbits_t;
[; ;pic16f1704.h: 8353: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1704.h: 8372: extern volatile unsigned char CLC1CON @ 0xF10;
"8374
[; ;pic16f1704.h: 8374: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1704.h: 8377: typedef union {
[; ;pic16f1704.h: 8378: struct {
[; ;pic16f1704.h: 8379: unsigned LC1MODE :3;
[; ;pic16f1704.h: 8380: unsigned LC1INTN :1;
[; ;pic16f1704.h: 8381: unsigned LC1INTP :1;
[; ;pic16f1704.h: 8382: unsigned LC1OUT :1;
[; ;pic16f1704.h: 8383: unsigned :1;
[; ;pic16f1704.h: 8384: unsigned LC1EN :1;
[; ;pic16f1704.h: 8385: };
[; ;pic16f1704.h: 8386: struct {
[; ;pic16f1704.h: 8387: unsigned LC1MODE0 :1;
[; ;pic16f1704.h: 8388: unsigned LC1MODE1 :1;
[; ;pic16f1704.h: 8389: unsigned LC1MODE2 :1;
[; ;pic16f1704.h: 8390: };
[; ;pic16f1704.h: 8391: struct {
[; ;pic16f1704.h: 8392: unsigned MODE :3;
[; ;pic16f1704.h: 8393: unsigned INTN :1;
[; ;pic16f1704.h: 8394: unsigned INTP :1;
[; ;pic16f1704.h: 8395: unsigned OUT :1;
[; ;pic16f1704.h: 8396: unsigned :1;
[; ;pic16f1704.h: 8397: unsigned EN :1;
[; ;pic16f1704.h: 8398: };
[; ;pic16f1704.h: 8399: struct {
[; ;pic16f1704.h: 8400: unsigned MODE0 :1;
[; ;pic16f1704.h: 8401: unsigned MODE1 :1;
[; ;pic16f1704.h: 8402: unsigned MODE2 :1;
[; ;pic16f1704.h: 8403: };
[; ;pic16f1704.h: 8404: } CLC1CONbits_t;
[; ;pic16f1704.h: 8405: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1704.h: 8489: extern volatile unsigned char CLC1POL @ 0xF11;
"8491
[; ;pic16f1704.h: 8491: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1704.h: 8494: typedef union {
[; ;pic16f1704.h: 8495: struct {
[; ;pic16f1704.h: 8496: unsigned LC1G1POL :1;
[; ;pic16f1704.h: 8497: unsigned LC1G2POL :1;
[; ;pic16f1704.h: 8498: unsigned LC1G3POL :1;
[; ;pic16f1704.h: 8499: unsigned LC1G4POL :1;
[; ;pic16f1704.h: 8500: unsigned :3;
[; ;pic16f1704.h: 8501: unsigned LC1POL :1;
[; ;pic16f1704.h: 8502: };
[; ;pic16f1704.h: 8503: struct {
[; ;pic16f1704.h: 8504: unsigned G1POL :1;
[; ;pic16f1704.h: 8505: unsigned G2POL :1;
[; ;pic16f1704.h: 8506: unsigned G3POL :1;
[; ;pic16f1704.h: 8507: unsigned G4POL :1;
[; ;pic16f1704.h: 8508: unsigned :3;
[; ;pic16f1704.h: 8509: unsigned POL :1;
[; ;pic16f1704.h: 8510: };
[; ;pic16f1704.h: 8511: } CLC1POLbits_t;
[; ;pic16f1704.h: 8512: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1704.h: 8566: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"8568
[; ;pic16f1704.h: 8568: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1704.h: 8571: typedef union {
[; ;pic16f1704.h: 8572: struct {
[; ;pic16f1704.h: 8573: unsigned LC1D1S0 :1;
[; ;pic16f1704.h: 8574: unsigned LC1D1S1 :1;
[; ;pic16f1704.h: 8575: unsigned LC1D1S2 :1;
[; ;pic16f1704.h: 8576: unsigned LC1D1S3 :1;
[; ;pic16f1704.h: 8577: unsigned LC1D1S4 :1;
[; ;pic16f1704.h: 8578: };
[; ;pic16f1704.h: 8579: struct {
[; ;pic16f1704.h: 8580: unsigned LC1D1S :8;
[; ;pic16f1704.h: 8581: };
[; ;pic16f1704.h: 8582: struct {
[; ;pic16f1704.h: 8583: unsigned D1S :8;
[; ;pic16f1704.h: 8584: };
[; ;pic16f1704.h: 8585: struct {
[; ;pic16f1704.h: 8586: unsigned D1S0 :1;
[; ;pic16f1704.h: 8587: unsigned D1S1 :1;
[; ;pic16f1704.h: 8588: unsigned D1S2 :1;
[; ;pic16f1704.h: 8589: unsigned D1S3 :1;
[; ;pic16f1704.h: 8590: unsigned D1S4 :1;
[; ;pic16f1704.h: 8591: };
[; ;pic16f1704.h: 8592: } CLC1SEL0bits_t;
[; ;pic16f1704.h: 8593: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1704.h: 8657: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"8659
[; ;pic16f1704.h: 8659: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1704.h: 8662: typedef union {
[; ;pic16f1704.h: 8663: struct {
[; ;pic16f1704.h: 8664: unsigned LC1D2S0 :1;
[; ;pic16f1704.h: 8665: unsigned LC1D2S1 :1;
[; ;pic16f1704.h: 8666: unsigned LC1D2S2 :1;
[; ;pic16f1704.h: 8667: unsigned LC1D2S3 :1;
[; ;pic16f1704.h: 8668: unsigned LC1D2S4 :1;
[; ;pic16f1704.h: 8669: };
[; ;pic16f1704.h: 8670: struct {
[; ;pic16f1704.h: 8671: unsigned LC1D2S :8;
[; ;pic16f1704.h: 8672: };
[; ;pic16f1704.h: 8673: struct {
[; ;pic16f1704.h: 8674: unsigned D2S :8;
[; ;pic16f1704.h: 8675: };
[; ;pic16f1704.h: 8676: struct {
[; ;pic16f1704.h: 8677: unsigned D2S0 :1;
[; ;pic16f1704.h: 8678: unsigned D2S1 :1;
[; ;pic16f1704.h: 8679: unsigned D2S2 :1;
[; ;pic16f1704.h: 8680: unsigned D2S3 :1;
[; ;pic16f1704.h: 8681: unsigned D2S4 :1;
[; ;pic16f1704.h: 8682: };
[; ;pic16f1704.h: 8683: } CLC1SEL1bits_t;
[; ;pic16f1704.h: 8684: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1704.h: 8748: extern volatile unsigned char CLC1SEL2 @ 0xF14;
"8750
[; ;pic16f1704.h: 8750: asm("CLC1SEL2 equ 0F14h");
[; <" CLC1SEL2 equ 0F14h ;# ">
[; ;pic16f1704.h: 8753: typedef union {
[; ;pic16f1704.h: 8754: struct {
[; ;pic16f1704.h: 8755: unsigned LC1D3S0 :1;
[; ;pic16f1704.h: 8756: unsigned LC1D3S1 :1;
[; ;pic16f1704.h: 8757: unsigned LC1D3S2 :1;
[; ;pic16f1704.h: 8758: unsigned LC1D3S3 :1;
[; ;pic16f1704.h: 8759: unsigned LC1D3S4 :1;
[; ;pic16f1704.h: 8760: };
[; ;pic16f1704.h: 8761: struct {
[; ;pic16f1704.h: 8762: unsigned LC1D3S :8;
[; ;pic16f1704.h: 8763: };
[; ;pic16f1704.h: 8764: struct {
[; ;pic16f1704.h: 8765: unsigned D3S :8;
[; ;pic16f1704.h: 8766: };
[; ;pic16f1704.h: 8767: struct {
[; ;pic16f1704.h: 8768: unsigned D3S0 :1;
[; ;pic16f1704.h: 8769: unsigned D3S1 :1;
[; ;pic16f1704.h: 8770: unsigned D3S2 :1;
[; ;pic16f1704.h: 8771: unsigned D3S3 :1;
[; ;pic16f1704.h: 8772: unsigned D3S4 :1;
[; ;pic16f1704.h: 8773: };
[; ;pic16f1704.h: 8774: } CLC1SEL2bits_t;
[; ;pic16f1704.h: 8775: extern volatile CLC1SEL2bits_t CLC1SEL2bits @ 0xF14;
[; ;pic16f1704.h: 8839: extern volatile unsigned char CLC1SEL3 @ 0xF15;
"8841
[; ;pic16f1704.h: 8841: asm("CLC1SEL3 equ 0F15h");
[; <" CLC1SEL3 equ 0F15h ;# ">
[; ;pic16f1704.h: 8844: typedef union {
[; ;pic16f1704.h: 8845: struct {
[; ;pic16f1704.h: 8846: unsigned LC1D4S0 :1;
[; ;pic16f1704.h: 8847: unsigned LC1D4S1 :1;
[; ;pic16f1704.h: 8848: unsigned LC1D4S2 :1;
[; ;pic16f1704.h: 8849: unsigned LC1D4S3 :1;
[; ;pic16f1704.h: 8850: unsigned LC1D4S4 :1;
[; ;pic16f1704.h: 8851: };
[; ;pic16f1704.h: 8852: struct {
[; ;pic16f1704.h: 8853: unsigned LC1D4S :8;
[; ;pic16f1704.h: 8854: };
[; ;pic16f1704.h: 8855: struct {
[; ;pic16f1704.h: 8856: unsigned D4S :8;
[; ;pic16f1704.h: 8857: };
[; ;pic16f1704.h: 8858: struct {
[; ;pic16f1704.h: 8859: unsigned D4S0 :1;
[; ;pic16f1704.h: 8860: unsigned D4S1 :1;
[; ;pic16f1704.h: 8861: unsigned D4S2 :1;
[; ;pic16f1704.h: 8862: unsigned D4S3 :1;
[; ;pic16f1704.h: 8863: unsigned D4S4 :1;
[; ;pic16f1704.h: 8864: };
[; ;pic16f1704.h: 8865: } CLC1SEL3bits_t;
[; ;pic16f1704.h: 8866: extern volatile CLC1SEL3bits_t CLC1SEL3bits @ 0xF15;
[; ;pic16f1704.h: 8930: extern volatile unsigned char CLC1GLS0 @ 0xF16;
"8932
[; ;pic16f1704.h: 8932: asm("CLC1GLS0 equ 0F16h");
[; <" CLC1GLS0 equ 0F16h ;# ">
[; ;pic16f1704.h: 8935: typedef union {
[; ;pic16f1704.h: 8936: struct {
[; ;pic16f1704.h: 8937: unsigned LC1G1D1N :1;
[; ;pic16f1704.h: 8938: unsigned LC1G1D1T :1;
[; ;pic16f1704.h: 8939: unsigned LC1G1D2N :1;
[; ;pic16f1704.h: 8940: unsigned LC1G1D2T :1;
[; ;pic16f1704.h: 8941: unsigned LC1G1D3N :1;
[; ;pic16f1704.h: 8942: unsigned LC1G1D3T :1;
[; ;pic16f1704.h: 8943: unsigned LC1G1D4N :1;
[; ;pic16f1704.h: 8944: unsigned LC1G1D4T :1;
[; ;pic16f1704.h: 8945: };
[; ;pic16f1704.h: 8946: struct {
[; ;pic16f1704.h: 8947: unsigned D1N :1;
[; ;pic16f1704.h: 8948: unsigned D1T :1;
[; ;pic16f1704.h: 8949: unsigned D2N :1;
[; ;pic16f1704.h: 8950: unsigned D2T :1;
[; ;pic16f1704.h: 8951: unsigned D3N :1;
[; ;pic16f1704.h: 8952: unsigned D3T :1;
[; ;pic16f1704.h: 8953: unsigned D4N :1;
[; ;pic16f1704.h: 8954: unsigned D4T :1;
[; ;pic16f1704.h: 8955: };
[; ;pic16f1704.h: 8956: } CLC1GLS0bits_t;
[; ;pic16f1704.h: 8957: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF16;
[; ;pic16f1704.h: 9041: extern volatile unsigned char CLC1GLS1 @ 0xF17;
"9043
[; ;pic16f1704.h: 9043: asm("CLC1GLS1 equ 0F17h");
[; <" CLC1GLS1 equ 0F17h ;# ">
[; ;pic16f1704.h: 9046: typedef union {
[; ;pic16f1704.h: 9047: struct {
[; ;pic16f1704.h: 9048: unsigned LC1G2D1N :1;
[; ;pic16f1704.h: 9049: unsigned LC1G2D1T :1;
[; ;pic16f1704.h: 9050: unsigned LC1G2D2N :1;
[; ;pic16f1704.h: 9051: unsigned LC1G2D2T :1;
[; ;pic16f1704.h: 9052: unsigned LC1G2D3N :1;
[; ;pic16f1704.h: 9053: unsigned LC1G2D3T :1;
[; ;pic16f1704.h: 9054: unsigned LC1G2D4N :1;
[; ;pic16f1704.h: 9055: unsigned LC1G2D4T :1;
[; ;pic16f1704.h: 9056: };
[; ;pic16f1704.h: 9057: struct {
[; ;pic16f1704.h: 9058: unsigned D1N :1;
[; ;pic16f1704.h: 9059: unsigned D1T :1;
[; ;pic16f1704.h: 9060: unsigned D2N :1;
[; ;pic16f1704.h: 9061: unsigned D2T :1;
[; ;pic16f1704.h: 9062: unsigned D3N :1;
[; ;pic16f1704.h: 9063: unsigned D3T :1;
[; ;pic16f1704.h: 9064: unsigned D4N :1;
[; ;pic16f1704.h: 9065: unsigned D4T :1;
[; ;pic16f1704.h: 9066: };
[; ;pic16f1704.h: 9067: } CLC1GLS1bits_t;
[; ;pic16f1704.h: 9068: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF17;
[; ;pic16f1704.h: 9152: extern volatile unsigned char CLC1GLS2 @ 0xF18;
"9154
[; ;pic16f1704.h: 9154: asm("CLC1GLS2 equ 0F18h");
[; <" CLC1GLS2 equ 0F18h ;# ">
[; ;pic16f1704.h: 9157: typedef union {
[; ;pic16f1704.h: 9158: struct {
[; ;pic16f1704.h: 9159: unsigned LC1G3D1N :1;
[; ;pic16f1704.h: 9160: unsigned LC1G3D1T :1;
[; ;pic16f1704.h: 9161: unsigned LC1G3D2N :1;
[; ;pic16f1704.h: 9162: unsigned LC1G3D2T :1;
[; ;pic16f1704.h: 9163: unsigned LC1G3D3N :1;
[; ;pic16f1704.h: 9164: unsigned LC1G3D3T :1;
[; ;pic16f1704.h: 9165: unsigned LC1G3D4N :1;
[; ;pic16f1704.h: 9166: unsigned LC1G3D4T :1;
[; ;pic16f1704.h: 9167: };
[; ;pic16f1704.h: 9168: struct {
[; ;pic16f1704.h: 9169: unsigned D1N :1;
[; ;pic16f1704.h: 9170: unsigned D1T :1;
[; ;pic16f1704.h: 9171: unsigned D2N :1;
[; ;pic16f1704.h: 9172: unsigned D2T :1;
[; ;pic16f1704.h: 9173: unsigned D3N :1;
[; ;pic16f1704.h: 9174: unsigned D3T :1;
[; ;pic16f1704.h: 9175: unsigned D4N :1;
[; ;pic16f1704.h: 9176: unsigned D4T :1;
[; ;pic16f1704.h: 9177: };
[; ;pic16f1704.h: 9178: } CLC1GLS2bits_t;
[; ;pic16f1704.h: 9179: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF18;
[; ;pic16f1704.h: 9263: extern volatile unsigned char CLC1GLS3 @ 0xF19;
"9265
[; ;pic16f1704.h: 9265: asm("CLC1GLS3 equ 0F19h");
[; <" CLC1GLS3 equ 0F19h ;# ">
[; ;pic16f1704.h: 9268: typedef union {
[; ;pic16f1704.h: 9269: struct {
[; ;pic16f1704.h: 9270: unsigned LC1G4D1N :1;
[; ;pic16f1704.h: 9271: unsigned LC1G4D1T :1;
[; ;pic16f1704.h: 9272: unsigned LC1G4D2N :1;
[; ;pic16f1704.h: 9273: unsigned LC1G4D2T :1;
[; ;pic16f1704.h: 9274: unsigned LC1G4D3N :1;
[; ;pic16f1704.h: 9275: unsigned LC1G4D3T :1;
[; ;pic16f1704.h: 9276: unsigned LC1G4D4N :1;
[; ;pic16f1704.h: 9277: unsigned LC1G4D4T :1;
[; ;pic16f1704.h: 9278: };
[; ;pic16f1704.h: 9279: struct {
[; ;pic16f1704.h: 9280: unsigned G4D1N :1;
[; ;pic16f1704.h: 9281: unsigned G4D1T :1;
[; ;pic16f1704.h: 9282: unsigned G4D2N :1;
[; ;pic16f1704.h: 9283: unsigned G4D2T :1;
[; ;pic16f1704.h: 9284: unsigned G4D3N :1;
[; ;pic16f1704.h: 9285: unsigned G4D3T :1;
[; ;pic16f1704.h: 9286: unsigned G4D4N :1;
[; ;pic16f1704.h: 9287: unsigned G4D4T :1;
[; ;pic16f1704.h: 9288: };
[; ;pic16f1704.h: 9289: } CLC1GLS3bits_t;
[; ;pic16f1704.h: 9290: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF19;
[; ;pic16f1704.h: 9374: extern volatile unsigned char CLC2CON @ 0xF1A;
"9376
[; ;pic16f1704.h: 9376: asm("CLC2CON equ 0F1Ah");
[; <" CLC2CON equ 0F1Ah ;# ">
[; ;pic16f1704.h: 9379: typedef union {
[; ;pic16f1704.h: 9380: struct {
[; ;pic16f1704.h: 9381: unsigned LC2MODE :3;
[; ;pic16f1704.h: 9382: unsigned LC2INTN :1;
[; ;pic16f1704.h: 9383: unsigned LC2INTP :1;
[; ;pic16f1704.h: 9384: unsigned LC2OUT :1;
[; ;pic16f1704.h: 9385: unsigned :1;
[; ;pic16f1704.h: 9386: unsigned LC2EN :1;
[; ;pic16f1704.h: 9387: };
[; ;pic16f1704.h: 9388: struct {
[; ;pic16f1704.h: 9389: unsigned LC2MODE0 :1;
[; ;pic16f1704.h: 9390: unsigned LC2MODE1 :1;
[; ;pic16f1704.h: 9391: unsigned LC2MODE2 :1;
[; ;pic16f1704.h: 9392: };
[; ;pic16f1704.h: 9393: struct {
[; ;pic16f1704.h: 9394: unsigned MODE :3;
[; ;pic16f1704.h: 9395: unsigned INTN :1;
[; ;pic16f1704.h: 9396: unsigned INTP :1;
[; ;pic16f1704.h: 9397: unsigned OUT :1;
[; ;pic16f1704.h: 9398: unsigned :1;
[; ;pic16f1704.h: 9399: unsigned EN :1;
[; ;pic16f1704.h: 9400: };
[; ;pic16f1704.h: 9401: struct {
[; ;pic16f1704.h: 9402: unsigned MODE0 :1;
[; ;pic16f1704.h: 9403: unsigned MODE1 :1;
[; ;pic16f1704.h: 9404: unsigned MODE2 :1;
[; ;pic16f1704.h: 9405: };
[; ;pic16f1704.h: 9406: } CLC2CONbits_t;
[; ;pic16f1704.h: 9407: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF1A;
[; ;pic16f1704.h: 9491: extern volatile unsigned char CLC2POL @ 0xF1B;
"9493
[; ;pic16f1704.h: 9493: asm("CLC2POL equ 0F1Bh");
[; <" CLC2POL equ 0F1Bh ;# ">
[; ;pic16f1704.h: 9496: typedef union {
[; ;pic16f1704.h: 9497: struct {
[; ;pic16f1704.h: 9498: unsigned LC2G1POL :1;
[; ;pic16f1704.h: 9499: unsigned LC2G2POL :1;
[; ;pic16f1704.h: 9500: unsigned LC2G3POL :1;
[; ;pic16f1704.h: 9501: unsigned LC2G4POL :1;
[; ;pic16f1704.h: 9502: unsigned :3;
[; ;pic16f1704.h: 9503: unsigned LC2POL :1;
[; ;pic16f1704.h: 9504: };
[; ;pic16f1704.h: 9505: struct {
[; ;pic16f1704.h: 9506: unsigned G1POL :1;
[; ;pic16f1704.h: 9507: unsigned G2POL :1;
[; ;pic16f1704.h: 9508: unsigned G3POL :1;
[; ;pic16f1704.h: 9509: unsigned G4POL :1;
[; ;pic16f1704.h: 9510: unsigned :3;
[; ;pic16f1704.h: 9511: unsigned POL :1;
[; ;pic16f1704.h: 9512: };
[; ;pic16f1704.h: 9513: } CLC2POLbits_t;
[; ;pic16f1704.h: 9514: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF1B;
[; ;pic16f1704.h: 9568: extern volatile unsigned char CLC2SEL0 @ 0xF1C;
"9570
[; ;pic16f1704.h: 9570: asm("CLC2SEL0 equ 0F1Ch");
[; <" CLC2SEL0 equ 0F1Ch ;# ">
[; ;pic16f1704.h: 9573: typedef union {
[; ;pic16f1704.h: 9574: struct {
[; ;pic16f1704.h: 9575: unsigned LC2D1S0 :1;
[; ;pic16f1704.h: 9576: unsigned LC2D1S1 :1;
[; ;pic16f1704.h: 9577: unsigned LC2D1S2 :1;
[; ;pic16f1704.h: 9578: unsigned LC2D1S3 :1;
[; ;pic16f1704.h: 9579: unsigned LC2D1S4 :1;
[; ;pic16f1704.h: 9580: };
[; ;pic16f1704.h: 9581: struct {
[; ;pic16f1704.h: 9582: unsigned LC2D1S :8;
[; ;pic16f1704.h: 9583: };
[; ;pic16f1704.h: 9584: struct {
[; ;pic16f1704.h: 9585: unsigned D1S :8;
[; ;pic16f1704.h: 9586: };
[; ;pic16f1704.h: 9587: struct {
[; ;pic16f1704.h: 9588: unsigned D1S0 :1;
[; ;pic16f1704.h: 9589: unsigned D1S1 :1;
[; ;pic16f1704.h: 9590: unsigned D1S2 :1;
[; ;pic16f1704.h: 9591: unsigned D1S3 :1;
[; ;pic16f1704.h: 9592: unsigned D1S4 :1;
[; ;pic16f1704.h: 9593: };
[; ;pic16f1704.h: 9594: } CLC2SEL0bits_t;
[; ;pic16f1704.h: 9595: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1C;
[; ;pic16f1704.h: 9659: extern volatile unsigned char CLC2SEL1 @ 0xF1D;
"9661
[; ;pic16f1704.h: 9661: asm("CLC2SEL1 equ 0F1Dh");
[; <" CLC2SEL1 equ 0F1Dh ;# ">
[; ;pic16f1704.h: 9664: typedef union {
[; ;pic16f1704.h: 9665: struct {
[; ;pic16f1704.h: 9666: unsigned LC2D2S0 :1;
[; ;pic16f1704.h: 9667: unsigned LC2D2S1 :1;
[; ;pic16f1704.h: 9668: unsigned LC2D2S2 :1;
[; ;pic16f1704.h: 9669: unsigned LC2D2S3 :1;
[; ;pic16f1704.h: 9670: unsigned LC2D2S4 :1;
[; ;pic16f1704.h: 9671: };
[; ;pic16f1704.h: 9672: struct {
[; ;pic16f1704.h: 9673: unsigned LC2D2S :8;
[; ;pic16f1704.h: 9674: };
[; ;pic16f1704.h: 9675: struct {
[; ;pic16f1704.h: 9676: unsigned D2S :8;
[; ;pic16f1704.h: 9677: };
[; ;pic16f1704.h: 9678: struct {
[; ;pic16f1704.h: 9679: unsigned D2S0 :1;
[; ;pic16f1704.h: 9680: unsigned D2S1 :1;
[; ;pic16f1704.h: 9681: unsigned D2S2 :1;
[; ;pic16f1704.h: 9682: unsigned D2S3 :1;
[; ;pic16f1704.h: 9683: unsigned D2S4 :1;
[; ;pic16f1704.h: 9684: };
[; ;pic16f1704.h: 9685: } CLC2SEL1bits_t;
[; ;pic16f1704.h: 9686: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1D;
[; ;pic16f1704.h: 9750: extern volatile unsigned char CLC2SEL2 @ 0xF1E;
"9752
[; ;pic16f1704.h: 9752: asm("CLC2SEL2 equ 0F1Eh");
[; <" CLC2SEL2 equ 0F1Eh ;# ">
[; ;pic16f1704.h: 9755: typedef union {
[; ;pic16f1704.h: 9756: struct {
[; ;pic16f1704.h: 9757: unsigned LC2D3S0 :1;
[; ;pic16f1704.h: 9758: unsigned LC2D3S1 :1;
[; ;pic16f1704.h: 9759: unsigned LC2D3S2 :1;
[; ;pic16f1704.h: 9760: unsigned LC2D3S3 :1;
[; ;pic16f1704.h: 9761: unsigned LC2D3S4 :1;
[; ;pic16f1704.h: 9762: };
[; ;pic16f1704.h: 9763: struct {
[; ;pic16f1704.h: 9764: unsigned LC2D3S :8;
[; ;pic16f1704.h: 9765: };
[; ;pic16f1704.h: 9766: struct {
[; ;pic16f1704.h: 9767: unsigned D3S :8;
[; ;pic16f1704.h: 9768: };
[; ;pic16f1704.h: 9769: struct {
[; ;pic16f1704.h: 9770: unsigned D3S0 :1;
[; ;pic16f1704.h: 9771: unsigned D3S1 :1;
[; ;pic16f1704.h: 9772: unsigned D3S2 :1;
[; ;pic16f1704.h: 9773: unsigned D3S3 :1;
[; ;pic16f1704.h: 9774: unsigned D3S4 :1;
[; ;pic16f1704.h: 9775: };
[; ;pic16f1704.h: 9776: } CLC2SEL2bits_t;
[; ;pic16f1704.h: 9777: extern volatile CLC2SEL2bits_t CLC2SEL2bits @ 0xF1E;
[; ;pic16f1704.h: 9841: extern volatile unsigned char CLC2SEL3 @ 0xF1F;
"9843
[; ;pic16f1704.h: 9843: asm("CLC2SEL3 equ 0F1Fh");
[; <" CLC2SEL3 equ 0F1Fh ;# ">
[; ;pic16f1704.h: 9846: typedef union {
[; ;pic16f1704.h: 9847: struct {
[; ;pic16f1704.h: 9848: unsigned LC2D4S0 :1;
[; ;pic16f1704.h: 9849: unsigned LC2D4S1 :1;
[; ;pic16f1704.h: 9850: unsigned LC2D4S2 :1;
[; ;pic16f1704.h: 9851: unsigned LC2D4S3 :1;
[; ;pic16f1704.h: 9852: unsigned LC2D4S4 :1;
[; ;pic16f1704.h: 9853: };
[; ;pic16f1704.h: 9854: struct {
[; ;pic16f1704.h: 9855: unsigned LC2D4S :8;
[; ;pic16f1704.h: 9856: };
[; ;pic16f1704.h: 9857: struct {
[; ;pic16f1704.h: 9858: unsigned D4S :8;
[; ;pic16f1704.h: 9859: };
[; ;pic16f1704.h: 9860: struct {
[; ;pic16f1704.h: 9861: unsigned D4S0 :1;
[; ;pic16f1704.h: 9862: unsigned D4S1 :1;
[; ;pic16f1704.h: 9863: unsigned D4S2 :1;
[; ;pic16f1704.h: 9864: unsigned D4S3 :1;
[; ;pic16f1704.h: 9865: unsigned D4S4 :1;
[; ;pic16f1704.h: 9866: };
[; ;pic16f1704.h: 9867: } CLC2SEL3bits_t;
[; ;pic16f1704.h: 9868: extern volatile CLC2SEL3bits_t CLC2SEL3bits @ 0xF1F;
[; ;pic16f1704.h: 9932: extern volatile unsigned char CLC2GLS0 @ 0xF20;
"9934
[; ;pic16f1704.h: 9934: asm("CLC2GLS0 equ 0F20h");
[; <" CLC2GLS0 equ 0F20h ;# ">
[; ;pic16f1704.h: 9937: typedef union {
[; ;pic16f1704.h: 9938: struct {
[; ;pic16f1704.h: 9939: unsigned LC2G1D1N :1;
[; ;pic16f1704.h: 9940: unsigned LC2G1D1T :1;
[; ;pic16f1704.h: 9941: unsigned LC2G1D2N :1;
[; ;pic16f1704.h: 9942: unsigned LC2G1D2T :1;
[; ;pic16f1704.h: 9943: unsigned LC2G1D3N :1;
[; ;pic16f1704.h: 9944: unsigned LC2G1D3T :1;
[; ;pic16f1704.h: 9945: unsigned LC2G1D4N :1;
[; ;pic16f1704.h: 9946: unsigned LC2G1D4T :1;
[; ;pic16f1704.h: 9947: };
[; ;pic16f1704.h: 9948: struct {
[; ;pic16f1704.h: 9949: unsigned D1N :1;
[; ;pic16f1704.h: 9950: unsigned D1T :1;
[; ;pic16f1704.h: 9951: unsigned D2N :1;
[; ;pic16f1704.h: 9952: unsigned D2T :1;
[; ;pic16f1704.h: 9953: unsigned D3N :1;
[; ;pic16f1704.h: 9954: unsigned D3T :1;
[; ;pic16f1704.h: 9955: unsigned D4N :1;
[; ;pic16f1704.h: 9956: unsigned D4T :1;
[; ;pic16f1704.h: 9957: };
[; ;pic16f1704.h: 9958: } CLC2GLS0bits_t;
[; ;pic16f1704.h: 9959: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF20;
[; ;pic16f1704.h: 10043: extern volatile unsigned char CLC2GLS1 @ 0xF21;
"10045
[; ;pic16f1704.h: 10045: asm("CLC2GLS1 equ 0F21h");
[; <" CLC2GLS1 equ 0F21h ;# ">
[; ;pic16f1704.h: 10048: typedef union {
[; ;pic16f1704.h: 10049: struct {
[; ;pic16f1704.h: 10050: unsigned LC2G2D1N :1;
[; ;pic16f1704.h: 10051: unsigned LC2G2D1T :1;
[; ;pic16f1704.h: 10052: unsigned LC2G2D2N :1;
[; ;pic16f1704.h: 10053: unsigned LC2G2D2T :1;
[; ;pic16f1704.h: 10054: unsigned LC2G2D3N :1;
[; ;pic16f1704.h: 10055: unsigned LC2G2D3T :1;
[; ;pic16f1704.h: 10056: unsigned LC2G2D4N :1;
[; ;pic16f1704.h: 10057: unsigned LC2G2D4T :1;
[; ;pic16f1704.h: 10058: };
[; ;pic16f1704.h: 10059: struct {
[; ;pic16f1704.h: 10060: unsigned D1N :1;
[; ;pic16f1704.h: 10061: unsigned D1T :1;
[; ;pic16f1704.h: 10062: unsigned D2N :1;
[; ;pic16f1704.h: 10063: unsigned D2T :1;
[; ;pic16f1704.h: 10064: unsigned D3N :1;
[; ;pic16f1704.h: 10065: unsigned D3T :1;
[; ;pic16f1704.h: 10066: unsigned D4N :1;
[; ;pic16f1704.h: 10067: unsigned D4T :1;
[; ;pic16f1704.h: 10068: };
[; ;pic16f1704.h: 10069: } CLC2GLS1bits_t;
[; ;pic16f1704.h: 10070: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF21;
[; ;pic16f1704.h: 10154: extern volatile unsigned char CLC2GLS2 @ 0xF22;
"10156
[; ;pic16f1704.h: 10156: asm("CLC2GLS2 equ 0F22h");
[; <" CLC2GLS2 equ 0F22h ;# ">
[; ;pic16f1704.h: 10159: typedef union {
[; ;pic16f1704.h: 10160: struct {
[; ;pic16f1704.h: 10161: unsigned LC2G3D1N :1;
[; ;pic16f1704.h: 10162: unsigned LC2G3D1T :1;
[; ;pic16f1704.h: 10163: unsigned LC2G3D2N :1;
[; ;pic16f1704.h: 10164: unsigned LC2G3D2T :1;
[; ;pic16f1704.h: 10165: unsigned LC2G3D3N :1;
[; ;pic16f1704.h: 10166: unsigned LC2G3D3T :1;
[; ;pic16f1704.h: 10167: unsigned LC2G3D4N :1;
[; ;pic16f1704.h: 10168: unsigned LC2G3D4T :1;
[; ;pic16f1704.h: 10169: };
[; ;pic16f1704.h: 10170: struct {
[; ;pic16f1704.h: 10171: unsigned D1N :1;
[; ;pic16f1704.h: 10172: unsigned D1T :1;
[; ;pic16f1704.h: 10173: unsigned D2N :1;
[; ;pic16f1704.h: 10174: unsigned D2T :1;
[; ;pic16f1704.h: 10175: unsigned D3N :1;
[; ;pic16f1704.h: 10176: unsigned D3T :1;
[; ;pic16f1704.h: 10177: unsigned D4N :1;
[; ;pic16f1704.h: 10178: unsigned D4T :1;
[; ;pic16f1704.h: 10179: };
[; ;pic16f1704.h: 10180: } CLC2GLS2bits_t;
[; ;pic16f1704.h: 10181: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF22;
[; ;pic16f1704.h: 10265: extern volatile unsigned char CLC2GLS3 @ 0xF23;
"10267
[; ;pic16f1704.h: 10267: asm("CLC2GLS3 equ 0F23h");
[; <" CLC2GLS3 equ 0F23h ;# ">
[; ;pic16f1704.h: 10270: typedef union {
[; ;pic16f1704.h: 10271: struct {
[; ;pic16f1704.h: 10272: unsigned LC2G4D1N :1;
[; ;pic16f1704.h: 10273: unsigned LC2G4D1T :1;
[; ;pic16f1704.h: 10274: unsigned LC2G4D2N :1;
[; ;pic16f1704.h: 10275: unsigned LC2G4D2T :1;
[; ;pic16f1704.h: 10276: unsigned LC2G4D3N :1;
[; ;pic16f1704.h: 10277: unsigned LC2G4D3T :1;
[; ;pic16f1704.h: 10278: unsigned LC2G4D4N :1;
[; ;pic16f1704.h: 10279: unsigned LC2G4D4T :1;
[; ;pic16f1704.h: 10280: };
[; ;pic16f1704.h: 10281: struct {
[; ;pic16f1704.h: 10282: unsigned G4D1N :1;
[; ;pic16f1704.h: 10283: unsigned G4D1T :1;
[; ;pic16f1704.h: 10284: unsigned G4D2N :1;
[; ;pic16f1704.h: 10285: unsigned G4D2T :1;
[; ;pic16f1704.h: 10286: unsigned G4D3N :1;
[; ;pic16f1704.h: 10287: unsigned G4D3T :1;
[; ;pic16f1704.h: 10288: unsigned G4D4N :1;
[; ;pic16f1704.h: 10289: unsigned G4D4T :1;
[; ;pic16f1704.h: 10290: };
[; ;pic16f1704.h: 10291: } CLC2GLS3bits_t;
[; ;pic16f1704.h: 10292: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF23;
[; ;pic16f1704.h: 10376: extern volatile unsigned char CLC3CON @ 0xF24;
"10378
[; ;pic16f1704.h: 10378: asm("CLC3CON equ 0F24h");
[; <" CLC3CON equ 0F24h ;# ">
[; ;pic16f1704.h: 10381: typedef union {
[; ;pic16f1704.h: 10382: struct {
[; ;pic16f1704.h: 10383: unsigned LC3MODE :3;
[; ;pic16f1704.h: 10384: unsigned LC3INTN :1;
[; ;pic16f1704.h: 10385: unsigned LC3INTP :1;
[; ;pic16f1704.h: 10386: unsigned LC3OUT :1;
[; ;pic16f1704.h: 10387: unsigned :1;
[; ;pic16f1704.h: 10388: unsigned LC3EN :1;
[; ;pic16f1704.h: 10389: };
[; ;pic16f1704.h: 10390: struct {
[; ;pic16f1704.h: 10391: unsigned LC3MODE0 :1;
[; ;pic16f1704.h: 10392: unsigned LC3MODE1 :1;
[; ;pic16f1704.h: 10393: unsigned LC3MODE2 :1;
[; ;pic16f1704.h: 10394: };
[; ;pic16f1704.h: 10395: struct {
[; ;pic16f1704.h: 10396: unsigned MODE :3;
[; ;pic16f1704.h: 10397: unsigned INTN :1;
[; ;pic16f1704.h: 10398: unsigned INTP :1;
[; ;pic16f1704.h: 10399: unsigned OUT :1;
[; ;pic16f1704.h: 10400: unsigned :1;
[; ;pic16f1704.h: 10401: unsigned EN :1;
[; ;pic16f1704.h: 10402: };
[; ;pic16f1704.h: 10403: struct {
[; ;pic16f1704.h: 10404: unsigned MODE0 :1;
[; ;pic16f1704.h: 10405: unsigned MODE1 :1;
[; ;pic16f1704.h: 10406: unsigned MODE2 :1;
[; ;pic16f1704.h: 10407: };
[; ;pic16f1704.h: 10408: } CLC3CONbits_t;
[; ;pic16f1704.h: 10409: extern volatile CLC3CONbits_t CLC3CONbits @ 0xF24;
[; ;pic16f1704.h: 10493: extern volatile unsigned char CLC3POL @ 0xF25;
"10495
[; ;pic16f1704.h: 10495: asm("CLC3POL equ 0F25h");
[; <" CLC3POL equ 0F25h ;# ">
[; ;pic16f1704.h: 10498: typedef union {
[; ;pic16f1704.h: 10499: struct {
[; ;pic16f1704.h: 10500: unsigned LC3G1POL :1;
[; ;pic16f1704.h: 10501: unsigned LC3G2POL :1;
[; ;pic16f1704.h: 10502: unsigned LC3G3POL :1;
[; ;pic16f1704.h: 10503: unsigned LC3G4POL :1;
[; ;pic16f1704.h: 10504: unsigned :3;
[; ;pic16f1704.h: 10505: unsigned LC3POL :1;
[; ;pic16f1704.h: 10506: };
[; ;pic16f1704.h: 10507: struct {
[; ;pic16f1704.h: 10508: unsigned G1POL :1;
[; ;pic16f1704.h: 10509: unsigned G2POL :1;
[; ;pic16f1704.h: 10510: unsigned G3POL :1;
[; ;pic16f1704.h: 10511: unsigned G4POL :1;
[; ;pic16f1704.h: 10512: unsigned :3;
[; ;pic16f1704.h: 10513: unsigned POL :1;
[; ;pic16f1704.h: 10514: };
[; ;pic16f1704.h: 10515: } CLC3POLbits_t;
[; ;pic16f1704.h: 10516: extern volatile CLC3POLbits_t CLC3POLbits @ 0xF25;
[; ;pic16f1704.h: 10570: extern volatile unsigned char CLC3SEL0 @ 0xF26;
"10572
[; ;pic16f1704.h: 10572: asm("CLC3SEL0 equ 0F26h");
[; <" CLC3SEL0 equ 0F26h ;# ">
[; ;pic16f1704.h: 10575: typedef union {
[; ;pic16f1704.h: 10576: struct {
[; ;pic16f1704.h: 10577: unsigned LC3D1S0 :1;
[; ;pic16f1704.h: 10578: unsigned LC3D1S1 :1;
[; ;pic16f1704.h: 10579: unsigned LC3D1S2 :1;
[; ;pic16f1704.h: 10580: unsigned LC3D1S3 :1;
[; ;pic16f1704.h: 10581: unsigned LC3D1S4 :1;
[; ;pic16f1704.h: 10582: };
[; ;pic16f1704.h: 10583: struct {
[; ;pic16f1704.h: 10584: unsigned LC3D1S :8;
[; ;pic16f1704.h: 10585: };
[; ;pic16f1704.h: 10586: struct {
[; ;pic16f1704.h: 10587: unsigned D1S :8;
[; ;pic16f1704.h: 10588: };
[; ;pic16f1704.h: 10589: struct {
[; ;pic16f1704.h: 10590: unsigned D1S0 :1;
[; ;pic16f1704.h: 10591: unsigned D1S1 :1;
[; ;pic16f1704.h: 10592: unsigned D1S2 :1;
[; ;pic16f1704.h: 10593: unsigned D1S3 :1;
[; ;pic16f1704.h: 10594: unsigned D1S4 :1;
[; ;pic16f1704.h: 10595: };
[; ;pic16f1704.h: 10596: } CLC3SEL0bits_t;
[; ;pic16f1704.h: 10597: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xF26;
[; ;pic16f1704.h: 10661: extern volatile unsigned char CLC3SEL1 @ 0xF27;
"10663
[; ;pic16f1704.h: 10663: asm("CLC3SEL1 equ 0F27h");
[; <" CLC3SEL1 equ 0F27h ;# ">
[; ;pic16f1704.h: 10666: typedef union {
[; ;pic16f1704.h: 10667: struct {
[; ;pic16f1704.h: 10668: unsigned LC3D2S0 :1;
[; ;pic16f1704.h: 10669: unsigned LC3D2S1 :1;
[; ;pic16f1704.h: 10670: unsigned LC3D2S2 :1;
[; ;pic16f1704.h: 10671: unsigned LC3D2S3 :1;
[; ;pic16f1704.h: 10672: unsigned LC3D2S4 :1;
[; ;pic16f1704.h: 10673: };
[; ;pic16f1704.h: 10674: struct {
[; ;pic16f1704.h: 10675: unsigned LC3D2S :8;
[; ;pic16f1704.h: 10676: };
[; ;pic16f1704.h: 10677: struct {
[; ;pic16f1704.h: 10678: unsigned D2S :8;
[; ;pic16f1704.h: 10679: };
[; ;pic16f1704.h: 10680: struct {
[; ;pic16f1704.h: 10681: unsigned D2S0 :1;
[; ;pic16f1704.h: 10682: unsigned D2S1 :1;
[; ;pic16f1704.h: 10683: unsigned D2S2 :1;
[; ;pic16f1704.h: 10684: unsigned D2S3 :1;
[; ;pic16f1704.h: 10685: unsigned D2S4 :1;
[; ;pic16f1704.h: 10686: };
[; ;pic16f1704.h: 10687: } CLC3SEL1bits_t;
[; ;pic16f1704.h: 10688: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xF27;
[; ;pic16f1704.h: 10752: extern volatile unsigned char CLC3SEL2 @ 0xF28;
"10754
[; ;pic16f1704.h: 10754: asm("CLC3SEL2 equ 0F28h");
[; <" CLC3SEL2 equ 0F28h ;# ">
[; ;pic16f1704.h: 10757: typedef union {
[; ;pic16f1704.h: 10758: struct {
[; ;pic16f1704.h: 10759: unsigned LC3D3S0 :1;
[; ;pic16f1704.h: 10760: unsigned LC3D3S1 :1;
[; ;pic16f1704.h: 10761: unsigned LC3D3S2 :1;
[; ;pic16f1704.h: 10762: unsigned LC3D3S3 :1;
[; ;pic16f1704.h: 10763: unsigned LC3D3S4 :1;
[; ;pic16f1704.h: 10764: };
[; ;pic16f1704.h: 10765: struct {
[; ;pic16f1704.h: 10766: unsigned LC3D3S :8;
[; ;pic16f1704.h: 10767: };
[; ;pic16f1704.h: 10768: struct {
[; ;pic16f1704.h: 10769: unsigned D3S :8;
[; ;pic16f1704.h: 10770: };
[; ;pic16f1704.h: 10771: struct {
[; ;pic16f1704.h: 10772: unsigned D3S0 :1;
[; ;pic16f1704.h: 10773: unsigned D3S1 :1;
[; ;pic16f1704.h: 10774: unsigned D3S2 :1;
[; ;pic16f1704.h: 10775: unsigned D3S3 :1;
[; ;pic16f1704.h: 10776: unsigned D3S4 :1;
[; ;pic16f1704.h: 10777: };
[; ;pic16f1704.h: 10778: } CLC3SEL2bits_t;
[; ;pic16f1704.h: 10779: extern volatile CLC3SEL2bits_t CLC3SEL2bits @ 0xF28;
[; ;pic16f1704.h: 10843: extern volatile unsigned char CLC3SEL3 @ 0xF29;
"10845
[; ;pic16f1704.h: 10845: asm("CLC3SEL3 equ 0F29h");
[; <" CLC3SEL3 equ 0F29h ;# ">
[; ;pic16f1704.h: 10848: typedef union {
[; ;pic16f1704.h: 10849: struct {
[; ;pic16f1704.h: 10850: unsigned LC3D4S0 :1;
[; ;pic16f1704.h: 10851: unsigned LC3D4S1 :1;
[; ;pic16f1704.h: 10852: unsigned LC3D4S2 :1;
[; ;pic16f1704.h: 10853: unsigned LC3D4S3 :1;
[; ;pic16f1704.h: 10854: unsigned LC3D4S4 :1;
[; ;pic16f1704.h: 10855: };
[; ;pic16f1704.h: 10856: struct {
[; ;pic16f1704.h: 10857: unsigned LC3D4S :8;
[; ;pic16f1704.h: 10858: };
[; ;pic16f1704.h: 10859: struct {
[; ;pic16f1704.h: 10860: unsigned D4S :8;
[; ;pic16f1704.h: 10861: };
[; ;pic16f1704.h: 10862: struct {
[; ;pic16f1704.h: 10863: unsigned D4S0 :1;
[; ;pic16f1704.h: 10864: unsigned D4S1 :1;
[; ;pic16f1704.h: 10865: unsigned D4S2 :1;
[; ;pic16f1704.h: 10866: unsigned D4S3 :1;
[; ;pic16f1704.h: 10867: unsigned D4S4 :1;
[; ;pic16f1704.h: 10868: };
[; ;pic16f1704.h: 10869: } CLC3SEL3bits_t;
[; ;pic16f1704.h: 10870: extern volatile CLC3SEL3bits_t CLC3SEL3bits @ 0xF29;
[; ;pic16f1704.h: 10934: extern volatile unsigned char CLC3GLS0 @ 0xF2A;
"10936
[; ;pic16f1704.h: 10936: asm("CLC3GLS0 equ 0F2Ah");
[; <" CLC3GLS0 equ 0F2Ah ;# ">
[; ;pic16f1704.h: 10939: typedef union {
[; ;pic16f1704.h: 10940: struct {
[; ;pic16f1704.h: 10941: unsigned LC3G1D1N :1;
[; ;pic16f1704.h: 10942: unsigned LC3G1D1T :1;
[; ;pic16f1704.h: 10943: unsigned LC3G1D2N :1;
[; ;pic16f1704.h: 10944: unsigned LC3G1D2T :1;
[; ;pic16f1704.h: 10945: unsigned LC3G1D3N :1;
[; ;pic16f1704.h: 10946: unsigned LC3G1D3T :1;
[; ;pic16f1704.h: 10947: unsigned LC3G1D4N :1;
[; ;pic16f1704.h: 10948: unsigned LC3G1D4T :1;
[; ;pic16f1704.h: 10949: };
[; ;pic16f1704.h: 10950: struct {
[; ;pic16f1704.h: 10951: unsigned D1N :1;
[; ;pic16f1704.h: 10952: unsigned D1T :1;
[; ;pic16f1704.h: 10953: unsigned D2N :1;
[; ;pic16f1704.h: 10954: unsigned D2T :1;
[; ;pic16f1704.h: 10955: unsigned D3N :1;
[; ;pic16f1704.h: 10956: unsigned D3T :1;
[; ;pic16f1704.h: 10957: unsigned D4N :1;
[; ;pic16f1704.h: 10958: unsigned D4T :1;
[; ;pic16f1704.h: 10959: };
[; ;pic16f1704.h: 10960: } CLC3GLS0bits_t;
[; ;pic16f1704.h: 10961: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xF2A;
[; ;pic16f1704.h: 11045: extern volatile unsigned char CLC3GLS1 @ 0xF2B;
"11047
[; ;pic16f1704.h: 11047: asm("CLC3GLS1 equ 0F2Bh");
[; <" CLC3GLS1 equ 0F2Bh ;# ">
[; ;pic16f1704.h: 11050: typedef union {
[; ;pic16f1704.h: 11051: struct {
[; ;pic16f1704.h: 11052: unsigned LC3G2D1N :1;
[; ;pic16f1704.h: 11053: unsigned LC3G2D1T :1;
[; ;pic16f1704.h: 11054: unsigned LC3G2D2N :1;
[; ;pic16f1704.h: 11055: unsigned LC3G2D2T :1;
[; ;pic16f1704.h: 11056: unsigned LC3G2D3N :1;
[; ;pic16f1704.h: 11057: unsigned LC3G2D3T :1;
[; ;pic16f1704.h: 11058: unsigned LC3G2D4N :1;
[; ;pic16f1704.h: 11059: unsigned LC3G2D4T :1;
[; ;pic16f1704.h: 11060: };
[; ;pic16f1704.h: 11061: struct {
[; ;pic16f1704.h: 11062: unsigned D1N :1;
[; ;pic16f1704.h: 11063: unsigned D1T :1;
[; ;pic16f1704.h: 11064: unsigned D2N :1;
[; ;pic16f1704.h: 11065: unsigned D2T :1;
[; ;pic16f1704.h: 11066: unsigned D3N :1;
[; ;pic16f1704.h: 11067: unsigned D3T :1;
[; ;pic16f1704.h: 11068: unsigned D4N :1;
[; ;pic16f1704.h: 11069: unsigned D4T :1;
[; ;pic16f1704.h: 11070: };
[; ;pic16f1704.h: 11071: } CLC3GLS1bits_t;
[; ;pic16f1704.h: 11072: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xF2B;
[; ;pic16f1704.h: 11156: extern volatile unsigned char CLC3GLS2 @ 0xF2C;
"11158
[; ;pic16f1704.h: 11158: asm("CLC3GLS2 equ 0F2Ch");
[; <" CLC3GLS2 equ 0F2Ch ;# ">
[; ;pic16f1704.h: 11161: typedef union {
[; ;pic16f1704.h: 11162: struct {
[; ;pic16f1704.h: 11163: unsigned LC3G3D1N :1;
[; ;pic16f1704.h: 11164: unsigned LC3G3D1T :1;
[; ;pic16f1704.h: 11165: unsigned LC3G3D2N :1;
[; ;pic16f1704.h: 11166: unsigned LC3G3D2T :1;
[; ;pic16f1704.h: 11167: unsigned LC3G3D3N :1;
[; ;pic16f1704.h: 11168: unsigned LC3G3D3T :1;
[; ;pic16f1704.h: 11169: unsigned LC3G3D4N :1;
[; ;pic16f1704.h: 11170: unsigned LC3G3D4T :1;
[; ;pic16f1704.h: 11171: };
[; ;pic16f1704.h: 11172: struct {
[; ;pic16f1704.h: 11173: unsigned D1N :1;
[; ;pic16f1704.h: 11174: unsigned D1T :1;
[; ;pic16f1704.h: 11175: unsigned D2N :1;
[; ;pic16f1704.h: 11176: unsigned D2T :1;
[; ;pic16f1704.h: 11177: unsigned D3N :1;
[; ;pic16f1704.h: 11178: unsigned D3T :1;
[; ;pic16f1704.h: 11179: unsigned D4N :1;
[; ;pic16f1704.h: 11180: unsigned D4T :1;
[; ;pic16f1704.h: 11181: };
[; ;pic16f1704.h: 11182: } CLC3GLS2bits_t;
[; ;pic16f1704.h: 11183: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xF2C;
[; ;pic16f1704.h: 11267: extern volatile unsigned char CLC3GLS3 @ 0xF2D;
"11269
[; ;pic16f1704.h: 11269: asm("CLC3GLS3 equ 0F2Dh");
[; <" CLC3GLS3 equ 0F2Dh ;# ">
[; ;pic16f1704.h: 11272: typedef union {
[; ;pic16f1704.h: 11273: struct {
[; ;pic16f1704.h: 11274: unsigned LC3G4D1N :1;
[; ;pic16f1704.h: 11275: unsigned LC3G4D1T :1;
[; ;pic16f1704.h: 11276: unsigned LC3G4D2N :1;
[; ;pic16f1704.h: 11277: unsigned LC3G4D2T :1;
[; ;pic16f1704.h: 11278: unsigned LC3G4D3N :1;
[; ;pic16f1704.h: 11279: unsigned LC3G4D3T :1;
[; ;pic16f1704.h: 11280: unsigned LC3G4D4N :1;
[; ;pic16f1704.h: 11281: unsigned LC3G4D4T :1;
[; ;pic16f1704.h: 11282: };
[; ;pic16f1704.h: 11283: struct {
[; ;pic16f1704.h: 11284: unsigned G4D1N :1;
[; ;pic16f1704.h: 11285: unsigned G4D1T :1;
[; ;pic16f1704.h: 11286: unsigned G4D2N :1;
[; ;pic16f1704.h: 11287: unsigned G4D2T :1;
[; ;pic16f1704.h: 11288: unsigned G4D3N :1;
[; ;pic16f1704.h: 11289: unsigned G4D3T :1;
[; ;pic16f1704.h: 11290: unsigned G4D4N :1;
[; ;pic16f1704.h: 11291: unsigned G4D4T :1;
[; ;pic16f1704.h: 11292: };
[; ;pic16f1704.h: 11293: } CLC3GLS3bits_t;
[; ;pic16f1704.h: 11294: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xF2D;
[; ;pic16f1704.h: 11378: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"11380
[; ;pic16f1704.h: 11380: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1704.h: 11383: typedef union {
[; ;pic16f1704.h: 11384: struct {
[; ;pic16f1704.h: 11385: unsigned C_SHAD :1;
[; ;pic16f1704.h: 11386: unsigned DC_SHAD :1;
[; ;pic16f1704.h: 11387: unsigned Z_SHAD :1;
[; ;pic16f1704.h: 11388: };
[; ;pic16f1704.h: 11389: } STATUS_SHADbits_t;
[; ;pic16f1704.h: 11390: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1704.h: 11409: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"11411
[; ;pic16f1704.h: 11411: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1704.h: 11414: typedef union {
[; ;pic16f1704.h: 11415: struct {
[; ;pic16f1704.h: 11416: unsigned WREG_SHAD :8;
[; ;pic16f1704.h: 11417: };
[; ;pic16f1704.h: 11418: } WREG_SHADbits_t;
[; ;pic16f1704.h: 11419: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1704.h: 11428: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"11430
[; ;pic16f1704.h: 11430: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1704.h: 11433: typedef union {
[; ;pic16f1704.h: 11434: struct {
[; ;pic16f1704.h: 11435: unsigned BSR_SHAD :5;
[; ;pic16f1704.h: 11436: };
[; ;pic16f1704.h: 11437: } BSR_SHADbits_t;
[; ;pic16f1704.h: 11438: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1704.h: 11447: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"11449
[; ;pic16f1704.h: 11449: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1704.h: 11452: typedef union {
[; ;pic16f1704.h: 11453: struct {
[; ;pic16f1704.h: 11454: unsigned PCLATH_SHAD :7;
[; ;pic16f1704.h: 11455: };
[; ;pic16f1704.h: 11456: } PCLATH_SHADbits_t;
[; ;pic16f1704.h: 11457: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1704.h: 11466: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"11468
[; ;pic16f1704.h: 11468: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1704.h: 11471: typedef union {
[; ;pic16f1704.h: 11472: struct {
[; ;pic16f1704.h: 11473: unsigned FSR0L_SHAD :8;
[; ;pic16f1704.h: 11474: };
[; ;pic16f1704.h: 11475: } FSR0L_SHADbits_t;
[; ;pic16f1704.h: 11476: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1704.h: 11485: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"11487
[; ;pic16f1704.h: 11487: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1704.h: 11490: typedef union {
[; ;pic16f1704.h: 11491: struct {
[; ;pic16f1704.h: 11492: unsigned FSR0H_SHAD :8;
[; ;pic16f1704.h: 11493: };
[; ;pic16f1704.h: 11494: } FSR0H_SHADbits_t;
[; ;pic16f1704.h: 11495: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1704.h: 11504: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"11506
[; ;pic16f1704.h: 11506: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1704.h: 11509: typedef union {
[; ;pic16f1704.h: 11510: struct {
[; ;pic16f1704.h: 11511: unsigned FSR1L_SHAD :8;
[; ;pic16f1704.h: 11512: };
[; ;pic16f1704.h: 11513: } FSR1L_SHADbits_t;
[; ;pic16f1704.h: 11514: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1704.h: 11523: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"11525
[; ;pic16f1704.h: 11525: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1704.h: 11528: typedef union {
[; ;pic16f1704.h: 11529: struct {
[; ;pic16f1704.h: 11530: unsigned FSR1H_SHAD :8;
[; ;pic16f1704.h: 11531: };
[; ;pic16f1704.h: 11532: } FSR1H_SHADbits_t;
[; ;pic16f1704.h: 11533: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1704.h: 11542: extern volatile unsigned char STKPTR @ 0xFED;
"11544
[; ;pic16f1704.h: 11544: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1704.h: 11547: typedef union {
[; ;pic16f1704.h: 11548: struct {
[; ;pic16f1704.h: 11549: unsigned STKPTR :5;
[; ;pic16f1704.h: 11550: };
[; ;pic16f1704.h: 11551: } STKPTRbits_t;
[; ;pic16f1704.h: 11552: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1704.h: 11561: extern volatile unsigned char TOSL @ 0xFEE;
"11563
[; ;pic16f1704.h: 11563: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1704.h: 11566: typedef union {
[; ;pic16f1704.h: 11567: struct {
[; ;pic16f1704.h: 11568: unsigned TOSL :8;
[; ;pic16f1704.h: 11569: };
[; ;pic16f1704.h: 11570: } TOSLbits_t;
[; ;pic16f1704.h: 11571: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1704.h: 11580: extern volatile unsigned char TOSH @ 0xFEF;
"11582
[; ;pic16f1704.h: 11582: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1704.h: 11585: typedef union {
[; ;pic16f1704.h: 11586: struct {
[; ;pic16f1704.h: 11587: unsigned TOSH :7;
[; ;pic16f1704.h: 11588: };
[; ;pic16f1704.h: 11589: } TOSHbits_t;
[; ;pic16f1704.h: 11590: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1704.h: 11605: extern volatile __bit ABDEN @ (((unsigned) &BAUD1CON)*8) + 0;
[; ;pic16f1704.h: 11607: extern volatile __bit ABDOVF @ (((unsigned) &BAUD1CON)*8) + 7;
[; ;pic16f1704.h: 11609: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1704.h: 11611: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1704.h: 11613: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1704.h: 11615: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1704.h: 11617: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1704.h: 11619: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1704.h: 11621: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1704.h: 11623: extern volatile __bit ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f1704.h: 11625: extern volatile __bit ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f1704.h: 11627: extern volatile __bit ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f1704.h: 11629: extern volatile __bit ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f1704.h: 11631: extern volatile __bit ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f1704.h: 11633: extern volatile __bit ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f1704.h: 11635: extern volatile __bit ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f1704.h: 11637: extern volatile __bit ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f1704.h: 11639: extern volatile __bit ADDEN @ (((unsigned) &RC1STA)*8) + 3;
[; ;pic16f1704.h: 11641: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1704.h: 11643: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1704.h: 11645: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1704.h: 11647: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1704.h: 11649: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1704.h: 11651: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1704.h: 11653: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f1704.h: 11655: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1704.h: 11657: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1704.h: 11659: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1704.h: 11661: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1704.h: 11663: extern volatile __bit ANS5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic16f1704.h: 11665: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1704.h: 11667: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1704.h: 11669: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1704.h: 11671: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1704.h: 11673: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1704.h: 11675: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1704.h: 11677: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1704.h: 11679: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1704.h: 11681: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic16f1704.h: 11683: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic16f1704.h: 11685: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1704.h: 11687: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1704.h: 11689: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1704.h: 11691: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1704.h: 11693: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1704.h: 11695: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1704.h: 11697: extern volatile __bit BRG16 @ (((unsigned) &BAUD1CON)*8) + 3;
[; ;pic16f1704.h: 11699: extern volatile __bit BRGH @ (((unsigned) &TX1STA)*8) + 2;
[; ;pic16f1704.h: 11701: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1704.h: 11703: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1704.h: 11705: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1704.h: 11707: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1704.h: 11709: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1704.h: 11711: extern volatile __bit BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f1704.h: 11713: extern volatile __bit BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f1704.h: 11715: extern volatile __bit BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f1704.h: 11717: extern volatile __bit BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f1704.h: 11719: extern volatile __bit BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f1704.h: 11721: extern volatile __bit BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f1704.h: 11723: extern volatile __bit BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f1704.h: 11725: extern volatile __bit BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f1704.h: 11727: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1704.h: 11729: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1704.h: 11731: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1704.h: 11733: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1704.h: 11735: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1704.h: 11737: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1704.h: 11739: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1704.h: 11741: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f1704.h: 11743: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1704.h: 11745: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1704.h: 11747: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 3;
[; ;pic16f1704.h: 11749: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1704.h: 11751: extern volatile __bit C1PCH2 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1704.h: 11753: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1704.h: 11755: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1704.h: 11757: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1704.h: 11759: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic16f1704.h: 11761: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic16f1704.h: 11763: extern volatile __bit C1ZLF @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic16f1704.h: 11765: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1704.h: 11767: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1704.h: 11769: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1704.h: 11771: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1704.h: 11773: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1704.h: 11775: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1704.h: 11777: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1704.h: 11779: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f1704.h: 11781: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1704.h: 11783: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1704.h: 11785: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic16f1704.h: 11787: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1704.h: 11789: extern volatile __bit C2PCH2 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1704.h: 11791: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1704.h: 11793: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1704.h: 11795: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1704.h: 11797: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic16f1704.h: 11799: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic16f1704.h: 11801: extern volatile __bit C2ZLF @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic16f1704.h: 11803: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1704.h: 11805: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1704.h: 11807: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1704.h: 11809: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1704.h: 11811: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1704.h: 11813: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1704.h: 11815: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1704.h: 11817: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1704.h: 11819: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1704.h: 11821: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1704.h: 11823: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1704.h: 11825: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1704.h: 11827: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1704.h: 11829: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1704.h: 11831: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1704.h: 11833: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1704.h: 11835: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1704.h: 11837: extern volatile __bit CCPIE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1704.h: 11839: extern volatile __bit CCPIF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1704.h: 11841: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1704.h: 11843: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1704.h: 11845: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1704.h: 11847: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1704.h: 11849: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1704.h: 11851: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1704.h: 11853: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1704.h: 11855: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1704.h: 11857: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1704.h: 11859: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f1704.h: 11861: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1704.h: 11863: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1704.h: 11865: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1704.h: 11867: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1704.h: 11869: extern volatile __bit CLC3IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16f1704.h: 11871: extern volatile __bit CLC3IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16f1704.h: 11873: extern volatile __bit COGIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1704.h: 11875: extern volatile __bit COGIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1704.h: 11877: extern volatile __bit CREN @ (((unsigned) &RC1STA)*8) + 4;
[; ;pic16f1704.h: 11879: extern volatile __bit CSRC @ (((unsigned) &TX1STA)*8) + 7;
[; ;pic16f1704.h: 11881: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1704.h: 11883: extern volatile __bit DAC1EN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16f1704.h: 11885: extern volatile __bit DAC1NSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16f1704.h: 11887: extern volatile __bit DAC1OE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16f1704.h: 11889: extern volatile __bit DAC1OE2 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16f1704.h: 11891: extern volatile __bit DAC1PSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16f1704.h: 11893: extern volatile __bit DAC1PSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16f1704.h: 11895: extern volatile __bit DAC1R0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16f1704.h: 11897: extern volatile __bit DAC1R1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16f1704.h: 11899: extern volatile __bit DAC1R2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16f1704.h: 11901: extern volatile __bit DAC1R3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16f1704.h: 11903: extern volatile __bit DAC1R4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16f1704.h: 11905: extern volatile __bit DAC1R5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16f1704.h: 11907: extern volatile __bit DAC1R6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16f1704.h: 11909: extern volatile __bit DAC1R7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16f1704.h: 11911: extern volatile __bit DACEN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16f1704.h: 11913: extern volatile __bit DACNSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16f1704.h: 11915: extern volatile __bit DACOE0 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16f1704.h: 11917: extern volatile __bit DACOE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16f1704.h: 11919: extern volatile __bit DACPSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16f1704.h: 11921: extern volatile __bit DACPSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16f1704.h: 11923: extern volatile __bit DACR0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16f1704.h: 11925: extern volatile __bit DACR1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16f1704.h: 11927: extern volatile __bit DACR2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16f1704.h: 11929: extern volatile __bit DACR3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16f1704.h: 11931: extern volatile __bit DACR4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16f1704.h: 11933: extern volatile __bit DACR5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16f1704.h: 11935: extern volatile __bit DACR6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16f1704.h: 11937: extern volatile __bit DACR7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16f1704.h: 11939: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1704.h: 11941: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1704.h: 11943: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1704.h: 11945: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1704.h: 11947: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1704.h: 11949: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1704.h: 11951: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1704.h: 11953: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1704.h: 11955: extern volatile __bit FERR @ (((unsigned) &RC1STA)*8) + 2;
[; ;pic16f1704.h: 11957: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1704.h: 11959: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1704.h: 11961: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1704.h: 11963: extern volatile __bit G1ARSEN @ (((unsigned) &COG1ASD0)*8) + 6;
[; ;pic16f1704.h: 11965: extern volatile __bit G1AS0E @ (((unsigned) &COG1ASD1)*8) + 0;
[; ;pic16f1704.h: 11967: extern volatile __bit G1AS1E @ (((unsigned) &COG1ASD1)*8) + 1;
[; ;pic16f1704.h: 11969: extern volatile __bit G1AS2E @ (((unsigned) &COG1ASD1)*8) + 2;
[; ;pic16f1704.h: 11971: extern volatile __bit G1AS3E @ (((unsigned) &COG1ASD1)*8) + 3;
[; ;pic16f1704.h: 11973: extern volatile __bit G1ASDAC0 @ (((unsigned) &COG1ASD0)*8) + 2;
[; ;pic16f1704.h: 11975: extern volatile __bit G1ASDAC1 @ (((unsigned) &COG1ASD0)*8) + 3;
[; ;pic16f1704.h: 11977: extern volatile __bit G1ASDBD0 @ (((unsigned) &COG1ASD0)*8) + 4;
[; ;pic16f1704.h: 11979: extern volatile __bit G1ASDBD1 @ (((unsigned) &COG1ASD0)*8) + 5;
[; ;pic16f1704.h: 11981: extern volatile __bit G1ASE @ (((unsigned) &COG1ASD0)*8) + 7;
[; ;pic16f1704.h: 11983: extern volatile __bit G1BLKF0 @ (((unsigned) &COG1BLKF)*8) + 0;
[; ;pic16f1704.h: 11985: extern volatile __bit G1BLKF1 @ (((unsigned) &COG1BLKF)*8) + 1;
[; ;pic16f1704.h: 11987: extern volatile __bit G1BLKF2 @ (((unsigned) &COG1BLKF)*8) + 2;
[; ;pic16f1704.h: 11989: extern volatile __bit G1BLKF3 @ (((unsigned) &COG1BLKF)*8) + 3;
[; ;pic16f1704.h: 11991: extern volatile __bit G1BLKF4 @ (((unsigned) &COG1BLKF)*8) + 4;
[; ;pic16f1704.h: 11993: extern volatile __bit G1BLKF5 @ (((unsigned) &COG1BLKF)*8) + 5;
[; ;pic16f1704.h: 11995: extern volatile __bit G1BLKR0 @ (((unsigned) &COG1BLKR)*8) + 0;
[; ;pic16f1704.h: 11997: extern volatile __bit G1BLKR1 @ (((unsigned) &COG1BLKR)*8) + 1;
[; ;pic16f1704.h: 11999: extern volatile __bit G1BLKR2 @ (((unsigned) &COG1BLKR)*8) + 2;
[; ;pic16f1704.h: 12001: extern volatile __bit G1BLKR3 @ (((unsigned) &COG1BLKR)*8) + 3;
[; ;pic16f1704.h: 12003: extern volatile __bit G1BLKR4 @ (((unsigned) &COG1BLKR)*8) + 4;
[; ;pic16f1704.h: 12005: extern volatile __bit G1BLKR5 @ (((unsigned) &COG1BLKR)*8) + 5;
[; ;pic16f1704.h: 12007: extern volatile __bit G1CS0 @ (((unsigned) &COG1CON0)*8) + 3;
[; ;pic16f1704.h: 12009: extern volatile __bit G1CS1 @ (((unsigned) &COG1CON0)*8) + 4;
[; ;pic16f1704.h: 12011: extern volatile __bit G1DBF0 @ (((unsigned) &COG1DBF)*8) + 0;
[; ;pic16f1704.h: 12013: extern volatile __bit G1DBF1 @ (((unsigned) &COG1DBF)*8) + 1;
[; ;pic16f1704.h: 12015: extern volatile __bit G1DBF2 @ (((unsigned) &COG1DBF)*8) + 2;
[; ;pic16f1704.h: 12017: extern volatile __bit G1DBF3 @ (((unsigned) &COG1DBF)*8) + 3;
[; ;pic16f1704.h: 12019: extern volatile __bit G1DBF4 @ (((unsigned) &COG1DBF)*8) + 4;
[; ;pic16f1704.h: 12021: extern volatile __bit G1DBF5 @ (((unsigned) &COG1DBF)*8) + 5;
[; ;pic16f1704.h: 12023: extern volatile __bit G1DBR0 @ (((unsigned) &COG1DBR)*8) + 0;
[; ;pic16f1704.h: 12025: extern volatile __bit G1DBR1 @ (((unsigned) &COG1DBR)*8) + 1;
[; ;pic16f1704.h: 12027: extern volatile __bit G1DBR2 @ (((unsigned) &COG1DBR)*8) + 2;
[; ;pic16f1704.h: 12029: extern volatile __bit G1DBR3 @ (((unsigned) &COG1DBR)*8) + 3;
[; ;pic16f1704.h: 12031: extern volatile __bit G1DBR4 @ (((unsigned) &COG1DBR)*8) + 4;
[; ;pic16f1704.h: 12033: extern volatile __bit G1DBR5 @ (((unsigned) &COG1DBR)*8) + 5;
[; ;pic16f1704.h: 12035: extern volatile __bit G1EN @ (((unsigned) &COG1CON0)*8) + 7;
[; ;pic16f1704.h: 12037: extern volatile __bit G1FDBS @ (((unsigned) &COG1CON1)*8) + 6;
[; ;pic16f1704.h: 12039: extern volatile __bit G1FIS0 @ (((unsigned) &COG1FIS)*8) + 0;
[; ;pic16f1704.h: 12041: extern volatile __bit G1FIS1 @ (((unsigned) &COG1FIS)*8) + 1;
[; ;pic16f1704.h: 12043: extern volatile __bit G1FIS2 @ (((unsigned) &COG1FIS)*8) + 2;
[; ;pic16f1704.h: 12045: extern volatile __bit G1FIS3 @ (((unsigned) &COG1FIS)*8) + 3;
[; ;pic16f1704.h: 12047: extern volatile __bit G1FIS4 @ (((unsigned) &COG1FIS)*8) + 4;
[; ;pic16f1704.h: 12049: extern volatile __bit G1FIS5 @ (((unsigned) &COG1FIS)*8) + 5;
[; ;pic16f1704.h: 12051: extern volatile __bit G1FIS6 @ (((unsigned) &COG1FIS)*8) + 6;
[; ;pic16f1704.h: 12053: extern volatile __bit G1FSIM0 @ (((unsigned) &COG1FSIM)*8) + 0;
[; ;pic16f1704.h: 12055: extern volatile __bit G1FSIM1 @ (((unsigned) &COG1FSIM)*8) + 1;
[; ;pic16f1704.h: 12057: extern volatile __bit G1FSIM2 @ (((unsigned) &COG1FSIM)*8) + 2;
[; ;pic16f1704.h: 12059: extern volatile __bit G1FSIM3 @ (((unsigned) &COG1FSIM)*8) + 3;
[; ;pic16f1704.h: 12061: extern volatile __bit G1FSIM4 @ (((unsigned) &COG1FSIM)*8) + 4;
[; ;pic16f1704.h: 12063: extern volatile __bit G1FSIM5 @ (((unsigned) &COG1FSIM)*8) + 5;
[; ;pic16f1704.h: 12065: extern volatile __bit G1FSIM6 @ (((unsigned) &COG1FSIM)*8) + 6;
[; ;pic16f1704.h: 12067: extern volatile __bit G1LD @ (((unsigned) &COG1CON0)*8) + 6;
[; ;pic16f1704.h: 12069: extern volatile __bit G1MD0 @ (((unsigned) &COG1CON0)*8) + 0;
[; ;pic16f1704.h: 12071: extern volatile __bit G1MD1 @ (((unsigned) &COG1CON0)*8) + 1;
[; ;pic16f1704.h: 12073: extern volatile __bit G1MD2 @ (((unsigned) &COG1CON0)*8) + 2;
[; ;pic16f1704.h: 12075: extern volatile __bit G1PHF0 @ (((unsigned) &COG1PHF)*8) + 0;
[; ;pic16f1704.h: 12077: extern volatile __bit G1PHF1 @ (((unsigned) &COG1PHF)*8) + 1;
[; ;pic16f1704.h: 12079: extern volatile __bit G1PHF2 @ (((unsigned) &COG1PHF)*8) + 2;
[; ;pic16f1704.h: 12081: extern volatile __bit G1PHF3 @ (((unsigned) &COG1PHF)*8) + 3;
[; ;pic16f1704.h: 12083: extern volatile __bit G1PHF4 @ (((unsigned) &COG1PHF)*8) + 4;
[; ;pic16f1704.h: 12085: extern volatile __bit G1PHF5 @ (((unsigned) &COG1PHF)*8) + 5;
[; ;pic16f1704.h: 12087: extern volatile __bit G1PHR0 @ (((unsigned) &COG1PHR)*8) + 0;
[; ;pic16f1704.h: 12089: extern volatile __bit G1PHR1 @ (((unsigned) &COG1PHR)*8) + 1;
[; ;pic16f1704.h: 12091: extern volatile __bit G1PHR2 @ (((unsigned) &COG1PHR)*8) + 2;
[; ;pic16f1704.h: 12093: extern volatile __bit G1PHR3 @ (((unsigned) &COG1PHR)*8) + 3;
[; ;pic16f1704.h: 12095: extern volatile __bit G1PHR4 @ (((unsigned) &COG1PHR)*8) + 4;
[; ;pic16f1704.h: 12097: extern volatile __bit G1PHR5 @ (((unsigned) &COG1PHR)*8) + 5;
[; ;pic16f1704.h: 12099: extern volatile __bit G1POLA @ (((unsigned) &COG1CON1)*8) + 0;
[; ;pic16f1704.h: 12101: extern volatile __bit G1POLB @ (((unsigned) &COG1CON1)*8) + 1;
[; ;pic16f1704.h: 12103: extern volatile __bit G1POLC @ (((unsigned) &COG1CON1)*8) + 2;
[; ;pic16f1704.h: 12105: extern volatile __bit G1POLD @ (((unsigned) &COG1CON1)*8) + 3;
[; ;pic16f1704.h: 12107: extern volatile __bit G1RDBS @ (((unsigned) &COG1CON1)*8) + 7;
[; ;pic16f1704.h: 12109: extern volatile __bit G1RIS0 @ (((unsigned) &COG1RIS)*8) + 0;
[; ;pic16f1704.h: 12111: extern volatile __bit G1RIS1 @ (((unsigned) &COG1RIS)*8) + 1;
[; ;pic16f1704.h: 12113: extern volatile __bit G1RIS2 @ (((unsigned) &COG1RIS)*8) + 2;
[; ;pic16f1704.h: 12115: extern volatile __bit G1RIS3 @ (((unsigned) &COG1RIS)*8) + 3;
[; ;pic16f1704.h: 12117: extern volatile __bit G1RIS4 @ (((unsigned) &COG1RIS)*8) + 4;
[; ;pic16f1704.h: 12119: extern volatile __bit G1RIS5 @ (((unsigned) &COG1RIS)*8) + 5;
[; ;pic16f1704.h: 12121: extern volatile __bit G1RIS6 @ (((unsigned) &COG1RIS)*8) + 6;
[; ;pic16f1704.h: 12123: extern volatile __bit G1RSIM0 @ (((unsigned) &COG1RSIM)*8) + 0;
[; ;pic16f1704.h: 12125: extern volatile __bit G1RSIM1 @ (((unsigned) &COG1RSIM)*8) + 1;
[; ;pic16f1704.h: 12127: extern volatile __bit G1RSIM2 @ (((unsigned) &COG1RSIM)*8) + 2;
[; ;pic16f1704.h: 12129: extern volatile __bit G1RSIM3 @ (((unsigned) &COG1RSIM)*8) + 3;
[; ;pic16f1704.h: 12131: extern volatile __bit G1RSIM4 @ (((unsigned) &COG1RSIM)*8) + 4;
[; ;pic16f1704.h: 12133: extern volatile __bit G1RSIM5 @ (((unsigned) &COG1RSIM)*8) + 5;
[; ;pic16f1704.h: 12135: extern volatile __bit G1RSIM6 @ (((unsigned) &COG1RSIM)*8) + 6;
[; ;pic16f1704.h: 12137: extern volatile __bit G1SDATA @ (((unsigned) &COG1STR)*8) + 4;
[; ;pic16f1704.h: 12139: extern volatile __bit G1SDATB @ (((unsigned) &COG1STR)*8) + 5;
[; ;pic16f1704.h: 12141: extern volatile __bit G1SDATC @ (((unsigned) &COG1STR)*8) + 6;
[; ;pic16f1704.h: 12143: extern volatile __bit G1SDATD @ (((unsigned) &COG1STR)*8) + 7;
[; ;pic16f1704.h: 12145: extern volatile __bit G1STRA @ (((unsigned) &COG1STR)*8) + 0;
[; ;pic16f1704.h: 12147: extern volatile __bit G1STRB @ (((unsigned) &COG1STR)*8) + 1;
[; ;pic16f1704.h: 12149: extern volatile __bit G1STRC @ (((unsigned) &COG1STR)*8) + 2;
[; ;pic16f1704.h: 12151: extern volatile __bit G1STRD @ (((unsigned) &COG1STR)*8) + 3;
[; ;pic16f1704.h: 12153: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1704.h: 12155: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1704.h: 12157: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1704.h: 12159: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1704.h: 12161: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1704.h: 12163: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1704.h: 12165: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1704.h: 12167: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16f1704.h: 12169: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16f1704.h: 12171: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16f1704.h: 12173: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16f1704.h: 12175: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16f1704.h: 12177: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16f1704.h: 12179: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16f1704.h: 12181: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16f1704.h: 12183: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16f1704.h: 12185: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16f1704.h: 12187: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16f1704.h: 12189: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16f1704.h: 12191: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1704.h: 12193: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1704.h: 12195: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1704.h: 12197: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1704.h: 12199: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1704.h: 12201: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1704.h: 12203: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1704.h: 12205: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1704.h: 12207: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1704.h: 12209: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1704.h: 12211: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1704.h: 12213: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1704.h: 12215: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1704.h: 12217: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1704.h: 12219: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1704.h: 12221: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1704.h: 12223: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1704.h: 12225: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1704.h: 12227: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1704.h: 12229: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1704.h: 12231: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1704.h: 12233: extern volatile __bit IOCCF0 @ (((unsigned) &IOCCF)*8) + 0;
[; ;pic16f1704.h: 12235: extern volatile __bit IOCCF1 @ (((unsigned) &IOCCF)*8) + 1;
[; ;pic16f1704.h: 12237: extern volatile __bit IOCCF2 @ (((unsigned) &IOCCF)*8) + 2;
[; ;pic16f1704.h: 12239: extern volatile __bit IOCCF3 @ (((unsigned) &IOCCF)*8) + 3;
[; ;pic16f1704.h: 12241: extern volatile __bit IOCCF4 @ (((unsigned) &IOCCF)*8) + 4;
[; ;pic16f1704.h: 12243: extern volatile __bit IOCCF5 @ (((unsigned) &IOCCF)*8) + 5;
[; ;pic16f1704.h: 12245: extern volatile __bit IOCCN0 @ (((unsigned) &IOCCN)*8) + 0;
[; ;pic16f1704.h: 12247: extern volatile __bit IOCCN1 @ (((unsigned) &IOCCN)*8) + 1;
[; ;pic16f1704.h: 12249: extern volatile __bit IOCCN2 @ (((unsigned) &IOCCN)*8) + 2;
[; ;pic16f1704.h: 12251: extern volatile __bit IOCCN3 @ (((unsigned) &IOCCN)*8) + 3;
[; ;pic16f1704.h: 12253: extern volatile __bit IOCCN4 @ (((unsigned) &IOCCN)*8) + 4;
[; ;pic16f1704.h: 12255: extern volatile __bit IOCCN5 @ (((unsigned) &IOCCN)*8) + 5;
[; ;pic16f1704.h: 12257: extern volatile __bit IOCCP0 @ (((unsigned) &IOCCP)*8) + 0;
[; ;pic16f1704.h: 12259: extern volatile __bit IOCCP1 @ (((unsigned) &IOCCP)*8) + 1;
[; ;pic16f1704.h: 12261: extern volatile __bit IOCCP2 @ (((unsigned) &IOCCP)*8) + 2;
[; ;pic16f1704.h: 12263: extern volatile __bit IOCCP3 @ (((unsigned) &IOCCP)*8) + 3;
[; ;pic16f1704.h: 12265: extern volatile __bit IOCCP4 @ (((unsigned) &IOCCP)*8) + 4;
[; ;pic16f1704.h: 12267: extern volatile __bit IOCCP5 @ (((unsigned) &IOCCP)*8) + 5;
[; ;pic16f1704.h: 12269: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1704.h: 12271: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1704.h: 12273: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1704.h: 12275: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1704.h: 12277: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1704.h: 12279: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1704.h: 12281: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1704.h: 12283: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1704.h: 12285: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1704.h: 12287: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1704.h: 12289: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1704.h: 12291: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1704.h: 12293: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1704.h: 12295: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1704.h: 12297: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1704.h: 12299: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1704.h: 12301: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1704.h: 12303: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1704.h: 12305: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1704.h: 12307: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1704.h: 12309: extern volatile __bit LC1D1S3 @ (((unsigned) &CLC1SEL0)*8) + 3;
[; ;pic16f1704.h: 12311: extern volatile __bit LC1D1S4 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1704.h: 12313: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1704.h: 12315: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1704.h: 12317: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1704.h: 12319: extern volatile __bit LC1D2S3 @ (((unsigned) &CLC1SEL1)*8) + 3;
[; ;pic16f1704.h: 12321: extern volatile __bit LC1D2S4 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1704.h: 12323: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL2)*8) + 0;
[; ;pic16f1704.h: 12325: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL2)*8) + 1;
[; ;pic16f1704.h: 12327: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL2)*8) + 2;
[; ;pic16f1704.h: 12329: extern volatile __bit LC1D3S3 @ (((unsigned) &CLC1SEL2)*8) + 3;
[; ;pic16f1704.h: 12331: extern volatile __bit LC1D3S4 @ (((unsigned) &CLC1SEL2)*8) + 4;
[; ;pic16f1704.h: 12333: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL3)*8) + 0;
[; ;pic16f1704.h: 12335: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL3)*8) + 1;
[; ;pic16f1704.h: 12337: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL3)*8) + 2;
[; ;pic16f1704.h: 12339: extern volatile __bit LC1D4S3 @ (((unsigned) &CLC1SEL3)*8) + 3;
[; ;pic16f1704.h: 12341: extern volatile __bit LC1D4S4 @ (((unsigned) &CLC1SEL3)*8) + 4;
[; ;pic16f1704.h: 12343: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1704.h: 12345: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1704.h: 12347: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1704.h: 12349: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1704.h: 12351: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1704.h: 12353: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1704.h: 12355: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1704.h: 12357: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1704.h: 12359: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1704.h: 12361: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1704.h: 12363: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1704.h: 12365: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1704.h: 12367: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1704.h: 12369: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1704.h: 12371: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1704.h: 12373: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1704.h: 12375: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1704.h: 12377: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1704.h: 12379: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1704.h: 12381: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1704.h: 12383: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1704.h: 12385: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1704.h: 12387: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1704.h: 12389: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1704.h: 12391: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1704.h: 12393: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1704.h: 12395: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1704.h: 12397: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1704.h: 12399: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1704.h: 12401: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1704.h: 12403: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1704.h: 12405: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1704.h: 12407: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1704.h: 12409: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1704.h: 12411: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1704.h: 12413: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1704.h: 12415: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1704.h: 12417: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1704.h: 12419: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1704.h: 12421: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1704.h: 12423: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1704.h: 12425: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1704.h: 12427: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1704.h: 12429: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1704.h: 12431: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1704.h: 12433: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1704.h: 12435: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1704.h: 12437: extern volatile __bit LC2D1S3 @ (((unsigned) &CLC2SEL0)*8) + 3;
[; ;pic16f1704.h: 12439: extern volatile __bit LC2D1S4 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1704.h: 12441: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1704.h: 12443: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1704.h: 12445: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1704.h: 12447: extern volatile __bit LC2D2S3 @ (((unsigned) &CLC2SEL1)*8) + 3;
[; ;pic16f1704.h: 12449: extern volatile __bit LC2D2S4 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1704.h: 12451: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL2)*8) + 0;
[; ;pic16f1704.h: 12453: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL2)*8) + 1;
[; ;pic16f1704.h: 12455: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL2)*8) + 2;
[; ;pic16f1704.h: 12457: extern volatile __bit LC2D3S3 @ (((unsigned) &CLC2SEL2)*8) + 3;
[; ;pic16f1704.h: 12459: extern volatile __bit LC2D3S4 @ (((unsigned) &CLC2SEL2)*8) + 4;
[; ;pic16f1704.h: 12461: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL3)*8) + 0;
[; ;pic16f1704.h: 12463: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL3)*8) + 1;
[; ;pic16f1704.h: 12465: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL3)*8) + 2;
[; ;pic16f1704.h: 12467: extern volatile __bit LC2D4S3 @ (((unsigned) &CLC2SEL3)*8) + 3;
[; ;pic16f1704.h: 12469: extern volatile __bit LC2D4S4 @ (((unsigned) &CLC2SEL3)*8) + 4;
[; ;pic16f1704.h: 12471: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1704.h: 12473: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1704.h: 12475: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1704.h: 12477: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1704.h: 12479: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1704.h: 12481: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1704.h: 12483: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1704.h: 12485: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1704.h: 12487: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1704.h: 12489: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1704.h: 12491: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1704.h: 12493: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1704.h: 12495: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1704.h: 12497: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1704.h: 12499: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1704.h: 12501: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1704.h: 12503: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1704.h: 12505: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1704.h: 12507: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1704.h: 12509: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1704.h: 12511: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1704.h: 12513: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1704.h: 12515: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1704.h: 12517: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1704.h: 12519: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1704.h: 12521: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1704.h: 12523: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1704.h: 12525: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1704.h: 12527: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1704.h: 12529: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1704.h: 12531: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1704.h: 12533: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1704.h: 12535: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1704.h: 12537: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1704.h: 12539: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1704.h: 12541: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1704.h: 12543: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1704.h: 12545: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1704.h: 12547: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1704.h: 12549: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1704.h: 12551: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1704.h: 12553: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1704.h: 12555: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1704.h: 12557: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1704.h: 12559: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic16f1704.h: 12561: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic16f1704.h: 12563: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic16f1704.h: 12565: extern volatile __bit LC3D1S3 @ (((unsigned) &CLC3SEL0)*8) + 3;
[; ;pic16f1704.h: 12567: extern volatile __bit LC3D1S4 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic16f1704.h: 12569: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic16f1704.h: 12571: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic16f1704.h: 12573: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic16f1704.h: 12575: extern volatile __bit LC3D2S3 @ (((unsigned) &CLC3SEL1)*8) + 3;
[; ;pic16f1704.h: 12577: extern volatile __bit LC3D2S4 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic16f1704.h: 12579: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL2)*8) + 0;
[; ;pic16f1704.h: 12581: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL2)*8) + 1;
[; ;pic16f1704.h: 12583: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL2)*8) + 2;
[; ;pic16f1704.h: 12585: extern volatile __bit LC3D3S3 @ (((unsigned) &CLC3SEL2)*8) + 3;
[; ;pic16f1704.h: 12587: extern volatile __bit LC3D3S4 @ (((unsigned) &CLC3SEL2)*8) + 4;
[; ;pic16f1704.h: 12589: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL3)*8) + 0;
[; ;pic16f1704.h: 12591: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL3)*8) + 1;
[; ;pic16f1704.h: 12593: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL3)*8) + 2;
[; ;pic16f1704.h: 12595: extern volatile __bit LC3D4S3 @ (((unsigned) &CLC3SEL3)*8) + 3;
[; ;pic16f1704.h: 12597: extern volatile __bit LC3D4S4 @ (((unsigned) &CLC3SEL3)*8) + 4;
[; ;pic16f1704.h: 12599: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic16f1704.h: 12601: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic16f1704.h: 12603: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic16f1704.h: 12605: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic16f1704.h: 12607: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic16f1704.h: 12609: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic16f1704.h: 12611: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic16f1704.h: 12613: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic16f1704.h: 12615: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic16f1704.h: 12617: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic16f1704.h: 12619: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic16f1704.h: 12621: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic16f1704.h: 12623: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic16f1704.h: 12625: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic16f1704.h: 12627: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic16f1704.h: 12629: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic16f1704.h: 12631: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic16f1704.h: 12633: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic16f1704.h: 12635: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic16f1704.h: 12637: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic16f1704.h: 12639: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic16f1704.h: 12641: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic16f1704.h: 12643: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic16f1704.h: 12645: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic16f1704.h: 12647: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic16f1704.h: 12649: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic16f1704.h: 12651: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic16f1704.h: 12653: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic16f1704.h: 12655: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic16f1704.h: 12657: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic16f1704.h: 12659: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic16f1704.h: 12661: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic16f1704.h: 12663: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic16f1704.h: 12665: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic16f1704.h: 12667: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic16f1704.h: 12669: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic16f1704.h: 12671: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic16f1704.h: 12673: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic16f1704.h: 12675: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic16f1704.h: 12677: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic16f1704.h: 12679: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic16f1704.h: 12681: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic16f1704.h: 12683: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic16f1704.h: 12685: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic16f1704.h: 12687: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1704.h: 12689: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1704.h: 12691: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1704.h: 12693: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1704.h: 12695: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1704.h: 12697: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1704.h: 12699: extern volatile __bit MCLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic16f1704.h: 12701: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1704.h: 12703: extern volatile __bit MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f1704.h: 12705: extern volatile __bit MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f1704.h: 12707: extern volatile __bit MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f1704.h: 12709: extern volatile __bit MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f1704.h: 12711: extern volatile __bit MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f1704.h: 12713: extern volatile __bit MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f1704.h: 12715: extern volatile __bit MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f1704.h: 12717: extern volatile __bit MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f1704.h: 12719: extern volatile __bit ODA0 @ (((unsigned) &ODCONA)*8) + 0;
[; ;pic16f1704.h: 12721: extern volatile __bit ODA1 @ (((unsigned) &ODCONA)*8) + 1;
[; ;pic16f1704.h: 12723: extern volatile __bit ODA2 @ (((unsigned) &ODCONA)*8) + 2;
[; ;pic16f1704.h: 12725: extern volatile __bit ODA4 @ (((unsigned) &ODCONA)*8) + 4;
[; ;pic16f1704.h: 12727: extern volatile __bit ODA5 @ (((unsigned) &ODCONA)*8) + 5;
[; ;pic16f1704.h: 12729: extern volatile __bit ODC0 @ (((unsigned) &ODCONC)*8) + 0;
[; ;pic16f1704.h: 12731: extern volatile __bit ODC1 @ (((unsigned) &ODCONC)*8) + 1;
[; ;pic16f1704.h: 12733: extern volatile __bit ODC2 @ (((unsigned) &ODCONC)*8) + 2;
[; ;pic16f1704.h: 12735: extern volatile __bit ODC3 @ (((unsigned) &ODCONC)*8) + 3;
[; ;pic16f1704.h: 12737: extern volatile __bit ODC4 @ (((unsigned) &ODCONC)*8) + 4;
[; ;pic16f1704.h: 12739: extern volatile __bit ODC5 @ (((unsigned) &ODCONC)*8) + 5;
[; ;pic16f1704.h: 12741: extern volatile __bit OERR @ (((unsigned) &RC1STA)*8) + 1;
[; ;pic16f1704.h: 12743: extern volatile __bit OPA1EN @ (((unsigned) &OPA1CON)*8) + 7;
[; ;pic16f1704.h: 12745: extern volatile __bit OPA1PCH0 @ (((unsigned) &OPA1CON)*8) + 0;
[; ;pic16f1704.h: 12747: extern volatile __bit OPA1PCH1 @ (((unsigned) &OPA1CON)*8) + 1;
[; ;pic16f1704.h: 12749: extern volatile __bit OPA1SP @ (((unsigned) &OPA1CON)*8) + 6;
[; ;pic16f1704.h: 12751: extern volatile __bit OPA1UG @ (((unsigned) &OPA1CON)*8) + 4;
[; ;pic16f1704.h: 12753: extern volatile __bit OPA2EN @ (((unsigned) &OPA2CON)*8) + 7;
[; ;pic16f1704.h: 12755: extern volatile __bit OPA2PCH0 @ (((unsigned) &OPA2CON)*8) + 0;
[; ;pic16f1704.h: 12757: extern volatile __bit OPA2PCH1 @ (((unsigned) &OPA2CON)*8) + 1;
[; ;pic16f1704.h: 12759: extern volatile __bit OPA2SP @ (((unsigned) &OPA2CON)*8) + 6;
[; ;pic16f1704.h: 12761: extern volatile __bit OPA2UG @ (((unsigned) &OPA2CON)*8) + 4;
[; ;pic16f1704.h: 12763: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1704.h: 12765: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1704.h: 12767: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1704.h: 12769: extern volatile __bit P3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic16f1704.h: 12771: extern volatile __bit P3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic16f1704.h: 12773: extern volatile __bit P4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic16f1704.h: 12775: extern volatile __bit P4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic16f1704.h: 12777: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1704.h: 12779: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1704.h: 12781: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1704.h: 12783: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1704.h: 12785: extern volatile __bit PPSLOCKED @ (((unsigned) &PPSLOCK)*8) + 0;
[; ;pic16f1704.h: 12787: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1704.h: 12789: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1704.h: 12791: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1704.h: 12793: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1704.h: 12795: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1704.h: 12797: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1704.h: 12799: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1704.h: 12801: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1704.h: 12803: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1704.h: 12805: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1704.h: 12807: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1704.h: 12809: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1704.h: 12811: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1704.h: 12813: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1704.h: 12815: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1704.h: 12817: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1704.h: 12819: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1704.h: 12821: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1704.h: 12823: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1704.h: 12825: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1704.h: 12827: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1704.h: 12829: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1704.h: 12831: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1704.h: 12833: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1704.h: 12835: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1704.h: 12837: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1704.h: 12839: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1704.h: 12841: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1704.h: 12843: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1704.h: 12845: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1704.h: 12847: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1704.h: 12849: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1704.h: 12851: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1704.h: 12853: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1704.h: 12855: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1704.h: 12857: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1704.h: 12859: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1704.h: 12861: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1704.h: 12863: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1704.h: 12865: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1704.h: 12867: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1704.h: 12869: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1704.h: 12871: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1704.h: 12873: extern volatile __bit RCIDL @ (((unsigned) &BAUD1CON)*8) + 6;
[; ;pic16f1704.h: 12875: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1704.h: 12877: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1704.h: 12879: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1704.h: 12881: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1704.h: 12883: extern volatile __bit RX9 @ (((unsigned) &RC1STA)*8) + 6;
[; ;pic16f1704.h: 12885: extern volatile __bit RX9D @ (((unsigned) &RC1STA)*8) + 0;
[; ;pic16f1704.h: 12887: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1704.h: 12889: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1704.h: 12891: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1704.h: 12893: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1704.h: 12895: extern volatile __bit SCKP @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic16f1704.h: 12897: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1704.h: 12899: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1704.h: 12901: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1704.h: 12903: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1704.h: 12905: extern volatile __bit SENDB @ (((unsigned) &TX1STA)*8) + 3;
[; ;pic16f1704.h: 12907: extern volatile __bit SLRA0 @ (((unsigned) &SLRCONA)*8) + 0;
[; ;pic16f1704.h: 12909: extern volatile __bit SLRA1 @ (((unsigned) &SLRCONA)*8) + 1;
[; ;pic16f1704.h: 12911: extern volatile __bit SLRA2 @ (((unsigned) &SLRCONA)*8) + 2;
[; ;pic16f1704.h: 12913: extern volatile __bit SLRA4 @ (((unsigned) &SLRCONA)*8) + 4;
[; ;pic16f1704.h: 12915: extern volatile __bit SLRA5 @ (((unsigned) &SLRCONA)*8) + 5;
[; ;pic16f1704.h: 12917: extern volatile __bit SLRC0 @ (((unsigned) &SLRCONC)*8) + 0;
[; ;pic16f1704.h: 12919: extern volatile __bit SLRC1 @ (((unsigned) &SLRCONC)*8) + 1;
[; ;pic16f1704.h: 12921: extern volatile __bit SLRC2 @ (((unsigned) &SLRCONC)*8) + 2;
[; ;pic16f1704.h: 12923: extern volatile __bit SLRC3 @ (((unsigned) &SLRCONC)*8) + 3;
[; ;pic16f1704.h: 12925: extern volatile __bit SLRC4 @ (((unsigned) &SLRCONC)*8) + 4;
[; ;pic16f1704.h: 12927: extern volatile __bit SLRC5 @ (((unsigned) &SLRCONC)*8) + 5;
[; ;pic16f1704.h: 12929: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1704.h: 12931: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1704.h: 12933: extern volatile __bit SPEN @ (((unsigned) &RC1STA)*8) + 7;
[; ;pic16f1704.h: 12935: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1704.h: 12937: extern volatile __bit SREN @ (((unsigned) &RC1STA)*8) + 5;
[; ;pic16f1704.h: 12939: extern volatile __bit SSP1ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f1704.h: 12941: extern volatile __bit SSP1ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f1704.h: 12943: extern volatile __bit SSP1ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f1704.h: 12945: extern volatile __bit SSP1ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f1704.h: 12947: extern volatile __bit SSP1ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f1704.h: 12949: extern volatile __bit SSP1ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f1704.h: 12951: extern volatile __bit SSP1ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f1704.h: 12953: extern volatile __bit SSP1ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f1704.h: 12955: extern volatile __bit SSP1BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f1704.h: 12957: extern volatile __bit SSP1BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f1704.h: 12959: extern volatile __bit SSP1BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f1704.h: 12961: extern volatile __bit SSP1BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f1704.h: 12963: extern volatile __bit SSP1BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f1704.h: 12965: extern volatile __bit SSP1BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f1704.h: 12967: extern volatile __bit SSP1BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f1704.h: 12969: extern volatile __bit SSP1BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f1704.h: 12971: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1704.h: 12973: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1704.h: 12975: extern volatile __bit SSP1MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f1704.h: 12977: extern volatile __bit SSP1MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f1704.h: 12979: extern volatile __bit SSP1MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f1704.h: 12981: extern volatile __bit SSP1MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f1704.h: 12983: extern volatile __bit SSP1MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f1704.h: 12985: extern volatile __bit SSP1MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f1704.h: 12987: extern volatile __bit SSP1MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f1704.h: 12989: extern volatile __bit SSP1MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f1704.h: 12991: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f1704.h: 12993: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f1704.h: 12995: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f1704.h: 12997: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f1704.h: 12999: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f1704.h: 13001: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f1704.h: 13003: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1704.h: 13005: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1704.h: 13007: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1704.h: 13009: extern volatile __bit SYNC @ (((unsigned) &TX1STA)*8) + 4;
[; ;pic16f1704.h: 13011: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1704.h: 13013: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1704.h: 13015: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1704.h: 13017: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1704.h: 13019: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1704.h: 13021: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1704.h: 13023: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1704.h: 13025: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1704.h: 13027: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1704.h: 13029: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1704.h: 13031: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1704.h: 13033: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1704.h: 13035: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1704.h: 13037: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1704.h: 13039: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1704.h: 13041: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1704.h: 13043: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1704.h: 13045: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1704.h: 13047: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1704.h: 13049: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1704.h: 13051: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1704.h: 13053: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1704.h: 13055: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1704.h: 13057: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1704.h: 13059: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1704.h: 13061: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1704.h: 13063: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1704.h: 13065: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1704.h: 13067: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1704.h: 13069: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1704.h: 13071: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1704.h: 13073: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1704.h: 13075: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1704.h: 13077: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1704.h: 13079: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1704.h: 13081: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1704.h: 13083: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1704.h: 13085: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1704.h: 13087: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1704.h: 13089: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1704.h: 13091: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1704.h: 13093: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1704.h: 13095: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1704.h: 13097: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1704.h: 13099: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1704.h: 13101: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1704.h: 13103: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1704.h: 13105: extern volatile __bit TMR4IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic16f1704.h: 13107: extern volatile __bit TMR4IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic16f1704.h: 13109: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1704.h: 13111: extern volatile __bit TMR6IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1704.h: 13113: extern volatile __bit TMR6IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1704.h: 13115: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1704.h: 13117: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1704.h: 13119: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1704.h: 13121: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1704.h: 13123: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1704.h: 13125: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1704.h: 13127: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1704.h: 13129: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1704.h: 13131: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1704.h: 13133: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1704.h: 13135: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1704.h: 13137: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1704.h: 13139: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1704.h: 13141: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1704.h: 13143: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1704.h: 13145: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1704.h: 13147: extern volatile __bit TRMT @ (((unsigned) &TX1STA)*8) + 1;
[; ;pic16f1704.h: 13149: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1704.h: 13151: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1704.h: 13153: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1704.h: 13155: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1704.h: 13157: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1704.h: 13159: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1704.h: 13161: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1704.h: 13163: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1704.h: 13165: extern volatile __bit TX9 @ (((unsigned) &TX1STA)*8) + 6;
[; ;pic16f1704.h: 13167: extern volatile __bit TX9D @ (((unsigned) &TX1STA)*8) + 0;
[; ;pic16f1704.h: 13169: extern volatile __bit TXEN @ (((unsigned) &TX1STA)*8) + 5;
[; ;pic16f1704.h: 13171: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1704.h: 13173: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1704.h: 13175: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1704.h: 13177: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1704.h: 13179: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f1704.h: 13181: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1704.h: 13183: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1704.h: 13185: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1704.h: 13187: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1704.h: 13189: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1704.h: 13191: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1704.h: 13193: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1704.h: 13195: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1704.h: 13197: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1704.h: 13199: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1704.h: 13201: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1704.h: 13203: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16f1704.h: 13205: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16f1704.h: 13207: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16f1704.h: 13209: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16f1704.h: 13211: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16f1704.h: 13213: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16f1704.h: 13215: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1704.h: 13217: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1704.h: 13219: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1704.h: 13221: extern volatile __bit WUE @ (((unsigned) &BAUD1CON)*8) + 1;
[; ;pic16f1704.h: 13223: extern volatile __bit ZCD1EN @ (((unsigned) &ZCD1CON)*8) + 7;
[; ;pic16f1704.h: 13225: extern volatile __bit ZCD1INTN @ (((unsigned) &ZCD1CON)*8) + 0;
[; ;pic16f1704.h: 13227: extern volatile __bit ZCD1INTP @ (((unsigned) &ZCD1CON)*8) + 1;
[; ;pic16f1704.h: 13229: extern volatile __bit ZCD1OUT @ (((unsigned) &ZCD1CON)*8) + 5;
[; ;pic16f1704.h: 13231: extern volatile __bit ZCD1POL @ (((unsigned) &ZCD1CON)*8) + 4;
[; ;pic16f1704.h: 13233: extern volatile __bit ZCDIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1704.h: 13235: extern volatile __bit ZCDIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1704.h: 13237: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1704.h: 13239: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1704.h: 13241: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1704.h: 13243: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1704.h: 13245: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1704.h: 13247: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1704.h: 13249: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1704.h: 13251: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1704.h: 13253: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1704.h: 13255: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1704.h: 13257: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 77: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 157: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 192: extern unsigned char __resetbits;
[; ;pic.h: 193: extern __bit __powerdown;
[; ;pic.h: 194: extern __bit __timeout;
[; ;pin_manager.h: 211: void PIN_MANAGER_Initialize (void);
[; ;pin_manager.h: 223: void PIN_MANAGER_IOC(void);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;tmr2.h: 103: void TMR2_Initialize(void);
[; ;tmr2.h: 132: void TMR2_StartTimer(void);
[; ;tmr2.h: 164: void TMR2_StopTimer(void);
[; ;tmr2.h: 199: uint8_t TMR2_ReadTimer(void);
[; ;tmr2.h: 238: void TMR2_WriteTimer(uint8_t timerVal);
[; ;tmr2.h: 290: void TMR2_LoadPeriodRegister(uint8_t periodVal);
[; ;tmr2.h: 328: bool TMR2_HasOverflowOccured(void);
[; ;pwm3.h: 96: void PWM3_Initialize(void);
[; ;pwm3.h: 123: void PWM3_LoadDutyValue(uint16_t dutyValue);
[; ;mcc.h: 67: void SYSTEM_Initialize(void);
[; ;mcc.h: 80: void OSCILLATOR_Initialize(void);
[; ;main.c: 50: void Delay(uint16_t delayVal);
"54 main.c
[v _main `(v ~T0 @X0 1 ef ]
"55
{
[; ;main.c: 54: void main(void)
[; ;main.c: 55: {
[e :U _main ]
[f ]
[; ;main.c: 57: SYSTEM_Initialize();
"57
[e ( _SYSTEM_Initialize ..  ]
"73
[v _TimerValue `uc ~T0 @X0 1 a ]
[; ;main.c: 73: uint8_t TimerValue =10;
[e = _TimerValue -> -> 10 `i `uc ]
"74
[v _DutyCycle `uc ~T0 @X0 1 a ]
[; ;main.c: 74: uint8_t DutyCycle = (float)TimerValue/(float)2;
[e = _DutyCycle -> / -> _TimerValue `f -> -> 2 `i `f `uc ]
[; ;main.c: 76: while (1)
"76
[e :U 586 ]
[; ;main.c: 77: {
"77
{
[; ;main.c: 81: for(TimerValue=250;TimerValue>=130;TimerValue--)
"81
{
[e = _TimerValue -> -> 250 `i `uc ]
[e $ >= -> _TimerValue `i -> 130 `i 588  ]
[e $U 589  ]
"82
[e :U 588 ]
[; ;main.c: 82: {
{
[; ;main.c: 84: TMR2_LoadPeriodRegister(TimerValue);
"84
[e ( _TMR2_LoadPeriodRegister (1 _TimerValue ]
[; ;main.c: 85: TMR2_WriteTimer(0);
"85
[e ( _TMR2_WriteTimer (1 -> -> 0 `i `uc ]
[; ;main.c: 88: Delay(100);
"88
[e ( _Delay (1 -> -> 100 `i `ui ]
[; ;main.c: 89: do { LATA1 = ~LATA1; } while(0);
"89
[e :U 593 ]
{
[e = _LATA1 -> ~ -> _LATA1 `ui `b ]
}
[e :U 592 ]
"90
}
"81
[e -- _TimerValue -> -> 1 `i `uc ]
[e $ >= -> _TimerValue `i -> 130 `i 588  ]
[e :U 589 ]
"90
}
"92
}
[e :U 585 ]
"76
[e $U 586  ]
[e :U 587 ]
[; ;main.c: 90: }
[; ;main.c: 92: }
[; ;main.c: 93: }
"93
[e :UE 584 ]
}
"95
[v _Delay `(v ~T0 @X0 1 ef1`ui ]
"96
{
[; ;main.c: 95: void Delay(uint16_t delayVal)
[; ;main.c: 96: {
[e :U _Delay ]
"95
[v _delayVal `ui ~T0 @X0 1 r1 ]
"96
[f ]
"97
[v _millisec `ui ~T0 @X0 1 a ]
[; ;main.c: 97: uint16_t millisec=1000;
[e = _millisec -> -> 1000 `i `ui ]
[; ;main.c: 98: while(delayVal--)
"98
[e $U 595  ]
[e :U 596 ]
[; ;main.c: 99: for(millisec=0;millisec<=1000;millisec++);
"99
{
[e = _millisec -> -> 0 `i `ui ]
[e $ <= _millisec -> -> 1000 `i `ui 598  ]
[e $U 599  ]
[e :U 598 ]
[e ++ _millisec -> -> 1 `i `ui ]
[e $ <= _millisec -> -> 1000 `i `ui 598  ]
[e :U 599 ]
}
[e :U 595 ]
"98
[e $ != -- _delayVal -> -> 1 `i `ui -> -> 0 `i `ui 596  ]
[e :U 597 ]
[; ;main.c: 100: }
"100
[e :UE 594 ]
}
