package require -exact qsys 15.0
set_module_property NAME stencil_2d_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME stencil_2d_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Stratix 10"}
set_module_assignment hls.cosim.name {_Z10stencil_2dv}
set_module_assignment hls.compressed.name {stencil_2d}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL stencil_2d_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_fast_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_fast_pipeline.v"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_loop_admit.sv" SYSTEM_VERILOG PATH "ip/acl_loop_admit.sv"
add_fileset_file "acl_shift_register_no_reset_dont_merge.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset_dont_merge.sv"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_host.v" SYSTEM_VERILOG PATH "ip/lsu_burst_host.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "stencil_2d_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_function_wrapper.sv"
add_fileset_file "stencil_2d_start_pulse.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_start_pulse.sv"
add_fileset_file "stencil_2d_function.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_function.sv"
add_fileset_file "stencil_2d_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B0_runOnce.sv"
add_fileset_file "stencil_2d_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B0_runOnce_stall_region.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "stencil_2d_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B0_runOnce_merge_reg.sv"
add_fileset_file "stencil_2d_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B0_runOnce_branch.sv"
add_fileset_file "stencil_2d_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B0_runOnce_merge.sv"
add_fileset_file "stencil_2d_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B1_start.sv"
add_fileset_file "stencil_2d_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B1_start_stall_region.sv"
add_fileset_file "stencil_2d_i_iord_bl_call_unnamed_stencil_2d1_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_iord_bl_call_unnamed_stencil_2d1_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter13_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter13_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter13_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter13_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_dummy_thread_b1_start_dummy_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_dummy_thread_b1_start_dummy_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_forked_b1_start_forked_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_forked_b1_start_forked_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going29_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going29_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0.sv"
add_fileset_file "stencil_2d_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B1_start_branch.sv"
add_fileset_file "stencil_2d_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B1_start_merge.sv"
add_fileset_file "stencil_2d_bb_B2.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B2.sv"
add_fileset_file "stencil_2d_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B2_stall_region.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_cond4_prehe0000ter10514_stencil_2d1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_cond4_prehe0000ter10514_stencil_2d1.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit107_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit107_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_cond40000ter10514_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_cond40000ter10514_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_dummy_thread_b2_dummy_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_dummy_thread_b2_dummy_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_forked_b2_forked_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_forked_b2_forked_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going25_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going25_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notexitcond26_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notexitcond26_0.sv"
add_fileset_file "stencil_2d_B2_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B2_branch.sv"
add_fileset_file "stencil_2d_B2_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B2_merge.sv"
add_fileset_file "stencil_2d_bb_B3.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B3.sv"
add_fileset_file "stencil_2d_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B3_stall_region.sv"
add_fileset_file "stencil_2d_i_iowr_bl_return_unnamed_stencil_2d4_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_iowr_bl_return_unnamed_stencil_2d4_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_cond_cleanu0000enter109_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_cond_cleanu0000enter109_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit111_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit111_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_cond_0000enter109_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_cond_0000enter109_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_ffwd_dest_i32_add2412_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_ffwd_dest_i32_add2412_0.sv"
add_fileset_file "stencil_2d_B3_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B3_branch.sv"
add_fileset_file "stencil_2d_B3_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B3_merge.sv"
add_fileset_file "stencil_2d_bb_B4.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B4.sv"
add_fileset_file "stencil_2d_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B4_stall_region.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_cond8_prehe0000ter11415_stencil_2d4.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_cond8_prehe0000ter11415_stencil_2d4.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit120_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit120_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_cond80000ter11415_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_cond80000ter11415_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_dummy_thread_b4_dummy_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_dummy_thread_b4_dummy_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_forked_b4_forked_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_forked_b4_forked_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going20_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going20_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notexitcond21_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notexitcond21_0.sv"
add_fileset_file "stencil_2d_B4_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B4_branch.sv"
add_fileset_file "stencil_2d_B4_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B4_merge.sv"
add_fileset_file "stencil_2d_bb_B5.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B5.sv"
add_fileset_file "stencil_2d_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B5_stall_region.sv"
add_fileset_file "stencil_2d_B5_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B5_branch.sv"
add_fileset_file "stencil_2d_B5_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B5_merge.sv"
add_fileset_file "stencil_2d_bb_B6.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B6.sv"
add_fileset_file "stencil_2d_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B6_stall_region.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_cond12_preh0000ter12916_stencil_2d9.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_cond12_preh0000ter12916_stencil_2d9.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit143_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit143_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter12916_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter12916_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_dummy_thread_b6_dummy_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_dummy_thread_b6_dummy_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_forked_b6_forked_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_forked_b6_forked_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going15_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going15_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notexitcond16_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notexitcond16_0.sv"
add_fileset_file "stencil_2d_B6_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B6_branch.sv"
add_fileset_file "stencil_2d_B6_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B6_merge.sv"
add_fileset_file "stencil_2d_bb_B7.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B7.sv"
add_fileset_file "stencil_2d_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B7_stall_region.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_cond_cleanu0000enter156_stencil_2d3.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_cond_cleanu0000enter156_stencil_2d3.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit160_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit160_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_cond_0000enter156_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_cond_0000enter156_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_mem_unnamed_5_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_mem_unnamed_5_stencil_2d0.sv"
add_fileset_file "stencil_2d_B7_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B7_branch.sv"
add_fileset_file "stencil_2d_B7_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B7_merge.sv"
add_fileset_file "stencil_2d_bb_B8.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B8.sv"
add_fileset_file "stencil_2d_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B8_stall_region.sv"
add_fileset_file "stencil_2d_B8_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B8_branch.sv"
add_fileset_file "stencil_2d_B8_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B8_merge.sv"
add_fileset_file "stencil_2d_bb_B9.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B9.sv"
add_fileset_file "stencil_2d_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B9_stall_region.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_body15_s_c0_enter17017_stencil_2d1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_body15_s_c0_enter17017_stencil_2d1.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit196_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit196_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0006il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0006il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0006tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0006tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter17017_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter17017_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_ffwd_source_i32_unnamed_9_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_ffwd_source_i32_unnamed_9_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_mem_unnamed_7_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_mem_unnamed_7_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_mem_unnamed_8_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_mem_unnamed_8_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i1_exitcond351_pop37_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i1_exitcond351_pop37_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i1_forked3148_pop34_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i1_forked3148_pop34_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i1_notcmp1352_pop38_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i1_notcmp1352_pop38_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i1_notcmp1845_pop32_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i1_notcmp1845_pop32_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i1_notcmp2343_pop31_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i1_notcmp2343_pop31_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_add1950_pop36_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_add1950_pop36_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_c_025_pop1547_pop33_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_c_025_pop1547_pop33_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_k2_022_pop27_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_k2_022_pop27_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_mul16_add1149_pop35_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_mul16_add1149_pop35_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_mul2840_pop30_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_mul2840_pop30_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_r_026_pop1337_pop29_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_r_026_pop1337_pop29_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_temp_321_pop28_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_temp_321_pop28_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop26_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop26_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_exitcond351_push37_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_exitcond351_push37_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_forked3148_push34_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_forked3148_push34_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notcmp1352_push38_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notcmp1352_push38_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notcmp1845_push32_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notcmp1845_push32_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notcmp2343_push31_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notcmp2343_push31_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_add1950_push36_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_add1950_push36_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_c_025_pop1547_push33_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_c_025_pop1547_push33_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_k2_022_push27_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_k2_022_push27_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_mul16_add1149_push35_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_mul16_add1149_push35_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_mul2840_push30_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_mul2840_push30_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_r_026_pop1337_push29_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_r_026_pop1337_push29_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_temp_321_push28_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_temp_321_push28_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push26_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push26_0.sv"
add_fileset_file "stencil_2d_B9_merge_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B9_merge_reg.sv"
add_fileset_file "stencil_2d_B9_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B9_branch.sv"
add_fileset_file "stencil_2d_B9_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B9_merge.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going_4_sr.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going_4_sr.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going_4_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going_4_valid_fifo.sv"
add_fileset_file "stencil_2d_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_loop_limiter_0.sv"
add_fileset_file "stencil_2d_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B1_start_sr_1.sv"
add_fileset_file "stencil_2d_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B2_sr_1.sv"
add_fileset_file "stencil_2d_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B3_sr_0.sv"
add_fileset_file "stencil_2d_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B4_sr_1.sv"
add_fileset_file "stencil_2d_bb_B5_sr_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B5_sr_0.sv"
add_fileset_file "stencil_2d_bb_B6_sr_1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B6_sr_1.sv"
add_fileset_file "stencil_2d_bb_B7_sr_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B7_sr_0.sv"
add_fileset_file "stencil_2d_bb_B8_sr_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B8_sr_0.sv"
add_fileset_file "stencil_2d_bb_B9_sr_1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B9_sr_1.sv"
add_fileset_file "stencil_2d_wait_pulse_extender_inst.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_wait_pulse_extender_inst.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_mem1x.v" SYSTEM_VERILOG PATH "ip/acl_mem1x.v"
add_fileset_file "hld_ram.sv" SYSTEM_VERILOG PATH "ip/hld_ram.sv"
add_fileset_file "hld_ram_ecc.sv" SYSTEM_VERILOG PATH "ip/hld_ram_ecc.sv"
add_fileset_file "hld_ram_tall_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_tall_depth_stitch.sv"
add_fileset_file "hld_ram_remaining_width.sv" SYSTEM_VERILOG PATH "ip/hld_ram_remaining_width.sv"
add_fileset_file "hld_ram_bits_per_enable.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bits_per_enable.sv"
add_fileset_file "hld_ram_generic_two_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_two_way_depth_stitch.sv"
add_fileset_file "hld_ram_generic_three_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_three_way_depth_stitch.sv"
add_fileset_file "hld_ram_short_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_short_depth_stitch.sv"
add_fileset_file "hld_ram_bottom_width_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_width_stitch.sv"
add_fileset_file "hld_ram_bottom_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_depth_stitch.sv"
add_fileset_file "hld_ram_lower.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower.sv"
add_fileset_file "hld_ram_lower_mlab_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_mlab_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_true_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_true_dual_port.sv"
add_fileset_file "acl_ic_local_mem_router.v" SYSTEM_VERILOG PATH "ip/acl_ic_local_mem_router.v"
add_fileset_file "acl_ic_host_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_host_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_agent_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_endpoint.v"
add_fileset_file "acl_ic_agent_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_rrp.v"
add_fileset_file "acl_ic_agent_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_wrp.v"
add_fileset_file "stencil_2d_internal.v" SYSTEM_VERILOG PATH "stencil_2d_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL stencil_2d_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_fast_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_fast_pipeline.v"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_loop_admit.sv" SYSTEM_VERILOG PATH "ip/acl_loop_admit.sv"
add_fileset_file "acl_shift_register_no_reset_dont_merge.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset_dont_merge.sv"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_host.v" SYSTEM_VERILOG PATH "ip/lsu_burst_host.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "stencil_2d_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_function_wrapper.sv"
add_fileset_file "stencil_2d_start_pulse.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_start_pulse.sv"
add_fileset_file "stencil_2d_function.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_function.sv"
add_fileset_file "stencil_2d_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B0_runOnce.sv"
add_fileset_file "stencil_2d_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B0_runOnce_stall_region.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "stencil_2d_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B0_runOnce_merge_reg.sv"
add_fileset_file "stencil_2d_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B0_runOnce_branch.sv"
add_fileset_file "stencil_2d_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B0_runOnce_merge.sv"
add_fileset_file "stencil_2d_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B1_start.sv"
add_fileset_file "stencil_2d_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B1_start_stall_region.sv"
add_fileset_file "stencil_2d_i_iord_bl_call_unnamed_stencil_2d1_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_iord_bl_call_unnamed_stencil_2d1_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter13_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_wt_entry_s_c0_enter13_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter13_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter13_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_dummy_thread_b1_start_dummy_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_dummy_thread_b1_start_dummy_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_forked_b1_start_forked_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_forked_b1_start_forked_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going29_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going29_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notexitcond30_0.sv"
add_fileset_file "stencil_2d_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B1_start_branch.sv"
add_fileset_file "stencil_2d_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B1_start_merge.sv"
add_fileset_file "stencil_2d_bb_B2.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B2.sv"
add_fileset_file "stencil_2d_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B2_stall_region.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_cond4_prehe0000ter10514_stencil_2d1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_cond4_prehe0000ter10514_stencil_2d1.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit107_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit107_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_cond40000ter10514_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_cond40000ter10514_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_dummy_thread_b2_dummy_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_dummy_thread_b2_dummy_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_forked_b2_forked_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_forked_b2_forked_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going25_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going25_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notexitcond26_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notexitcond26_0.sv"
add_fileset_file "stencil_2d_B2_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B2_branch.sv"
add_fileset_file "stencil_2d_B2_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B2_merge.sv"
add_fileset_file "stencil_2d_bb_B3.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B3.sv"
add_fileset_file "stencil_2d_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B3_stall_region.sv"
add_fileset_file "stencil_2d_i_iowr_bl_return_unnamed_stencil_2d4_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_iowr_bl_return_unnamed_stencil_2d4_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_cond_cleanu0000enter109_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_cond_cleanu0000enter109_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit111_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit111_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_cond_0000enter109_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_cond_0000enter109_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_ffwd_dest_i32_add2412_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_ffwd_dest_i32_add2412_0.sv"
add_fileset_file "stencil_2d_B3_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B3_branch.sv"
add_fileset_file "stencil_2d_B3_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B3_merge.sv"
add_fileset_file "stencil_2d_bb_B4.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B4.sv"
add_fileset_file "stencil_2d_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B4_stall_region.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_cond8_prehe0000ter11415_stencil_2d4.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_cond8_prehe0000ter11415_stencil_2d4.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit120_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit120_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_cond80000ter11415_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_cond80000ter11415_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_dummy_thread_b4_dummy_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_dummy_thread_b4_dummy_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_forked_b4_forked_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_forked_b4_forked_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going20_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going20_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notexitcond21_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notexitcond21_0.sv"
add_fileset_file "stencil_2d_B4_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B4_branch.sv"
add_fileset_file "stencil_2d_B4_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B4_merge.sv"
add_fileset_file "stencil_2d_bb_B5.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B5.sv"
add_fileset_file "stencil_2d_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B5_stall_region.sv"
add_fileset_file "stencil_2d_B5_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B5_branch.sv"
add_fileset_file "stencil_2d_B5_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B5_merge.sv"
add_fileset_file "stencil_2d_bb_B6.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B6.sv"
add_fileset_file "stencil_2d_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B6_stall_region.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_cond12_preh0000ter12916_stencil_2d9.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_cond12_preh0000ter12916_stencil_2d9.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit143_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit143_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0004tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter12916_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter12916_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_dummy_thread_b6_dummy_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_dummy_thread_b6_dummy_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_forked_b6_forked_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_forked_b6_forked_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going15_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going15_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notexitcond16_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notexitcond16_0.sv"
add_fileset_file "stencil_2d_B6_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B6_branch.sv"
add_fileset_file "stencil_2d_B6_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B6_merge.sv"
add_fileset_file "stencil_2d_bb_B7.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B7.sv"
add_fileset_file "stencil_2d_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B7_stall_region.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_cond_cleanu0000enter156_stencil_2d3.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_cond_cleanu0000enter156_stencil_2d3.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit160_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit160_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0005tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_cond_0000enter156_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_cond_0000enter156_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_mem_unnamed_5_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_mem_unnamed_5_stencil_2d0.sv"
add_fileset_file "stencil_2d_B7_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B7_branch.sv"
add_fileset_file "stencil_2d_B7_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B7_merge.sv"
add_fileset_file "stencil_2d_bb_B8.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B8.sv"
add_fileset_file "stencil_2d_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B8_stall_region.sv"
add_fileset_file "stencil_2d_B8_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B8_branch.sv"
add_fileset_file "stencil_2d_B8_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B8_merge.sv"
add_fileset_file "stencil_2d_bb_B9.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B9.sv"
add_fileset_file "stencil_2d_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B9_stall_region.sv"
add_fileset_file "stencil_2d_i_sfc_s_c0_in_for_body15_s_c0_enter17017_stencil_2d1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_s_c0_in_for_body15_s_c0_enter17017_stencil_2d1.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit196_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit196_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0006il_2d1_full_detector.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0006il_2d1_full_detector.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0006tencil_2d1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0006tencil_2d1_data_fifo.sv"
add_fileset_file "stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter17017_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter17017_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_ffwd_source_i32_unnamed_9_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_ffwd_source_i32_unnamed_9_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_mem_unnamed_7_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_mem_unnamed_7_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_mem_unnamed_8_stencil_2d0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_mem_unnamed_8_stencil_2d0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i1_exitcond351_pop37_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i1_exitcond351_pop37_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i1_forked3148_pop34_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i1_forked3148_pop34_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i1_notcmp1352_pop38_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i1_notcmp1352_pop38_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i1_notcmp1845_pop32_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i1_notcmp1845_pop32_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i1_notcmp2343_pop31_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i1_notcmp2343_pop31_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_add1950_pop36_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_add1950_pop36_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_c_025_pop1547_pop33_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_c_025_pop1547_pop33_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_k2_022_pop27_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_k2_022_pop27_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_mul16_add1149_pop35_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_mul16_add1149_pop35_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_mul2840_pop30_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_mul2840_pop30_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_r_026_pop1337_pop29_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_r_026_pop1337_pop29_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i32_temp_321_pop28_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i32_temp_321_pop28_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop26_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop26_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_exitcond351_push37_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_exitcond351_push37_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_forked3148_push34_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_forked3148_push34_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notcmp1352_push38_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notcmp1352_push38_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notcmp1845_push32_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notcmp1845_push32_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notcmp2343_push31_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notcmp2343_push31_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_add1950_push36_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_add1950_push36_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_c_025_pop1547_push33_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_c_025_pop1547_push33_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_k2_022_push27_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_k2_022_push27_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_mul16_add1149_push35_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_mul16_add1149_push35_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_mul2840_push30_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_mul2840_push30_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_r_026_pop1337_push29_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_r_026_pop1337_push29_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i32_temp_321_push28_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i32_temp_321_push28_0.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push26_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push26_0.sv"
add_fileset_file "stencil_2d_B9_merge_reg.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B9_merge_reg.sv"
add_fileset_file "stencil_2d_B9_branch.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B9_branch.sv"
add_fileset_file "stencil_2d_B9_merge.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_B9_merge.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going_4_sr.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going_4_sr.sv"
add_fileset_file "stencil_2d_i_llvm_fpga_pipeline_keep_going_4_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_i_llvm_fpga_pipeline_keep_going_4_valid_fifo.sv"
add_fileset_file "stencil_2d_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_loop_limiter_0.sv"
add_fileset_file "stencil_2d_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B1_start_sr_1.sv"
add_fileset_file "stencil_2d_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B2_sr_1.sv"
add_fileset_file "stencil_2d_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B3_sr_0.sv"
add_fileset_file "stencil_2d_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B4_sr_1.sv"
add_fileset_file "stencil_2d_bb_B5_sr_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B5_sr_0.sv"
add_fileset_file "stencil_2d_bb_B6_sr_1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B6_sr_1.sv"
add_fileset_file "stencil_2d_bb_B7_sr_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B7_sr_0.sv"
add_fileset_file "stencil_2d_bb_B8_sr_0.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B8_sr_0.sv"
add_fileset_file "stencil_2d_bb_B9_sr_1.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_bb_B9_sr_1.sv"
add_fileset_file "stencil_2d_wait_pulse_extender_inst.sv" SYSTEM_VERILOG PATH "ip/stencil_2d_wait_pulse_extender_inst.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_mem1x.v" SYSTEM_VERILOG PATH "ip/acl_mem1x.v"
add_fileset_file "hld_ram.sv" SYSTEM_VERILOG PATH "ip/hld_ram.sv"
add_fileset_file "hld_ram_ecc.sv" SYSTEM_VERILOG PATH "ip/hld_ram_ecc.sv"
add_fileset_file "hld_ram_tall_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_tall_depth_stitch.sv"
add_fileset_file "hld_ram_remaining_width.sv" SYSTEM_VERILOG PATH "ip/hld_ram_remaining_width.sv"
add_fileset_file "hld_ram_bits_per_enable.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bits_per_enable.sv"
add_fileset_file "hld_ram_generic_two_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_two_way_depth_stitch.sv"
add_fileset_file "hld_ram_generic_three_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_three_way_depth_stitch.sv"
add_fileset_file "hld_ram_short_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_short_depth_stitch.sv"
add_fileset_file "hld_ram_bottom_width_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_width_stitch.sv"
add_fileset_file "hld_ram_bottom_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_depth_stitch.sv"
add_fileset_file "hld_ram_lower.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower.sv"
add_fileset_file "hld_ram_lower_mlab_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_mlab_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_true_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_true_dual_port.sv"
add_fileset_file "acl_ic_local_mem_router.v" SYSTEM_VERILOG PATH "ip/acl_ic_local_mem_router.v"
add_fileset_file "acl_ic_host_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_host_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_agent_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_endpoint.v"
add_fileset_file "acl_ic_agent_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_rrp.v"
add_fileset_file "acl_ic_agent_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_wrp.v"
add_fileset_file "stencil_2d_internal.v" SYSTEM_VERILOG PATH "stencil_2d_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### The component return data interface (returndata)
add_interface returndata conduit source
set_interface_property returndata associatedClock clock
set_interface_property returndata associatedReset reset
set_interface_assignment returndata hls.cosim.name {$returndata}
add_interface_port returndata returndata data output 32

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
