
Test010-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005650  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080057f0  080057f0  000157f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005918  08005918  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08005918  08005918  00015918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005920  08005920  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005920  08005920  00015920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005924  08005924  00015924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08005928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004204  2000006c  08005994  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004270  08005994  00024270  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000144e9  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000030a0  00000000  00000000  000345c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001188  00000000  00000000  00037668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d8f  00000000  00000000  000387f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000190f5  00000000  00000000  0003957f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013d79  00000000  00000000  00052674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098a8b  00000000  00000000  000663ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005224  00000000  00000000  000fee78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0010409c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080057d8 	.word	0x080057d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080057d8 	.word	0x080057d8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800057c:	b480      	push	{r7}
 800057e:	b085      	sub	sp, #20
 8000580:	af00      	add	r7, sp, #0
 8000582:	60f8      	str	r0, [r7, #12]
 8000584:	60b9      	str	r1, [r7, #8]
 8000586:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	4a07      	ldr	r2, [pc, #28]	; (80005a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800058c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	4a06      	ldr	r2, [pc, #24]	; (80005ac <vApplicationGetIdleTaskMemory+0x30>)
 8000592:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	2280      	movs	r2, #128	; 0x80
 8000598:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800059a:	bf00      	nop
 800059c:	3714      	adds	r7, #20
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000088 	.word	0x20000088
 80005ac:	20000128 	.word	0x20000128

080005b0 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int mode = 0, bn = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	80fb      	strh	r3, [r7, #6]
	//printf("B1 button pressed..... %d times\r\n", bn++);
	bn++;
 80005ba:	4b07      	ldr	r3, [pc, #28]	; (80005d8 <HAL_GPIO_EXTI_Callback+0x28>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	3301      	adds	r3, #1
 80005c0:	4a05      	ldr	r2, [pc, #20]	; (80005d8 <HAL_GPIO_EXTI_Callback+0x28>)
 80005c2:	6013      	str	r3, [r2, #0]
	mode = 1;
 80005c4:	4b05      	ldr	r3, [pc, #20]	; (80005dc <HAL_GPIO_EXTI_Callback+0x2c>)
 80005c6:	2201      	movs	r2, #1
 80005c8:	601a      	str	r2, [r3, #0]
}
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	2000037c 	.word	0x2000037c
 80005dc:	20000378 	.word	0x20000378

080005e0 <LD2Test>:

void LD2Test() {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80005e4:	2120      	movs	r1, #32
 80005e6:	4802      	ldr	r0, [pc, #8]	; (80005f0 <LD2Test+0x10>)
 80005e8:	f000 fff7 	bl	80015da <HAL_GPIO_TogglePin>
}
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	40020000 	.word	0x40020000

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b5b0      	push	{r4, r5, r7, lr}
 80005f6:	b08e      	sub	sp, #56	; 0x38
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005fa:	f000 fd15 	bl	8001028 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fe:	f000 f83f 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000602:	f000 f8d1 	bl	80007a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000606:	f000 f8a5 	bl	8000754 <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of myTask01 */
  osThreadDef(myTask01, myStartTask01, osPriorityNormal, 0, 128);
 800060a:	4b18      	ldr	r3, [pc, #96]	; (800066c <main+0x78>)
 800060c:	f107 041c 	add.w	r4, r7, #28
 8000610:	461d      	mov	r5, r3
 8000612:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000614:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000616:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800061a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask01Handle = osThreadCreate(osThread(myTask01), NULL);
 800061e:	f107 031c 	add.w	r3, r7, #28
 8000622:	2100      	movs	r1, #0
 8000624:	4618      	mov	r0, r3
 8000626:	f002 fc0a 	bl	8002e3e <osThreadCreate>
 800062a:	4603      	mov	r3, r0
 800062c:	4a10      	ldr	r2, [pc, #64]	; (8000670 <main+0x7c>)
 800062e:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, myStartTask02, osPriorityIdle, 0, 128);
 8000630:	4b10      	ldr	r3, [pc, #64]	; (8000674 <main+0x80>)
 8000632:	463c      	mov	r4, r7
 8000634:	461d      	mov	r5, r3
 8000636:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000638:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800063e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8000642:	463b      	mov	r3, r7
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f002 fbf9 	bl	8002e3e <osThreadCreate>
 800064c:	4603      	mov	r3, r0
 800064e:	4a0a      	ldr	r2, [pc, #40]	; (8000678 <main+0x84>)
 8000650:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  ProgramStart("RTOS test.........");
 8000652:	480a      	ldr	r0, [pc, #40]	; (800067c <main+0x88>)
 8000654:	f000 faa2 	bl	8000b9c <ProgramStart>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000658:	f002 fbea 	bl	8002e30 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  LD2Test();
 800065c:	f7ff ffc0 	bl	80005e0 <LD2Test>
	  //HAL_Delay(500);	Don't use HAL_Delay (RTOS)
	  osDelay(500);
 8000660:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000664:	f002 fc37 	bl	8002ed6 <osDelay>
	  LD2Test();
 8000668:	e7f8      	b.n	800065c <main+0x68>
 800066a:	bf00      	nop
 800066c:	08005810 	.word	0x08005810
 8000670:	20000370 	.word	0x20000370
 8000674:	08005838 	.word	0x08005838
 8000678:	20000374 	.word	0x20000374
 800067c:	080057f0 	.word	0x080057f0

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b094      	sub	sp, #80	; 0x50
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	f107 0320 	add.w	r3, r7, #32
 800068a:	2230      	movs	r2, #48	; 0x30
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f004 f902 	bl	8004898 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	2300      	movs	r3, #0
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	4b28      	ldr	r3, [pc, #160]	; (800074c <SystemClock_Config+0xcc>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ac:	4a27      	ldr	r2, [pc, #156]	; (800074c <SystemClock_Config+0xcc>)
 80006ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b2:	6413      	str	r3, [r2, #64]	; 0x40
 80006b4:	4b25      	ldr	r3, [pc, #148]	; (800074c <SystemClock_Config+0xcc>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006bc:	60bb      	str	r3, [r7, #8]
 80006be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	2300      	movs	r3, #0
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	4b22      	ldr	r3, [pc, #136]	; (8000750 <SystemClock_Config+0xd0>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a21      	ldr	r2, [pc, #132]	; (8000750 <SystemClock_Config+0xd0>)
 80006ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <SystemClock_Config+0xd0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006dc:	2302      	movs	r3, #2
 80006de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e0:	2301      	movs	r3, #1
 80006e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e4:	2310      	movs	r3, #16
 80006e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e8:	2302      	movs	r3, #2
 80006ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ec:	2300      	movs	r3, #0
 80006ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006f0:	2310      	movs	r3, #16
 80006f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006f4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006fa:	2304      	movs	r3, #4
 80006fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006fe:	2304      	movs	r3, #4
 8000700:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000702:	f107 0320 	add.w	r3, r7, #32
 8000706:	4618      	mov	r0, r3
 8000708:	f000 ff9a 	bl	8001640 <HAL_RCC_OscConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000712:	f000 fa05 	bl	8000b20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000716:	230f      	movs	r3, #15
 8000718:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071a:	2302      	movs	r3, #2
 800071c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000722:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000726:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	2102      	movs	r1, #2
 8000732:	4618      	mov	r0, r3
 8000734:	f001 f9fc 	bl	8001b30 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800073e:	f000 f9ef 	bl	8000b20 <Error_Handler>
  }
}
 8000742:	bf00      	nop
 8000744:	3750      	adds	r7, #80	; 0x50
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800
 8000750:	40007000 	.word	0x40007000

08000754 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000758:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <MX_USART2_UART_Init+0x4c>)
 800075a:	4a12      	ldr	r2, [pc, #72]	; (80007a4 <MX_USART2_UART_Init+0x50>)
 800075c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800075e:	4b10      	ldr	r3, [pc, #64]	; (80007a0 <MX_USART2_UART_Init+0x4c>)
 8000760:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000764:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000766:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <MX_USART2_UART_Init+0x4c>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800076c:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <MX_USART2_UART_Init+0x4c>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000772:	4b0b      	ldr	r3, [pc, #44]	; (80007a0 <MX_USART2_UART_Init+0x4c>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000778:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <MX_USART2_UART_Init+0x4c>)
 800077a:	220c      	movs	r2, #12
 800077c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077e:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <MX_USART2_UART_Init+0x4c>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000784:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <MX_USART2_UART_Init+0x4c>)
 8000786:	2200      	movs	r2, #0
 8000788:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800078a:	4805      	ldr	r0, [pc, #20]	; (80007a0 <MX_USART2_UART_Init+0x4c>)
 800078c:	f001 fe96 	bl	80024bc <HAL_UART_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000796:	f000 f9c3 	bl	8000b20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000328 	.word	0x20000328
 80007a4:	40004400 	.word	0x40004400

080007a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b08a      	sub	sp, #40	; 0x28
 80007ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ae:	f107 0314 	add.w	r3, r7, #20
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	609a      	str	r2, [r3, #8]
 80007ba:	60da      	str	r2, [r3, #12]
 80007bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	613b      	str	r3, [r7, #16]
 80007c2:	4b3c      	ldr	r3, [pc, #240]	; (80008b4 <MX_GPIO_Init+0x10c>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a3b      	ldr	r2, [pc, #236]	; (80008b4 <MX_GPIO_Init+0x10c>)
 80007c8:	f043 0304 	orr.w	r3, r3, #4
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b39      	ldr	r3, [pc, #228]	; (80008b4 <MX_GPIO_Init+0x10c>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0304 	and.w	r3, r3, #4
 80007d6:	613b      	str	r3, [r7, #16]
 80007d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	60fb      	str	r3, [r7, #12]
 80007de:	4b35      	ldr	r3, [pc, #212]	; (80008b4 <MX_GPIO_Init+0x10c>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a34      	ldr	r2, [pc, #208]	; (80008b4 <MX_GPIO_Init+0x10c>)
 80007e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b32      	ldr	r3, [pc, #200]	; (80008b4 <MX_GPIO_Init+0x10c>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	60bb      	str	r3, [r7, #8]
 80007fa:	4b2e      	ldr	r3, [pc, #184]	; (80008b4 <MX_GPIO_Init+0x10c>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	4a2d      	ldr	r2, [pc, #180]	; (80008b4 <MX_GPIO_Init+0x10c>)
 8000800:	f043 0301 	orr.w	r3, r3, #1
 8000804:	6313      	str	r3, [r2, #48]	; 0x30
 8000806:	4b2b      	ldr	r3, [pc, #172]	; (80008b4 <MX_GPIO_Init+0x10c>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	f003 0301 	and.w	r3, r3, #1
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	4b27      	ldr	r3, [pc, #156]	; (80008b4 <MX_GPIO_Init+0x10c>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a26      	ldr	r2, [pc, #152]	; (80008b4 <MX_GPIO_Init+0x10c>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b24      	ldr	r3, [pc, #144]	; (80008b4 <MX_GPIO_Init+0x10c>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800082e:	2200      	movs	r2, #0
 8000830:	2120      	movs	r1, #32
 8000832:	4821      	ldr	r0, [pc, #132]	; (80008b8 <MX_GPIO_Init+0x110>)
 8000834:	f000 feb8 	bl	80015a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, In4_Pin|In1_Pin|In3_Pin|In2_Pin, GPIO_PIN_RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	f44f 6187 	mov.w	r1, #1080	; 0x438
 800083e:	481f      	ldr	r0, [pc, #124]	; (80008bc <MX_GPIO_Init+0x114>)
 8000840:	f000 feb2 	bl	80015a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000844:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000848:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800084a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800084e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000854:	f107 0314 	add.w	r3, r7, #20
 8000858:	4619      	mov	r1, r3
 800085a:	4819      	ldr	r0, [pc, #100]	; (80008c0 <MX_GPIO_Init+0x118>)
 800085c:	f000 fd08 	bl	8001270 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000860:	2320      	movs	r3, #32
 8000862:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000864:	2301      	movs	r3, #1
 8000866:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086c:	2300      	movs	r3, #0
 800086e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	4619      	mov	r1, r3
 8000876:	4810      	ldr	r0, [pc, #64]	; (80008b8 <MX_GPIO_Init+0x110>)
 8000878:	f000 fcfa 	bl	8001270 <HAL_GPIO_Init>

  /*Configure GPIO pins : In4_Pin In1_Pin In3_Pin In2_Pin */
  GPIO_InitStruct.Pin = In4_Pin|In1_Pin|In3_Pin|In2_Pin;
 800087c:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000882:	2301      	movs	r3, #1
 8000884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	2300      	movs	r3, #0
 800088c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800088e:	f107 0314 	add.w	r3, r7, #20
 8000892:	4619      	mov	r1, r3
 8000894:	4809      	ldr	r0, [pc, #36]	; (80008bc <MX_GPIO_Init+0x114>)
 8000896:	f000 fceb 	bl	8001270 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2105      	movs	r1, #5
 800089e:	2028      	movs	r0, #40	; 0x28
 80008a0:	f000 fcbc 	bl	800121c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008a4:	2028      	movs	r0, #40	; 0x28
 80008a6:	f000 fcd5 	bl	8001254 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008aa:	bf00      	nop
 80008ac:	3728      	adds	r7, #40	; 0x28
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40020000 	.word	0x40020000
 80008bc:	40020400 	.word	0x40020400
 80008c0:	40020800 	.word	0x40020800

080008c4 <myStartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_myStartTask01 */
void myStartTask01(void const * argument)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int n1 = 0;
 80008cc:	2300      	movs	r3, #0
 80008ce:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	LD2Test();
 80008d0:	f7ff fe86 	bl	80005e0 <LD2Test>
	//HAL_Delay(500);
	Cursor(0, 0);
 80008d4:	2100      	movs	r1, #0
 80008d6:	2000      	movs	r0, #0
 80008d8:	f000 f9a0 	bl	8000c1c <Cursor>
	printf("LD2 flashed %d times(Task1)\r\n", n1++);
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	1c5a      	adds	r2, r3, #1
 80008e0:	60fa      	str	r2, [r7, #12]
 80008e2:	4619      	mov	r1, r3
 80008e4:	4803      	ldr	r0, [pc, #12]	; (80008f4 <myStartTask01+0x30>)
 80008e6:	f003 fdc3 	bl	8004470 <iprintf>
    osDelay(500);
 80008ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008ee:	f002 faf2 	bl	8002ed6 <osDelay>
  {
 80008f2:	e7ed      	b.n	80008d0 <myStartTask01+0xc>
 80008f4:	08005854 	.word	0x08005854

080008f8 <myStartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_myStartTask02 */
void myStartTask02(void const * argument)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN myStartTask02 */
	int n2 = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	60bb      	str	r3, [r7, #8]
		else {
			printf("                              ");
		}
	}*/

	if(mode) {
 8000904:	4b7a      	ldr	r3, [pc, #488]	; (8000af0 <myStartTask02+0x1f8>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2b00      	cmp	r3, #0
 800090a:	f000 80d4 	beq.w	8000ab6 <myStartTask02+0x1be>
		mode = 0;
 800090e:	4b78      	ldr	r3, [pc, #480]	; (8000af0 <myStartTask02+0x1f8>)
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < 64 * bn; i++) {
 8000914:	2300      	movs	r3, #0
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	e0c2      	b.n	8000aa0 <myStartTask02+0x1a8>
			HAL_GPIO_WritePin(In1_GPIO_Port, In1_Pin, 1);
 800091a:	2201      	movs	r2, #1
 800091c:	2108      	movs	r1, #8
 800091e:	4875      	ldr	r0, [pc, #468]	; (8000af4 <myStartTask02+0x1fc>)
 8000920:	f000 fe42 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In2_GPIO_Port, In2_Pin, 0);
 8000924:	2200      	movs	r2, #0
 8000926:	2120      	movs	r1, #32
 8000928:	4872      	ldr	r0, [pc, #456]	; (8000af4 <myStartTask02+0x1fc>)
 800092a:	f000 fe3d 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In3_GPIO_Port, In3_Pin, 0);
 800092e:	2200      	movs	r2, #0
 8000930:	2110      	movs	r1, #16
 8000932:	4870      	ldr	r0, [pc, #448]	; (8000af4 <myStartTask02+0x1fc>)
 8000934:	f000 fe38 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In4_GPIO_Port, In4_Pin, 0);
 8000938:	2200      	movs	r2, #0
 800093a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800093e:	486d      	ldr	r0, [pc, #436]	; (8000af4 <myStartTask02+0x1fc>)
 8000940:	f000 fe32 	bl	80015a8 <HAL_GPIO_WritePin>
			osDelay(10);
 8000944:	200a      	movs	r0, #10
 8000946:	f002 fac6 	bl	8002ed6 <osDelay>


			HAL_GPIO_WritePin(In1_GPIO_Port, In1_Pin, 1);
 800094a:	2201      	movs	r2, #1
 800094c:	2108      	movs	r1, #8
 800094e:	4869      	ldr	r0, [pc, #420]	; (8000af4 <myStartTask02+0x1fc>)
 8000950:	f000 fe2a 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In2_GPIO_Port, In2_Pin, 1);
 8000954:	2201      	movs	r2, #1
 8000956:	2120      	movs	r1, #32
 8000958:	4866      	ldr	r0, [pc, #408]	; (8000af4 <myStartTask02+0x1fc>)
 800095a:	f000 fe25 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In3_GPIO_Port, In3_Pin, 0);
 800095e:	2200      	movs	r2, #0
 8000960:	2110      	movs	r1, #16
 8000962:	4864      	ldr	r0, [pc, #400]	; (8000af4 <myStartTask02+0x1fc>)
 8000964:	f000 fe20 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In4_GPIO_Port, In4_Pin, 0);
 8000968:	2200      	movs	r2, #0
 800096a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800096e:	4861      	ldr	r0, [pc, #388]	; (8000af4 <myStartTask02+0x1fc>)
 8000970:	f000 fe1a 	bl	80015a8 <HAL_GPIO_WritePin>
			osDelay(10);
 8000974:	200a      	movs	r0, #10
 8000976:	f002 faae 	bl	8002ed6 <osDelay>

			HAL_GPIO_WritePin(In1_GPIO_Port, In1_Pin, 0);
 800097a:	2200      	movs	r2, #0
 800097c:	2108      	movs	r1, #8
 800097e:	485d      	ldr	r0, [pc, #372]	; (8000af4 <myStartTask02+0x1fc>)
 8000980:	f000 fe12 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In2_GPIO_Port, In2_Pin, 1);
 8000984:	2201      	movs	r2, #1
 8000986:	2120      	movs	r1, #32
 8000988:	485a      	ldr	r0, [pc, #360]	; (8000af4 <myStartTask02+0x1fc>)
 800098a:	f000 fe0d 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In3_GPIO_Port, In3_Pin, 0);
 800098e:	2200      	movs	r2, #0
 8000990:	2110      	movs	r1, #16
 8000992:	4858      	ldr	r0, [pc, #352]	; (8000af4 <myStartTask02+0x1fc>)
 8000994:	f000 fe08 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In4_GPIO_Port, In4_Pin, 0);
 8000998:	2200      	movs	r2, #0
 800099a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800099e:	4855      	ldr	r0, [pc, #340]	; (8000af4 <myStartTask02+0x1fc>)
 80009a0:	f000 fe02 	bl	80015a8 <HAL_GPIO_WritePin>
			osDelay(10);
 80009a4:	200a      	movs	r0, #10
 80009a6:	f002 fa96 	bl	8002ed6 <osDelay>

			HAL_GPIO_WritePin(In1_GPIO_Port, In1_Pin, 0);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2108      	movs	r1, #8
 80009ae:	4851      	ldr	r0, [pc, #324]	; (8000af4 <myStartTask02+0x1fc>)
 80009b0:	f000 fdfa 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In2_GPIO_Port, In2_Pin, 1);
 80009b4:	2201      	movs	r2, #1
 80009b6:	2120      	movs	r1, #32
 80009b8:	484e      	ldr	r0, [pc, #312]	; (8000af4 <myStartTask02+0x1fc>)
 80009ba:	f000 fdf5 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In3_GPIO_Port, In3_Pin, 1);
 80009be:	2201      	movs	r2, #1
 80009c0:	2110      	movs	r1, #16
 80009c2:	484c      	ldr	r0, [pc, #304]	; (8000af4 <myStartTask02+0x1fc>)
 80009c4:	f000 fdf0 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In4_GPIO_Port, In4_Pin, 0);
 80009c8:	2200      	movs	r2, #0
 80009ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009ce:	4849      	ldr	r0, [pc, #292]	; (8000af4 <myStartTask02+0x1fc>)
 80009d0:	f000 fdea 	bl	80015a8 <HAL_GPIO_WritePin>
			osDelay(10);
 80009d4:	200a      	movs	r0, #10
 80009d6:	f002 fa7e 	bl	8002ed6 <osDelay>

			HAL_GPIO_WritePin(In1_GPIO_Port, In1_Pin, 0);
 80009da:	2200      	movs	r2, #0
 80009dc:	2108      	movs	r1, #8
 80009de:	4845      	ldr	r0, [pc, #276]	; (8000af4 <myStartTask02+0x1fc>)
 80009e0:	f000 fde2 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In2_GPIO_Port, In2_Pin, 0);
 80009e4:	2200      	movs	r2, #0
 80009e6:	2120      	movs	r1, #32
 80009e8:	4842      	ldr	r0, [pc, #264]	; (8000af4 <myStartTask02+0x1fc>)
 80009ea:	f000 fddd 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In3_GPIO_Port, In3_Pin, 1);
 80009ee:	2201      	movs	r2, #1
 80009f0:	2110      	movs	r1, #16
 80009f2:	4840      	ldr	r0, [pc, #256]	; (8000af4 <myStartTask02+0x1fc>)
 80009f4:	f000 fdd8 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In4_GPIO_Port, In4_Pin, 0);
 80009f8:	2200      	movs	r2, #0
 80009fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009fe:	483d      	ldr	r0, [pc, #244]	; (8000af4 <myStartTask02+0x1fc>)
 8000a00:	f000 fdd2 	bl	80015a8 <HAL_GPIO_WritePin>
			osDelay(10);
 8000a04:	200a      	movs	r0, #10
 8000a06:	f002 fa66 	bl	8002ed6 <osDelay>

			HAL_GPIO_WritePin(In1_GPIO_Port, In1_Pin, 0);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	2108      	movs	r1, #8
 8000a0e:	4839      	ldr	r0, [pc, #228]	; (8000af4 <myStartTask02+0x1fc>)
 8000a10:	f000 fdca 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In2_GPIO_Port, In2_Pin, 0);
 8000a14:	2200      	movs	r2, #0
 8000a16:	2120      	movs	r1, #32
 8000a18:	4836      	ldr	r0, [pc, #216]	; (8000af4 <myStartTask02+0x1fc>)
 8000a1a:	f000 fdc5 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In3_GPIO_Port, In3_Pin, 1);
 8000a1e:	2201      	movs	r2, #1
 8000a20:	2110      	movs	r1, #16
 8000a22:	4834      	ldr	r0, [pc, #208]	; (8000af4 <myStartTask02+0x1fc>)
 8000a24:	f000 fdc0 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In4_GPIO_Port, In4_Pin, 1);
 8000a28:	2201      	movs	r2, #1
 8000a2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a2e:	4831      	ldr	r0, [pc, #196]	; (8000af4 <myStartTask02+0x1fc>)
 8000a30:	f000 fdba 	bl	80015a8 <HAL_GPIO_WritePin>
			osDelay(10);
 8000a34:	200a      	movs	r0, #10
 8000a36:	f002 fa4e 	bl	8002ed6 <osDelay>

			HAL_GPIO_WritePin(In1_GPIO_Port, In1_Pin, 0);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	2108      	movs	r1, #8
 8000a3e:	482d      	ldr	r0, [pc, #180]	; (8000af4 <myStartTask02+0x1fc>)
 8000a40:	f000 fdb2 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In2_GPIO_Port, In2_Pin, 0);
 8000a44:	2200      	movs	r2, #0
 8000a46:	2120      	movs	r1, #32
 8000a48:	482a      	ldr	r0, [pc, #168]	; (8000af4 <myStartTask02+0x1fc>)
 8000a4a:	f000 fdad 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In3_GPIO_Port, In3_Pin, 0);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2110      	movs	r1, #16
 8000a52:	4828      	ldr	r0, [pc, #160]	; (8000af4 <myStartTask02+0x1fc>)
 8000a54:	f000 fda8 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In4_GPIO_Port, In4_Pin, 1);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a5e:	4825      	ldr	r0, [pc, #148]	; (8000af4 <myStartTask02+0x1fc>)
 8000a60:	f000 fda2 	bl	80015a8 <HAL_GPIO_WritePin>
			osDelay(10);
 8000a64:	200a      	movs	r0, #10
 8000a66:	f002 fa36 	bl	8002ed6 <osDelay>

			HAL_GPIO_WritePin(In1_GPIO_Port, In1_Pin, 1);
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	2108      	movs	r1, #8
 8000a6e:	4821      	ldr	r0, [pc, #132]	; (8000af4 <myStartTask02+0x1fc>)
 8000a70:	f000 fd9a 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In2_GPIO_Port, In2_Pin, 0);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2120      	movs	r1, #32
 8000a78:	481e      	ldr	r0, [pc, #120]	; (8000af4 <myStartTask02+0x1fc>)
 8000a7a:	f000 fd95 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In3_GPIO_Port, In3_Pin, 0);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2110      	movs	r1, #16
 8000a82:	481c      	ldr	r0, [pc, #112]	; (8000af4 <myStartTask02+0x1fc>)
 8000a84:	f000 fd90 	bl	80015a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(In4_GPIO_Port, In4_Pin, 1);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a8e:	4819      	ldr	r0, [pc, #100]	; (8000af4 <myStartTask02+0x1fc>)
 8000a90:	f000 fd8a 	bl	80015a8 <HAL_GPIO_WritePin>
			osDelay(10);
 8000a94:	200a      	movs	r0, #10
 8000a96:	f002 fa1e 	bl	8002ed6 <osDelay>
		for(int i = 0; i < 64 * bn; i++) {
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	4b15      	ldr	r3, [pc, #84]	; (8000af8 <myStartTask02+0x200>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	019b      	lsls	r3, r3, #6
 8000aa6:	68fa      	ldr	r2, [r7, #12]
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	f6ff af36 	blt.w	800091a <myStartTask02+0x22>
		}
		bn = 0;
 8000aae:	4b12      	ldr	r3, [pc, #72]	; (8000af8 <myStartTask02+0x200>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	e017      	b.n	8000ae6 <myStartTask02+0x1ee>
	}
	else {
		HAL_GPIO_WritePin(In1_GPIO_Port, In1_Pin, 0);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2108      	movs	r1, #8
 8000aba:	480e      	ldr	r0, [pc, #56]	; (8000af4 <myStartTask02+0x1fc>)
 8000abc:	f000 fd74 	bl	80015a8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(In2_GPIO_Port, In2_Pin, 0);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2120      	movs	r1, #32
 8000ac4:	480b      	ldr	r0, [pc, #44]	; (8000af4 <myStartTask02+0x1fc>)
 8000ac6:	f000 fd6f 	bl	80015a8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(In3_GPIO_Port, In3_Pin, 0);
 8000aca:	2200      	movs	r2, #0
 8000acc:	2110      	movs	r1, #16
 8000ace:	4809      	ldr	r0, [pc, #36]	; (8000af4 <myStartTask02+0x1fc>)
 8000ad0:	f000 fd6a 	bl	80015a8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(In4_GPIO_Port, In4_Pin, 0);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ada:	4806      	ldr	r0, [pc, #24]	; (8000af4 <myStartTask02+0x1fc>)
 8000adc:	f000 fd64 	bl	80015a8 <HAL_GPIO_WritePin>
		osDelay(10);
 8000ae0:	200a      	movs	r0, #10
 8000ae2:	f002 f9f8 	bl	8002ed6 <osDelay>
	}
    osDelay(1);
 8000ae6:	2001      	movs	r0, #1
 8000ae8:	f002 f9f5 	bl	8002ed6 <osDelay>
	if(mode) {
 8000aec:	e70a      	b.n	8000904 <myStartTask02+0xc>
 8000aee:	bf00      	nop
 8000af0:	20000378 	.word	0x20000378
 8000af4:	40020400 	.word	0x40020400
 8000af8:	2000037c 	.word	0x2000037c

08000afc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a04      	ldr	r2, [pc, #16]	; (8000b1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d101      	bne.n	8000b12 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b0e:	f000 faad 	bl	800106c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40014400 	.word	0x40014400

08000b20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b24:	b672      	cpsid	i
}
 8000b26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <Error_Handler+0x8>
	...

08000b2c <__io_getchar>:
//#include "C:\Users\user\STM32Cube\Repository\STM32Cube_FW_F4_V1.28.1\Drivers\STM32F4xx_HAL_Driver\inc\stm32f4xx_hal_i2c.h"
extern UART_HandleTypeDef huart2;


int __io_getchar(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
   char ch;
   //     while  
   while(HAL_UART_Receive(&huart2, &ch, 1, 10) != HAL_OK);
 8000b32:	bf00      	nop
 8000b34:	1df9      	adds	r1, r7, #7
 8000b36:	230a      	movs	r3, #10
 8000b38:	2201      	movs	r2, #1
 8000b3a:	480d      	ldr	r0, [pc, #52]	; (8000b70 <__io_getchar+0x44>)
 8000b3c:	f001 fd99 	bl	8002672 <HAL_UART_Receive>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d1f6      	bne.n	8000b34 <__io_getchar+0x8>
   HAL_UART_Transmit(&huart2, &ch, 1, 10); // echo: Serial      
 8000b46:	1df9      	adds	r1, r7, #7
 8000b48:	230a      	movs	r3, #10
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	4808      	ldr	r0, [pc, #32]	; (8000b70 <__io_getchar+0x44>)
 8000b4e:	f001 fd05 	bl	800255c <HAL_UART_Transmit>
   if(ch == '\r') HAL_UART_Transmit(&huart2, "\n", 1, 10);
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	2b0d      	cmp	r3, #13
 8000b56:	d105      	bne.n	8000b64 <__io_getchar+0x38>
 8000b58:	230a      	movs	r3, #10
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	4905      	ldr	r1, [pc, #20]	; (8000b74 <__io_getchar+0x48>)
 8000b5e:	4804      	ldr	r0, [pc, #16]	; (8000b70 <__io_getchar+0x44>)
 8000b60:	f001 fcfc 	bl	800255c <HAL_UART_Transmit>
   return ch;
 8000b64:	79fb      	ldrb	r3, [r7, #7]
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20000328 	.word	0x20000328
 8000b74:	08005874 	.word	0x08005874

08000b78 <__io_putchar>:
int __io_putchar(int ch) // Lowest output Function
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
   HAL_UART_Transmit(&huart2, &ch, 1, 10); // timeout: 10ms
 8000b80:	1d39      	adds	r1, r7, #4
 8000b82:	230a      	movs	r3, #10
 8000b84:	2201      	movs	r2, #1
 8000b86:	4804      	ldr	r0, [pc, #16]	; (8000b98 <__io_putchar+0x20>)
 8000b88:	f001 fce8 	bl	800255c <HAL_UART_Transmit>
   return ch;
 8000b8c:	687b      	ldr	r3, [r7, #4]
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	20000328 	.word	0x20000328

08000b9c <ProgramStart>:
void ProgramStart(char *str)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
   //printf("\033[2J\033[0;0H"); // printf("\033[2J"); :  Clear
   cls();
 8000ba4:	f000 f830 	bl	8000c08 <cls>
   Cursor(0,0);
 8000ba8:	2100      	movs	r1, #0
 8000baa:	2000      	movs	r0, #0
 8000bac:	f000 f836 	bl	8000c1c <Cursor>
   printf("Program Name - %s\r\n", str);
 8000bb0:	6879      	ldr	r1, [r7, #4]
 8000bb2:	480a      	ldr	r0, [pc, #40]	; (8000bdc <ProgramStart+0x40>)
 8000bb4:	f003 fc5c 	bl	8004470 <iprintf>
   printf("Press Blue-button(B1) to Start ...\r\n");
 8000bb8:	4809      	ldr	r0, [pc, #36]	; (8000be0 <ProgramStart+0x44>)
 8000bba:	f003 fcbf 	bl	800453c <puts>
   StandBy();
 8000bbe:	f000 f813 	bl	8000be8 <StandBy>
   setvbuf(stdin, NULL, _IONBF, 0);
 8000bc2:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <ProgramStart+0x48>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	6858      	ldr	r0, [r3, #4]
 8000bc8:	2300      	movs	r3, #0
 8000bca:	2202      	movs	r2, #2
 8000bcc:	2100      	movs	r1, #0
 8000bce:	f003 fcbd 	bl	800454c <setvbuf>
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	08005878 	.word	0x08005878
 8000be0:	0800588c 	.word	0x0800588c
 8000be4:	20000068 	.word	0x20000068

08000be8 <StandBy>:

void StandBy()
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
   while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin));
 8000bec:	bf00      	nop
 8000bee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bf2:	4804      	ldr	r0, [pc, #16]	; (8000c04 <StandBy+0x1c>)
 8000bf4:	f000 fcc0 	bl	8001578 <HAL_GPIO_ReadPin>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d1f7      	bne.n	8000bee <StandBy+0x6>
}
 8000bfe:	bf00      	nop
 8000c00:	bf00      	nop
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40020800 	.word	0x40020800

08000c08 <cls>:

void cls() //  clear
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
   printf("\033[2J");
 8000c0c:	4802      	ldr	r0, [pc, #8]	; (8000c18 <cls+0x10>)
 8000c0e:	f003 fc2f 	bl	8004470 <iprintf>
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	080058b0 	.word	0x080058b0

08000c1c <Cursor>:

void Cursor(int x, int y)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b088      	sub	sp, #32
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
 8000c24:	6039      	str	r1, [r7, #0]
   char buf[20];
   sprintf(buf, "\033[%d;%dH", y,x);
 8000c26:	f107 000c 	add.w	r0, r7, #12
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	683a      	ldr	r2, [r7, #0]
 8000c2e:	4906      	ldr	r1, [pc, #24]	; (8000c48 <Cursor+0x2c>)
 8000c30:	f003 fd3a 	bl	80046a8 <siprintf>
   puts(buf);
 8000c34:	f107 030c 	add.w	r3, r7, #12
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f003 fc7f 	bl	800453c <puts>
}
 8000c3e:	bf00      	nop
 8000c40:	3720      	adds	r7, #32
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	080058b8 	.word	0x080058b8

08000c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	607b      	str	r3, [r7, #4]
 8000c56:	4b12      	ldr	r3, [pc, #72]	; (8000ca0 <HAL_MspInit+0x54>)
 8000c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5a:	4a11      	ldr	r2, [pc, #68]	; (8000ca0 <HAL_MspInit+0x54>)
 8000c5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c60:	6453      	str	r3, [r2, #68]	; 0x44
 8000c62:	4b0f      	ldr	r3, [pc, #60]	; (8000ca0 <HAL_MspInit+0x54>)
 8000c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c6a:	607b      	str	r3, [r7, #4]
 8000c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	603b      	str	r3, [r7, #0]
 8000c72:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_MspInit+0x54>)
 8000c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c76:	4a0a      	ldr	r2, [pc, #40]	; (8000ca0 <HAL_MspInit+0x54>)
 8000c78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c7e:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <HAL_MspInit+0x54>)
 8000c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c86:	603b      	str	r3, [r7, #0]
 8000c88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	210f      	movs	r1, #15
 8000c8e:	f06f 0001 	mvn.w	r0, #1
 8000c92:	f000 fac3 	bl	800121c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c96:	bf00      	nop
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40023800 	.word	0x40023800

08000ca4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b08a      	sub	sp, #40	; 0x28
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 0314 	add.w	r3, r7, #20
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a19      	ldr	r2, [pc, #100]	; (8000d28 <HAL_UART_MspInit+0x84>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d12b      	bne.n	8000d1e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	613b      	str	r3, [r7, #16]
 8000cca:	4b18      	ldr	r3, [pc, #96]	; (8000d2c <HAL_UART_MspInit+0x88>)
 8000ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cce:	4a17      	ldr	r2, [pc, #92]	; (8000d2c <HAL_UART_MspInit+0x88>)
 8000cd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8000cd6:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <HAL_UART_MspInit+0x88>)
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cde:	613b      	str	r3, [r7, #16]
 8000ce0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60fb      	str	r3, [r7, #12]
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <HAL_UART_MspInit+0x88>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a10      	ldr	r2, [pc, #64]	; (8000d2c <HAL_UART_MspInit+0x88>)
 8000cec:	f043 0301 	orr.w	r3, r3, #1
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	; (8000d2c <HAL_UART_MspInit+0x88>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f003 0301 	and.w	r3, r3, #1
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000cfe:	230c      	movs	r3, #12
 8000d00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d02:	2302      	movs	r3, #2
 8000d04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d0e:	2307      	movs	r3, #7
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d12:	f107 0314 	add.w	r3, r7, #20
 8000d16:	4619      	mov	r1, r3
 8000d18:	4805      	ldr	r0, [pc, #20]	; (8000d30 <HAL_UART_MspInit+0x8c>)
 8000d1a:	f000 faa9 	bl	8001270 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d1e:	bf00      	nop
 8000d20:	3728      	adds	r7, #40	; 0x28
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40004400 	.word	0x40004400
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	40020000 	.word	0x40020000

08000d34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b08c      	sub	sp, #48	; 0x30
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000d40:	2300      	movs	r3, #0
 8000d42:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8000d44:	2300      	movs	r3, #0
 8000d46:	60bb      	str	r3, [r7, #8]
 8000d48:	4b2e      	ldr	r3, [pc, #184]	; (8000e04 <HAL_InitTick+0xd0>)
 8000d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4c:	4a2d      	ldr	r2, [pc, #180]	; (8000e04 <HAL_InitTick+0xd0>)
 8000d4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d52:	6453      	str	r3, [r2, #68]	; 0x44
 8000d54:	4b2b      	ldr	r3, [pc, #172]	; (8000e04 <HAL_InitTick+0xd0>)
 8000d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d60:	f107 020c 	add.w	r2, r7, #12
 8000d64:	f107 0310 	add.w	r3, r7, #16
 8000d68:	4611      	mov	r1, r2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f001 f900 	bl	8001f70 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000d70:	f001 f8ea 	bl	8001f48 <HAL_RCC_GetPCLK2Freq>
 8000d74:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d78:	4a23      	ldr	r2, [pc, #140]	; (8000e08 <HAL_InitTick+0xd4>)
 8000d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d7e:	0c9b      	lsrs	r3, r3, #18
 8000d80:	3b01      	subs	r3, #1
 8000d82:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8000d84:	4b21      	ldr	r3, [pc, #132]	; (8000e0c <HAL_InitTick+0xd8>)
 8000d86:	4a22      	ldr	r2, [pc, #136]	; (8000e10 <HAL_InitTick+0xdc>)
 8000d88:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8000d8a:	4b20      	ldr	r3, [pc, #128]	; (8000e0c <HAL_InitTick+0xd8>)
 8000d8c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d90:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8000d92:	4a1e      	ldr	r2, [pc, #120]	; (8000e0c <HAL_InitTick+0xd8>)
 8000d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d96:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8000d98:	4b1c      	ldr	r3, [pc, #112]	; (8000e0c <HAL_InitTick+0xd8>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d9e:	4b1b      	ldr	r3, [pc, #108]	; (8000e0c <HAL_InitTick+0xd8>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000da4:	4b19      	ldr	r3, [pc, #100]	; (8000e0c <HAL_InitTick+0xd8>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8000daa:	4818      	ldr	r0, [pc, #96]	; (8000e0c <HAL_InitTick+0xd8>)
 8000dac:	f001 f912 	bl	8001fd4 <HAL_TIM_Base_Init>
 8000db0:	4603      	mov	r3, r0
 8000db2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000db6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d11b      	bne.n	8000df6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8000dbe:	4813      	ldr	r0, [pc, #76]	; (8000e0c <HAL_InitTick+0xd8>)
 8000dc0:	f001 f962 	bl	8002088 <HAL_TIM_Base_Start_IT>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000dca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d111      	bne.n	8000df6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000dd2:	2019      	movs	r0, #25
 8000dd4:	f000 fa3e 	bl	8001254 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2b0f      	cmp	r3, #15
 8000ddc:	d808      	bhi.n	8000df0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000dde:	2200      	movs	r2, #0
 8000de0:	6879      	ldr	r1, [r7, #4]
 8000de2:	2019      	movs	r0, #25
 8000de4:	f000 fa1a 	bl	800121c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000de8:	4a0a      	ldr	r2, [pc, #40]	; (8000e14 <HAL_InitTick+0xe0>)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6013      	str	r3, [r2, #0]
 8000dee:	e002      	b.n	8000df6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000df0:	2301      	movs	r3, #1
 8000df2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000df6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3730      	adds	r7, #48	; 0x30
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40023800 	.word	0x40023800
 8000e08:	431bde83 	.word	0x431bde83
 8000e0c:	20000380 	.word	0x20000380
 8000e10:	40014400 	.word	0x40014400
 8000e14:	20000004 	.word	0x20000004

08000e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e1c:	e7fe      	b.n	8000e1c <NMI_Handler+0x4>

08000e1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e22:	e7fe      	b.n	8000e22 <HardFault_Handler+0x4>

08000e24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e28:	e7fe      	b.n	8000e28 <MemManage_Handler+0x4>

08000e2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e2e:	e7fe      	b.n	8000e2e <BusFault_Handler+0x4>

08000e30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <UsageFault_Handler+0x4>

08000e36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000e48:	4802      	ldr	r0, [pc, #8]	; (8000e54 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000e4a:	f001 f97f 	bl	800214c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000380 	.word	0x20000380

08000e58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e5c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000e60:	f000 fbd6 	bl	8001610 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]
 8000e78:	e00a      	b.n	8000e90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e7a:	f7ff fe57 	bl	8000b2c <__io_getchar>
 8000e7e:	4601      	mov	r1, r0
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	1c5a      	adds	r2, r3, #1
 8000e84:	60ba      	str	r2, [r7, #8]
 8000e86:	b2ca      	uxtb	r2, r1
 8000e88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	617b      	str	r3, [r7, #20]
 8000e90:	697a      	ldr	r2, [r7, #20]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	dbf0      	blt.n	8000e7a <_read+0x12>
  }

  return len;
 8000e98:	687b      	ldr	r3, [r7, #4]
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b086      	sub	sp, #24
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	60f8      	str	r0, [r7, #12]
 8000eaa:	60b9      	str	r1, [r7, #8]
 8000eac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	e009      	b.n	8000ec8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	1c5a      	adds	r2, r3, #1
 8000eb8:	60ba      	str	r2, [r7, #8]
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff fe5b 	bl	8000b78 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	697a      	ldr	r2, [r7, #20]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	dbf1      	blt.n	8000eb4 <_write+0x12>
  }
  return len;
 8000ed0:	687b      	ldr	r3, [r7, #4]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3718      	adds	r7, #24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <_close>:

int _close(int file)
{
 8000eda:	b480      	push	{r7}
 8000edc:	b083      	sub	sp, #12
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ee2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
 8000efa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f02:	605a      	str	r2, [r3, #4]
  return 0;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <_isatty>:

int _isatty(int file)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b083      	sub	sp, #12
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
	...

08000f44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f4c:	4a14      	ldr	r2, [pc, #80]	; (8000fa0 <_sbrk+0x5c>)
 8000f4e:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <_sbrk+0x60>)
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f58:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <_sbrk+0x64>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d102      	bne.n	8000f66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f60:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <_sbrk+0x64>)
 8000f62:	4a12      	ldr	r2, [pc, #72]	; (8000fac <_sbrk+0x68>)
 8000f64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <_sbrk+0x64>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d207      	bcs.n	8000f84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f74:	f003 fd34 	bl	80049e0 <__errno>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	220c      	movs	r2, #12
 8000f7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	e009      	b.n	8000f98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f84:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <_sbrk+0x64>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f8a:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <_sbrk+0x64>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4413      	add	r3, r2
 8000f92:	4a05      	ldr	r2, [pc, #20]	; (8000fa8 <_sbrk+0x64>)
 8000f94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f96:	68fb      	ldr	r3, [r7, #12]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3718      	adds	r7, #24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	20020000 	.word	0x20020000
 8000fa4:	00000400 	.word	0x00000400
 8000fa8:	200003c8 	.word	0x200003c8
 8000fac:	20004270 	.word	0x20004270

08000fb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fb4:	4b06      	ldr	r3, [pc, #24]	; (8000fd0 <SystemInit+0x20>)
 8000fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fba:	4a05      	ldr	r2, [pc, #20]	; (8000fd0 <SystemInit+0x20>)
 8000fbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fd4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800100c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fd8:	f7ff ffea 	bl	8000fb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fdc:	480c      	ldr	r0, [pc, #48]	; (8001010 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fde:	490d      	ldr	r1, [pc, #52]	; (8001014 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fe0:	4a0d      	ldr	r2, [pc, #52]	; (8001018 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fe2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fe4:	e002      	b.n	8000fec <LoopCopyDataInit>

08000fe6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fe6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fe8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fea:	3304      	adds	r3, #4

08000fec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ff0:	d3f9      	bcc.n	8000fe6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ff2:	4a0a      	ldr	r2, [pc, #40]	; (800101c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ff4:	4c0a      	ldr	r4, [pc, #40]	; (8001020 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ff6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ff8:	e001      	b.n	8000ffe <LoopFillZerobss>

08000ffa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ffa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ffc:	3204      	adds	r2, #4

08000ffe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ffe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001000:	d3fb      	bcc.n	8000ffa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001002:	f003 fcf3 	bl	80049ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001006:	f7ff faf5 	bl	80005f4 <main>
  bx  lr    
 800100a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800100c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001010:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001014:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001018:	08005928 	.word	0x08005928
  ldr r2, =_sbss
 800101c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001020:	20004270 	.word	0x20004270

08001024 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001024:	e7fe      	b.n	8001024 <ADC_IRQHandler>
	...

08001028 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800102c:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <HAL_Init+0x40>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a0d      	ldr	r2, [pc, #52]	; (8001068 <HAL_Init+0x40>)
 8001032:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001036:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001038:	4b0b      	ldr	r3, [pc, #44]	; (8001068 <HAL_Init+0x40>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a0a      	ldr	r2, [pc, #40]	; (8001068 <HAL_Init+0x40>)
 800103e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001042:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001044:	4b08      	ldr	r3, [pc, #32]	; (8001068 <HAL_Init+0x40>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a07      	ldr	r2, [pc, #28]	; (8001068 <HAL_Init+0x40>)
 800104a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800104e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001050:	2003      	movs	r0, #3
 8001052:	f000 f8d8 	bl	8001206 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001056:	200f      	movs	r0, #15
 8001058:	f7ff fe6c 	bl	8000d34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800105c:	f7ff fdf6 	bl	8000c4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001060:	2300      	movs	r3, #0
}
 8001062:	4618      	mov	r0, r3
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40023c00 	.word	0x40023c00

0800106c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <HAL_IncTick+0x20>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	461a      	mov	r2, r3
 8001076:	4b06      	ldr	r3, [pc, #24]	; (8001090 <HAL_IncTick+0x24>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4413      	add	r3, r2
 800107c:	4a04      	ldr	r2, [pc, #16]	; (8001090 <HAL_IncTick+0x24>)
 800107e:	6013      	str	r3, [r2, #0]
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	20000008 	.word	0x20000008
 8001090:	200003cc 	.word	0x200003cc

08001094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  return uwTick;
 8001098:	4b03      	ldr	r3, [pc, #12]	; (80010a8 <HAL_GetTick+0x14>)
 800109a:	681b      	ldr	r3, [r3, #0]
}
 800109c:	4618      	mov	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	200003cc 	.word	0x200003cc

080010ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f003 0307 	and.w	r3, r3, #7
 80010ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010bc:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <__NVIC_SetPriorityGrouping+0x44>)
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010c2:	68ba      	ldr	r2, [r7, #8]
 80010c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010c8:	4013      	ands	r3, r2
 80010ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010de:	4a04      	ldr	r2, [pc, #16]	; (80010f0 <__NVIC_SetPriorityGrouping+0x44>)
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	60d3      	str	r3, [r2, #12]
}
 80010e4:	bf00      	nop
 80010e6:	3714      	adds	r7, #20
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010f8:	4b04      	ldr	r3, [pc, #16]	; (800110c <__NVIC_GetPriorityGrouping+0x18>)
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	0a1b      	lsrs	r3, r3, #8
 80010fe:	f003 0307 	and.w	r3, r3, #7
}
 8001102:	4618      	mov	r0, r3
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	e000ed00 	.word	0xe000ed00

08001110 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800111a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111e:	2b00      	cmp	r3, #0
 8001120:	db0b      	blt.n	800113a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	f003 021f 	and.w	r2, r3, #31
 8001128:	4907      	ldr	r1, [pc, #28]	; (8001148 <__NVIC_EnableIRQ+0x38>)
 800112a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112e:	095b      	lsrs	r3, r3, #5
 8001130:	2001      	movs	r0, #1
 8001132:	fa00 f202 	lsl.w	r2, r0, r2
 8001136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	e000e100 	.word	0xe000e100

0800114c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	6039      	str	r1, [r7, #0]
 8001156:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115c:	2b00      	cmp	r3, #0
 800115e:	db0a      	blt.n	8001176 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	b2da      	uxtb	r2, r3
 8001164:	490c      	ldr	r1, [pc, #48]	; (8001198 <__NVIC_SetPriority+0x4c>)
 8001166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116a:	0112      	lsls	r2, r2, #4
 800116c:	b2d2      	uxtb	r2, r2
 800116e:	440b      	add	r3, r1
 8001170:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001174:	e00a      	b.n	800118c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	b2da      	uxtb	r2, r3
 800117a:	4908      	ldr	r1, [pc, #32]	; (800119c <__NVIC_SetPriority+0x50>)
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	f003 030f 	and.w	r3, r3, #15
 8001182:	3b04      	subs	r3, #4
 8001184:	0112      	lsls	r2, r2, #4
 8001186:	b2d2      	uxtb	r2, r2
 8001188:	440b      	add	r3, r1
 800118a:	761a      	strb	r2, [r3, #24]
}
 800118c:	bf00      	nop
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	e000e100 	.word	0xe000e100
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b089      	sub	sp, #36	; 0x24
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f003 0307 	and.w	r3, r3, #7
 80011b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	f1c3 0307 	rsb	r3, r3, #7
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	bf28      	it	cs
 80011be:	2304      	movcs	r3, #4
 80011c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	3304      	adds	r3, #4
 80011c6:	2b06      	cmp	r3, #6
 80011c8:	d902      	bls.n	80011d0 <NVIC_EncodePriority+0x30>
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	3b03      	subs	r3, #3
 80011ce:	e000      	b.n	80011d2 <NVIC_EncodePriority+0x32>
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d4:	f04f 32ff 	mov.w	r2, #4294967295
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	43da      	mvns	r2, r3
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	401a      	ands	r2, r3
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011e8:	f04f 31ff 	mov.w	r1, #4294967295
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	fa01 f303 	lsl.w	r3, r1, r3
 80011f2:	43d9      	mvns	r1, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f8:	4313      	orrs	r3, r2
         );
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3724      	adds	r7, #36	; 0x24
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b082      	sub	sp, #8
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f7ff ff4c 	bl	80010ac <__NVIC_SetPriorityGrouping>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
 8001228:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800122a:	2300      	movs	r3, #0
 800122c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800122e:	f7ff ff61 	bl	80010f4 <__NVIC_GetPriorityGrouping>
 8001232:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	68b9      	ldr	r1, [r7, #8]
 8001238:	6978      	ldr	r0, [r7, #20]
 800123a:	f7ff ffb1 	bl	80011a0 <NVIC_EncodePriority>
 800123e:	4602      	mov	r2, r0
 8001240:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001244:	4611      	mov	r1, r2
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ff80 	bl	800114c <__NVIC_SetPriority>
}
 800124c:	bf00      	nop
 800124e:	3718      	adds	r7, #24
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800125e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff ff54 	bl	8001110 <__NVIC_EnableIRQ>
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001270:	b480      	push	{r7}
 8001272:	b089      	sub	sp, #36	; 0x24
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800127a:	2300      	movs	r3, #0
 800127c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800127e:	2300      	movs	r3, #0
 8001280:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001282:	2300      	movs	r3, #0
 8001284:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]
 800128a:	e159      	b.n	8001540 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800128c:	2201      	movs	r2, #1
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	4013      	ands	r3, r2
 800129e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	f040 8148 	bne.w	800153a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f003 0303 	and.w	r3, r3, #3
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d005      	beq.n	80012c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d130      	bne.n	8001324 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	2203      	movs	r2, #3
 80012ce:	fa02 f303 	lsl.w	r3, r2, r3
 80012d2:	43db      	mvns	r3, r3
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	4013      	ands	r3, r2
 80012d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	68da      	ldr	r2, [r3, #12]
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012f8:	2201      	movs	r2, #1
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	43db      	mvns	r3, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4013      	ands	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	091b      	lsrs	r3, r3, #4
 800130e:	f003 0201 	and.w	r2, r3, #1
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	4313      	orrs	r3, r2
 800131c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f003 0303 	and.w	r3, r3, #3
 800132c:	2b03      	cmp	r3, #3
 800132e:	d017      	beq.n	8001360 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	2203      	movs	r2, #3
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	43db      	mvns	r3, r3
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	4013      	ands	r3, r2
 8001346:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	689a      	ldr	r2, [r3, #8]
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	69ba      	ldr	r2, [r7, #24]
 8001356:	4313      	orrs	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f003 0303 	and.w	r3, r3, #3
 8001368:	2b02      	cmp	r3, #2
 800136a:	d123      	bne.n	80013b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	08da      	lsrs	r2, r3, #3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	3208      	adds	r2, #8
 8001374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001378:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	f003 0307 	and.w	r3, r3, #7
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	220f      	movs	r2, #15
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	43db      	mvns	r3, r3
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	4013      	ands	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	691a      	ldr	r2, [r3, #16]
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	f003 0307 	and.w	r3, r3, #7
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	08da      	lsrs	r2, r3, #3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	3208      	adds	r2, #8
 80013ae:	69b9      	ldr	r1, [r7, #24]
 80013b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	2203      	movs	r2, #3
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	43db      	mvns	r3, r3
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	4013      	ands	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 0203 	and.w	r2, r3, #3
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	fa02 f303 	lsl.w	r3, r2, r3
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	4313      	orrs	r3, r2
 80013e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	f000 80a2 	beq.w	800153a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	4b57      	ldr	r3, [pc, #348]	; (8001558 <HAL_GPIO_Init+0x2e8>)
 80013fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fe:	4a56      	ldr	r2, [pc, #344]	; (8001558 <HAL_GPIO_Init+0x2e8>)
 8001400:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001404:	6453      	str	r3, [r2, #68]	; 0x44
 8001406:	4b54      	ldr	r3, [pc, #336]	; (8001558 <HAL_GPIO_Init+0x2e8>)
 8001408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001412:	4a52      	ldr	r2, [pc, #328]	; (800155c <HAL_GPIO_Init+0x2ec>)
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	089b      	lsrs	r3, r3, #2
 8001418:	3302      	adds	r3, #2
 800141a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800141e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	f003 0303 	and.w	r3, r3, #3
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	220f      	movs	r2, #15
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43db      	mvns	r3, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4013      	ands	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4a49      	ldr	r2, [pc, #292]	; (8001560 <HAL_GPIO_Init+0x2f0>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d019      	beq.n	8001472 <HAL_GPIO_Init+0x202>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a48      	ldr	r2, [pc, #288]	; (8001564 <HAL_GPIO_Init+0x2f4>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d013      	beq.n	800146e <HAL_GPIO_Init+0x1fe>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a47      	ldr	r2, [pc, #284]	; (8001568 <HAL_GPIO_Init+0x2f8>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d00d      	beq.n	800146a <HAL_GPIO_Init+0x1fa>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a46      	ldr	r2, [pc, #280]	; (800156c <HAL_GPIO_Init+0x2fc>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d007      	beq.n	8001466 <HAL_GPIO_Init+0x1f6>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a45      	ldr	r2, [pc, #276]	; (8001570 <HAL_GPIO_Init+0x300>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d101      	bne.n	8001462 <HAL_GPIO_Init+0x1f2>
 800145e:	2304      	movs	r3, #4
 8001460:	e008      	b.n	8001474 <HAL_GPIO_Init+0x204>
 8001462:	2307      	movs	r3, #7
 8001464:	e006      	b.n	8001474 <HAL_GPIO_Init+0x204>
 8001466:	2303      	movs	r3, #3
 8001468:	e004      	b.n	8001474 <HAL_GPIO_Init+0x204>
 800146a:	2302      	movs	r3, #2
 800146c:	e002      	b.n	8001474 <HAL_GPIO_Init+0x204>
 800146e:	2301      	movs	r3, #1
 8001470:	e000      	b.n	8001474 <HAL_GPIO_Init+0x204>
 8001472:	2300      	movs	r3, #0
 8001474:	69fa      	ldr	r2, [r7, #28]
 8001476:	f002 0203 	and.w	r2, r2, #3
 800147a:	0092      	lsls	r2, r2, #2
 800147c:	4093      	lsls	r3, r2
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001484:	4935      	ldr	r1, [pc, #212]	; (800155c <HAL_GPIO_Init+0x2ec>)
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	089b      	lsrs	r3, r3, #2
 800148a:	3302      	adds	r3, #2
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001492:	4b38      	ldr	r3, [pc, #224]	; (8001574 <HAL_GPIO_Init+0x304>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	43db      	mvns	r3, r3
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	4013      	ands	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014b6:	4a2f      	ldr	r2, [pc, #188]	; (8001574 <HAL_GPIO_Init+0x304>)
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014bc:	4b2d      	ldr	r3, [pc, #180]	; (8001574 <HAL_GPIO_Init+0x304>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	43db      	mvns	r3, r3
 80014c6:	69ba      	ldr	r2, [r7, #24]
 80014c8:	4013      	ands	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d003      	beq.n	80014e0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014e0:	4a24      	ldr	r2, [pc, #144]	; (8001574 <HAL_GPIO_Init+0x304>)
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014e6:	4b23      	ldr	r3, [pc, #140]	; (8001574 <HAL_GPIO_Init+0x304>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	43db      	mvns	r3, r3
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	4013      	ands	r3, r2
 80014f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	4313      	orrs	r3, r2
 8001508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800150a:	4a1a      	ldr	r2, [pc, #104]	; (8001574 <HAL_GPIO_Init+0x304>)
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001510:	4b18      	ldr	r3, [pc, #96]	; (8001574 <HAL_GPIO_Init+0x304>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	43db      	mvns	r3, r3
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	4013      	ands	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001528:	2b00      	cmp	r3, #0
 800152a:	d003      	beq.n	8001534 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800152c:	69ba      	ldr	r2, [r7, #24]
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	4313      	orrs	r3, r2
 8001532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001534:	4a0f      	ldr	r2, [pc, #60]	; (8001574 <HAL_GPIO_Init+0x304>)
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	3301      	adds	r3, #1
 800153e:	61fb      	str	r3, [r7, #28]
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	2b0f      	cmp	r3, #15
 8001544:	f67f aea2 	bls.w	800128c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	3724      	adds	r7, #36	; 0x24
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	40023800 	.word	0x40023800
 800155c:	40013800 	.word	0x40013800
 8001560:	40020000 	.word	0x40020000
 8001564:	40020400 	.word	0x40020400
 8001568:	40020800 	.word	0x40020800
 800156c:	40020c00 	.word	0x40020c00
 8001570:	40021000 	.word	0x40021000
 8001574:	40013c00 	.word	0x40013c00

08001578 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	460b      	mov	r3, r1
 8001582:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	691a      	ldr	r2, [r3, #16]
 8001588:	887b      	ldrh	r3, [r7, #2]
 800158a:	4013      	ands	r3, r2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d002      	beq.n	8001596 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001590:	2301      	movs	r3, #1
 8001592:	73fb      	strb	r3, [r7, #15]
 8001594:	e001      	b.n	800159a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001596:	2300      	movs	r3, #0
 8001598:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800159a:	7bfb      	ldrb	r3, [r7, #15]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3714      	adds	r7, #20
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	460b      	mov	r3, r1
 80015b2:	807b      	strh	r3, [r7, #2]
 80015b4:	4613      	mov	r3, r2
 80015b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015b8:	787b      	ldrb	r3, [r7, #1]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d003      	beq.n	80015c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015be:	887a      	ldrh	r2, [r7, #2]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015c4:	e003      	b.n	80015ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015c6:	887b      	ldrh	r3, [r7, #2]
 80015c8:	041a      	lsls	r2, r3, #16
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	619a      	str	r2, [r3, #24]
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015da:	b480      	push	{r7}
 80015dc:	b085      	sub	sp, #20
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
 80015e2:	460b      	mov	r3, r1
 80015e4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015ec:	887a      	ldrh	r2, [r7, #2]
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	4013      	ands	r3, r2
 80015f2:	041a      	lsls	r2, r3, #16
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	43d9      	mvns	r1, r3
 80015f8:	887b      	ldrh	r3, [r7, #2]
 80015fa:	400b      	ands	r3, r1
 80015fc:	431a      	orrs	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	619a      	str	r2, [r3, #24]
}
 8001602:	bf00      	nop
 8001604:	3714      	adds	r7, #20
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
	...

08001610 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800161a:	4b08      	ldr	r3, [pc, #32]	; (800163c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800161c:	695a      	ldr	r2, [r3, #20]
 800161e:	88fb      	ldrh	r3, [r7, #6]
 8001620:	4013      	ands	r3, r2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d006      	beq.n	8001634 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001626:	4a05      	ldr	r2, [pc, #20]	; (800163c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001628:	88fb      	ldrh	r3, [r7, #6]
 800162a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	4618      	mov	r0, r3
 8001630:	f7fe ffbe 	bl	80005b0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40013c00 	.word	0x40013c00

08001640 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e267      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	2b00      	cmp	r3, #0
 800165c:	d075      	beq.n	800174a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800165e:	4b88      	ldr	r3, [pc, #544]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f003 030c 	and.w	r3, r3, #12
 8001666:	2b04      	cmp	r3, #4
 8001668:	d00c      	beq.n	8001684 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800166a:	4b85      	ldr	r3, [pc, #532]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001672:	2b08      	cmp	r3, #8
 8001674:	d112      	bne.n	800169c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001676:	4b82      	ldr	r3, [pc, #520]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800167e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001682:	d10b      	bne.n	800169c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001684:	4b7e      	ldr	r3, [pc, #504]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d05b      	beq.n	8001748 <HAL_RCC_OscConfig+0x108>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d157      	bne.n	8001748 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e242      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016a4:	d106      	bne.n	80016b4 <HAL_RCC_OscConfig+0x74>
 80016a6:	4b76      	ldr	r3, [pc, #472]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a75      	ldr	r2, [pc, #468]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80016ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	e01d      	b.n	80016f0 <HAL_RCC_OscConfig+0xb0>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016bc:	d10c      	bne.n	80016d8 <HAL_RCC_OscConfig+0x98>
 80016be:	4b70      	ldr	r3, [pc, #448]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a6f      	ldr	r2, [pc, #444]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80016c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	4b6d      	ldr	r3, [pc, #436]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a6c      	ldr	r2, [pc, #432]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80016d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016d4:	6013      	str	r3, [r2, #0]
 80016d6:	e00b      	b.n	80016f0 <HAL_RCC_OscConfig+0xb0>
 80016d8:	4b69      	ldr	r3, [pc, #420]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a68      	ldr	r2, [pc, #416]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80016de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016e2:	6013      	str	r3, [r2, #0]
 80016e4:	4b66      	ldr	r3, [pc, #408]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a65      	ldr	r2, [pc, #404]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80016ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d013      	beq.n	8001720 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fccc 	bl	8001094 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001700:	f7ff fcc8 	bl	8001094 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b64      	cmp	r3, #100	; 0x64
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e207      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001712:	4b5b      	ldr	r3, [pc, #364]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0f0      	beq.n	8001700 <HAL_RCC_OscConfig+0xc0>
 800171e:	e014      	b.n	800174a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001720:	f7ff fcb8 	bl	8001094 <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001728:	f7ff fcb4 	bl	8001094 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b64      	cmp	r3, #100	; 0x64
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e1f3      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800173a:	4b51      	ldr	r3, [pc, #324]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1f0      	bne.n	8001728 <HAL_RCC_OscConfig+0xe8>
 8001746:	e000      	b.n	800174a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001748:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d063      	beq.n	800181e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001756:	4b4a      	ldr	r3, [pc, #296]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	f003 030c 	and.w	r3, r3, #12
 800175e:	2b00      	cmp	r3, #0
 8001760:	d00b      	beq.n	800177a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001762:	4b47      	ldr	r3, [pc, #284]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800176a:	2b08      	cmp	r3, #8
 800176c:	d11c      	bne.n	80017a8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800176e:	4b44      	ldr	r3, [pc, #272]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d116      	bne.n	80017a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800177a:	4b41      	ldr	r3, [pc, #260]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	2b00      	cmp	r3, #0
 8001784:	d005      	beq.n	8001792 <HAL_RCC_OscConfig+0x152>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d001      	beq.n	8001792 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e1c7      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001792:	4b3b      	ldr	r3, [pc, #236]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	691b      	ldr	r3, [r3, #16]
 800179e:	00db      	lsls	r3, r3, #3
 80017a0:	4937      	ldr	r1, [pc, #220]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80017a2:	4313      	orrs	r3, r2
 80017a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017a6:	e03a      	b.n	800181e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d020      	beq.n	80017f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017b0:	4b34      	ldr	r3, [pc, #208]	; (8001884 <HAL_RCC_OscConfig+0x244>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b6:	f7ff fc6d 	bl	8001094 <HAL_GetTick>
 80017ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017bc:	e008      	b.n	80017d0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017be:	f7ff fc69 	bl	8001094 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d901      	bls.n	80017d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	e1a8      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d0:	4b2b      	ldr	r3, [pc, #172]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0302 	and.w	r3, r3, #2
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d0f0      	beq.n	80017be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017dc:	4b28      	ldr	r3, [pc, #160]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	691b      	ldr	r3, [r3, #16]
 80017e8:	00db      	lsls	r3, r3, #3
 80017ea:	4925      	ldr	r1, [pc, #148]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 80017ec:	4313      	orrs	r3, r2
 80017ee:	600b      	str	r3, [r1, #0]
 80017f0:	e015      	b.n	800181e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017f2:	4b24      	ldr	r3, [pc, #144]	; (8001884 <HAL_RCC_OscConfig+0x244>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f8:	f7ff fc4c 	bl	8001094 <HAL_GetTick>
 80017fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017fe:	e008      	b.n	8001812 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001800:	f7ff fc48 	bl	8001094 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b02      	cmp	r3, #2
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e187      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001812:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1f0      	bne.n	8001800 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	2b00      	cmp	r3, #0
 8001828:	d036      	beq.n	8001898 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d016      	beq.n	8001860 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001832:	4b15      	ldr	r3, [pc, #84]	; (8001888 <HAL_RCC_OscConfig+0x248>)
 8001834:	2201      	movs	r2, #1
 8001836:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001838:	f7ff fc2c 	bl	8001094 <HAL_GetTick>
 800183c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800183e:	e008      	b.n	8001852 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001840:	f7ff fc28 	bl	8001094 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	2b02      	cmp	r3, #2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e167      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <HAL_RCC_OscConfig+0x240>)
 8001854:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d0f0      	beq.n	8001840 <HAL_RCC_OscConfig+0x200>
 800185e:	e01b      	b.n	8001898 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001860:	4b09      	ldr	r3, [pc, #36]	; (8001888 <HAL_RCC_OscConfig+0x248>)
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001866:	f7ff fc15 	bl	8001094 <HAL_GetTick>
 800186a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800186c:	e00e      	b.n	800188c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800186e:	f7ff fc11 	bl	8001094 <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	2b02      	cmp	r3, #2
 800187a:	d907      	bls.n	800188c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e150      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
 8001880:	40023800 	.word	0x40023800
 8001884:	42470000 	.word	0x42470000
 8001888:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800188c:	4b88      	ldr	r3, [pc, #544]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800188e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	2b00      	cmp	r3, #0
 8001896:	d1ea      	bne.n	800186e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	f000 8097 	beq.w	80019d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018a6:	2300      	movs	r3, #0
 80018a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018aa:	4b81      	ldr	r3, [pc, #516]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d10f      	bne.n	80018d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	4b7d      	ldr	r3, [pc, #500]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	4a7c      	ldr	r2, [pc, #496]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80018c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c4:	6413      	str	r3, [r2, #64]	; 0x40
 80018c6:	4b7a      	ldr	r3, [pc, #488]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018d2:	2301      	movs	r3, #1
 80018d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018d6:	4b77      	ldr	r3, [pc, #476]	; (8001ab4 <HAL_RCC_OscConfig+0x474>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d118      	bne.n	8001914 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018e2:	4b74      	ldr	r3, [pc, #464]	; (8001ab4 <HAL_RCC_OscConfig+0x474>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a73      	ldr	r2, [pc, #460]	; (8001ab4 <HAL_RCC_OscConfig+0x474>)
 80018e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018ee:	f7ff fbd1 	bl	8001094 <HAL_GetTick>
 80018f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018f6:	f7ff fbcd 	bl	8001094 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e10c      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001908:	4b6a      	ldr	r3, [pc, #424]	; (8001ab4 <HAL_RCC_OscConfig+0x474>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001910:	2b00      	cmp	r3, #0
 8001912:	d0f0      	beq.n	80018f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d106      	bne.n	800192a <HAL_RCC_OscConfig+0x2ea>
 800191c:	4b64      	ldr	r3, [pc, #400]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800191e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001920:	4a63      	ldr	r2, [pc, #396]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	6713      	str	r3, [r2, #112]	; 0x70
 8001928:	e01c      	b.n	8001964 <HAL_RCC_OscConfig+0x324>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	2b05      	cmp	r3, #5
 8001930:	d10c      	bne.n	800194c <HAL_RCC_OscConfig+0x30c>
 8001932:	4b5f      	ldr	r3, [pc, #380]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001936:	4a5e      	ldr	r2, [pc, #376]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001938:	f043 0304 	orr.w	r3, r3, #4
 800193c:	6713      	str	r3, [r2, #112]	; 0x70
 800193e:	4b5c      	ldr	r3, [pc, #368]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001940:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001942:	4a5b      	ldr	r2, [pc, #364]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6713      	str	r3, [r2, #112]	; 0x70
 800194a:	e00b      	b.n	8001964 <HAL_RCC_OscConfig+0x324>
 800194c:	4b58      	ldr	r3, [pc, #352]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800194e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001950:	4a57      	ldr	r2, [pc, #348]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001952:	f023 0301 	bic.w	r3, r3, #1
 8001956:	6713      	str	r3, [r2, #112]	; 0x70
 8001958:	4b55      	ldr	r3, [pc, #340]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800195a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800195c:	4a54      	ldr	r2, [pc, #336]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800195e:	f023 0304 	bic.w	r3, r3, #4
 8001962:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d015      	beq.n	8001998 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800196c:	f7ff fb92 	bl	8001094 <HAL_GetTick>
 8001970:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001972:	e00a      	b.n	800198a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001974:	f7ff fb8e 	bl	8001094 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001982:	4293      	cmp	r3, r2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e0cb      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198a:	4b49      	ldr	r3, [pc, #292]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800198c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d0ee      	beq.n	8001974 <HAL_RCC_OscConfig+0x334>
 8001996:	e014      	b.n	80019c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001998:	f7ff fb7c 	bl	8001094 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800199e:	e00a      	b.n	80019b6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019a0:	f7ff fb78 	bl	8001094 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e0b5      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019b6:	4b3e      	ldr	r3, [pc, #248]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80019b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1ee      	bne.n	80019a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019c2:	7dfb      	ldrb	r3, [r7, #23]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d105      	bne.n	80019d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019c8:	4b39      	ldr	r3, [pc, #228]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80019ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019cc:	4a38      	ldr	r2, [pc, #224]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80019ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019d2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f000 80a1 	beq.w	8001b20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019de:	4b34      	ldr	r3, [pc, #208]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f003 030c 	and.w	r3, r3, #12
 80019e6:	2b08      	cmp	r3, #8
 80019e8:	d05c      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d141      	bne.n	8001a76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019f2:	4b31      	ldr	r3, [pc, #196]	; (8001ab8 <HAL_RCC_OscConfig+0x478>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f8:	f7ff fb4c 	bl	8001094 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a00:	f7ff fb48 	bl	8001094 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e087      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a12:	4b27      	ldr	r3, [pc, #156]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1f0      	bne.n	8001a00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	69da      	ldr	r2, [r3, #28]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a1b      	ldr	r3, [r3, #32]
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2c:	019b      	lsls	r3, r3, #6
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a34:	085b      	lsrs	r3, r3, #1
 8001a36:	3b01      	subs	r3, #1
 8001a38:	041b      	lsls	r3, r3, #16
 8001a3a:	431a      	orrs	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a40:	061b      	lsls	r3, r3, #24
 8001a42:	491b      	ldr	r1, [pc, #108]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a48:	4b1b      	ldr	r3, [pc, #108]	; (8001ab8 <HAL_RCC_OscConfig+0x478>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7ff fb21 	bl	8001094 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a56:	f7ff fb1d 	bl	8001094 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e05c      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a68:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0f0      	beq.n	8001a56 <HAL_RCC_OscConfig+0x416>
 8001a74:	e054      	b.n	8001b20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a76:	4b10      	ldr	r3, [pc, #64]	; (8001ab8 <HAL_RCC_OscConfig+0x478>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7c:	f7ff fb0a 	bl	8001094 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a84:	f7ff fb06 	bl	8001094 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e045      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a96:	4b06      	ldr	r3, [pc, #24]	; (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1f0      	bne.n	8001a84 <HAL_RCC_OscConfig+0x444>
 8001aa2:	e03d      	b.n	8001b20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d107      	bne.n	8001abc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e038      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40007000 	.word	0x40007000
 8001ab8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001abc:	4b1b      	ldr	r3, [pc, #108]	; (8001b2c <HAL_RCC_OscConfig+0x4ec>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	699b      	ldr	r3, [r3, #24]
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d028      	beq.n	8001b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d121      	bne.n	8001b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d11a      	bne.n	8001b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001aec:	4013      	ands	r3, r2
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001af2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d111      	bne.n	8001b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b02:	085b      	lsrs	r3, r3, #1
 8001b04:	3b01      	subs	r3, #1
 8001b06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d107      	bne.n	8001b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d001      	beq.n	8001b20 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e000      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3718      	adds	r7, #24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40023800 	.word	0x40023800

08001b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e0cc      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b44:	4b68      	ldr	r3, [pc, #416]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0307 	and.w	r3, r3, #7
 8001b4c:	683a      	ldr	r2, [r7, #0]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d90c      	bls.n	8001b6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b52:	4b65      	ldr	r3, [pc, #404]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	b2d2      	uxtb	r2, r2
 8001b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5a:	4b63      	ldr	r3, [pc, #396]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0307 	and.w	r3, r3, #7
 8001b62:	683a      	ldr	r2, [r7, #0]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d001      	beq.n	8001b6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e0b8      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d020      	beq.n	8001bba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d005      	beq.n	8001b90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b84:	4b59      	ldr	r3, [pc, #356]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	4a58      	ldr	r2, [pc, #352]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0308 	and.w	r3, r3, #8
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d005      	beq.n	8001ba8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b9c:	4b53      	ldr	r3, [pc, #332]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	4a52      	ldr	r2, [pc, #328]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001ba2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001ba6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ba8:	4b50      	ldr	r3, [pc, #320]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	494d      	ldr	r1, [pc, #308]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d044      	beq.n	8001c50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d107      	bne.n	8001bde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bce:	4b47      	ldr	r3, [pc, #284]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d119      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e07f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d003      	beq.n	8001bee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d107      	bne.n	8001bfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bee:	4b3f      	ldr	r3, [pc, #252]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d109      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e06f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bfe:	4b3b      	ldr	r3, [pc, #236]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e067      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c0e:	4b37      	ldr	r3, [pc, #220]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f023 0203 	bic.w	r2, r3, #3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	4934      	ldr	r1, [pc, #208]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c20:	f7ff fa38 	bl	8001094 <HAL_GetTick>
 8001c24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c26:	e00a      	b.n	8001c3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c28:	f7ff fa34 	bl	8001094 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e04f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3e:	4b2b      	ldr	r3, [pc, #172]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 020c 	and.w	r2, r3, #12
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d1eb      	bne.n	8001c28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c50:	4b25      	ldr	r3, [pc, #148]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d20c      	bcs.n	8001c78 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	4b22      	ldr	r3, [pc, #136]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c66:	4b20      	ldr	r3, [pc, #128]	; (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0307 	and.w	r3, r3, #7
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d001      	beq.n	8001c78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e032      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0304 	and.w	r3, r3, #4
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d008      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c84:	4b19      	ldr	r3, [pc, #100]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	4916      	ldr	r1, [pc, #88]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d009      	beq.n	8001cb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ca2:	4b12      	ldr	r3, [pc, #72]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	490e      	ldr	r1, [pc, #56]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cb6:	f000 f821 	bl	8001cfc <HAL_RCC_GetSysClockFreq>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	091b      	lsrs	r3, r3, #4
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	490a      	ldr	r1, [pc, #40]	; (8001cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc8:	5ccb      	ldrb	r3, [r1, r3]
 8001cca:	fa22 f303 	lsr.w	r3, r2, r3
 8001cce:	4a09      	ldr	r2, [pc, #36]	; (8001cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001cd2:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff f82c 	bl	8000d34 <HAL_InitTick>

  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40023c00 	.word	0x40023c00
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	080058cc 	.word	0x080058cc
 8001cf4:	20000000 	.word	0x20000000
 8001cf8:	20000004 	.word	0x20000004

08001cfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d00:	b094      	sub	sp, #80	; 0x50
 8001d02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d04:	2300      	movs	r3, #0
 8001d06:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d14:	4b79      	ldr	r3, [pc, #484]	; (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 030c 	and.w	r3, r3, #12
 8001d1c:	2b08      	cmp	r3, #8
 8001d1e:	d00d      	beq.n	8001d3c <HAL_RCC_GetSysClockFreq+0x40>
 8001d20:	2b08      	cmp	r3, #8
 8001d22:	f200 80e1 	bhi.w	8001ee8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <HAL_RCC_GetSysClockFreq+0x34>
 8001d2a:	2b04      	cmp	r3, #4
 8001d2c:	d003      	beq.n	8001d36 <HAL_RCC_GetSysClockFreq+0x3a>
 8001d2e:	e0db      	b.n	8001ee8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d30:	4b73      	ldr	r3, [pc, #460]	; (8001f00 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d32:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d34:	e0db      	b.n	8001eee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d36:	4b73      	ldr	r3, [pc, #460]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x208>)
 8001d38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d3a:	e0d8      	b.n	8001eee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d3c:	4b6f      	ldr	r3, [pc, #444]	; (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d44:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d46:	4b6d      	ldr	r3, [pc, #436]	; (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d063      	beq.n	8001e1a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d52:	4b6a      	ldr	r3, [pc, #424]	; (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	099b      	lsrs	r3, r3, #6
 8001d58:	2200      	movs	r2, #0
 8001d5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d5c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d64:	633b      	str	r3, [r7, #48]	; 0x30
 8001d66:	2300      	movs	r3, #0
 8001d68:	637b      	str	r3, [r7, #52]	; 0x34
 8001d6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001d6e:	4622      	mov	r2, r4
 8001d70:	462b      	mov	r3, r5
 8001d72:	f04f 0000 	mov.w	r0, #0
 8001d76:	f04f 0100 	mov.w	r1, #0
 8001d7a:	0159      	lsls	r1, r3, #5
 8001d7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d80:	0150      	lsls	r0, r2, #5
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	4621      	mov	r1, r4
 8001d88:	1a51      	subs	r1, r2, r1
 8001d8a:	6139      	str	r1, [r7, #16]
 8001d8c:	4629      	mov	r1, r5
 8001d8e:	eb63 0301 	sbc.w	r3, r3, r1
 8001d92:	617b      	str	r3, [r7, #20]
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	f04f 0300 	mov.w	r3, #0
 8001d9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001da0:	4659      	mov	r1, fp
 8001da2:	018b      	lsls	r3, r1, #6
 8001da4:	4651      	mov	r1, sl
 8001da6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001daa:	4651      	mov	r1, sl
 8001dac:	018a      	lsls	r2, r1, #6
 8001dae:	4651      	mov	r1, sl
 8001db0:	ebb2 0801 	subs.w	r8, r2, r1
 8001db4:	4659      	mov	r1, fp
 8001db6:	eb63 0901 	sbc.w	r9, r3, r1
 8001dba:	f04f 0200 	mov.w	r2, #0
 8001dbe:	f04f 0300 	mov.w	r3, #0
 8001dc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001dc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001dca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001dce:	4690      	mov	r8, r2
 8001dd0:	4699      	mov	r9, r3
 8001dd2:	4623      	mov	r3, r4
 8001dd4:	eb18 0303 	adds.w	r3, r8, r3
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	462b      	mov	r3, r5
 8001ddc:	eb49 0303 	adc.w	r3, r9, r3
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	f04f 0300 	mov.w	r3, #0
 8001dea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001dee:	4629      	mov	r1, r5
 8001df0:	024b      	lsls	r3, r1, #9
 8001df2:	4621      	mov	r1, r4
 8001df4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001df8:	4621      	mov	r1, r4
 8001dfa:	024a      	lsls	r2, r1, #9
 8001dfc:	4610      	mov	r0, r2
 8001dfe:	4619      	mov	r1, r3
 8001e00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e02:	2200      	movs	r2, #0
 8001e04:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e06:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001e08:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e0c:	f7fe fa38 	bl	8000280 <__aeabi_uldivmod>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	4613      	mov	r3, r2
 8001e16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e18:	e058      	b.n	8001ecc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e1a:	4b38      	ldr	r3, [pc, #224]	; (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	099b      	lsrs	r3, r3, #6
 8001e20:	2200      	movs	r2, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	4611      	mov	r1, r2
 8001e26:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001e2a:	623b      	str	r3, [r7, #32]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	627b      	str	r3, [r7, #36]	; 0x24
 8001e30:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e34:	4642      	mov	r2, r8
 8001e36:	464b      	mov	r3, r9
 8001e38:	f04f 0000 	mov.w	r0, #0
 8001e3c:	f04f 0100 	mov.w	r1, #0
 8001e40:	0159      	lsls	r1, r3, #5
 8001e42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e46:	0150      	lsls	r0, r2, #5
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	4641      	mov	r1, r8
 8001e4e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e52:	4649      	mov	r1, r9
 8001e54:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e58:	f04f 0200 	mov.w	r2, #0
 8001e5c:	f04f 0300 	mov.w	r3, #0
 8001e60:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001e64:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001e68:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001e6c:	ebb2 040a 	subs.w	r4, r2, sl
 8001e70:	eb63 050b 	sbc.w	r5, r3, fp
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	f04f 0300 	mov.w	r3, #0
 8001e7c:	00eb      	lsls	r3, r5, #3
 8001e7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e82:	00e2      	lsls	r2, r4, #3
 8001e84:	4614      	mov	r4, r2
 8001e86:	461d      	mov	r5, r3
 8001e88:	4643      	mov	r3, r8
 8001e8a:	18e3      	adds	r3, r4, r3
 8001e8c:	603b      	str	r3, [r7, #0]
 8001e8e:	464b      	mov	r3, r9
 8001e90:	eb45 0303 	adc.w	r3, r5, r3
 8001e94:	607b      	str	r3, [r7, #4]
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	f04f 0300 	mov.w	r3, #0
 8001e9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ea2:	4629      	mov	r1, r5
 8001ea4:	028b      	lsls	r3, r1, #10
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001eac:	4621      	mov	r1, r4
 8001eae:	028a      	lsls	r2, r1, #10
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	61bb      	str	r3, [r7, #24]
 8001eba:	61fa      	str	r2, [r7, #28]
 8001ebc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ec0:	f7fe f9de 	bl	8000280 <__aeabi_uldivmod>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4613      	mov	r3, r2
 8001eca:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ecc:	4b0b      	ldr	r3, [pc, #44]	; (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	0c1b      	lsrs	r3, r3, #16
 8001ed2:	f003 0303 	and.w	r3, r3, #3
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8001edc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ede:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001ee6:	e002      	b.n	8001eee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ee8:	4b05      	ldr	r3, [pc, #20]	; (8001f00 <HAL_RCC_GetSysClockFreq+0x204>)
 8001eea:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001eec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3750      	adds	r7, #80	; 0x50
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800
 8001f00:	00f42400 	.word	0x00f42400
 8001f04:	007a1200 	.word	0x007a1200

08001f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f0c:	4b03      	ldr	r3, [pc, #12]	; (8001f1c <HAL_RCC_GetHCLKFreq+0x14>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	20000000 	.word	0x20000000

08001f20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f24:	f7ff fff0 	bl	8001f08 <HAL_RCC_GetHCLKFreq>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	0a9b      	lsrs	r3, r3, #10
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	4903      	ldr	r1, [pc, #12]	; (8001f44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f36:	5ccb      	ldrb	r3, [r1, r3]
 8001f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40023800 	.word	0x40023800
 8001f44:	080058dc 	.word	0x080058dc

08001f48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f4c:	f7ff ffdc 	bl	8001f08 <HAL_RCC_GetHCLKFreq>
 8001f50:	4602      	mov	r2, r0
 8001f52:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	0b5b      	lsrs	r3, r3, #13
 8001f58:	f003 0307 	and.w	r3, r3, #7
 8001f5c:	4903      	ldr	r1, [pc, #12]	; (8001f6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f5e:	5ccb      	ldrb	r3, [r1, r3]
 8001f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	080058dc 	.word	0x080058dc

08001f70 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	220f      	movs	r2, #15
 8001f7e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f80:	4b12      	ldr	r3, [pc, #72]	; (8001fcc <HAL_RCC_GetClockConfig+0x5c>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 0203 	and.w	r2, r3, #3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001f8c:	4b0f      	ldr	r3, [pc, #60]	; (8001fcc <HAL_RCC_GetClockConfig+0x5c>)
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001f98:	4b0c      	ldr	r3, [pc, #48]	; (8001fcc <HAL_RCC_GetClockConfig+0x5c>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001fa4:	4b09      	ldr	r3, [pc, #36]	; (8001fcc <HAL_RCC_GetClockConfig+0x5c>)
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	08db      	lsrs	r3, r3, #3
 8001faa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001fb2:	4b07      	ldr	r3, [pc, #28]	; (8001fd0 <HAL_RCC_GetClockConfig+0x60>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0207 	and.w	r2, r3, #7
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	601a      	str	r2, [r3, #0]
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	40023c00 	.word	0x40023c00

08001fd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e041      	b.n	800206a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d106      	bne.n	8002000 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f000 f839 	bl	8002072 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2202      	movs	r2, #2
 8002004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3304      	adds	r3, #4
 8002010:	4619      	mov	r1, r3
 8002012:	4610      	mov	r0, r2
 8002014:	f000 f9b2 	bl	800237c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2201      	movs	r2, #1
 800201c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2201      	movs	r2, #1
 8002024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
	...

08002088 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002096:	b2db      	uxtb	r3, r3
 8002098:	2b01      	cmp	r3, #1
 800209a:	d001      	beq.n	80020a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e044      	b.n	800212a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2202      	movs	r2, #2
 80020a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	68da      	ldr	r2, [r3, #12]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f042 0201 	orr.w	r2, r2, #1
 80020b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a1e      	ldr	r2, [pc, #120]	; (8002138 <HAL_TIM_Base_Start_IT+0xb0>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d018      	beq.n	80020f4 <HAL_TIM_Base_Start_IT+0x6c>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ca:	d013      	beq.n	80020f4 <HAL_TIM_Base_Start_IT+0x6c>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a1a      	ldr	r2, [pc, #104]	; (800213c <HAL_TIM_Base_Start_IT+0xb4>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d00e      	beq.n	80020f4 <HAL_TIM_Base_Start_IT+0x6c>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a19      	ldr	r2, [pc, #100]	; (8002140 <HAL_TIM_Base_Start_IT+0xb8>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d009      	beq.n	80020f4 <HAL_TIM_Base_Start_IT+0x6c>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a17      	ldr	r2, [pc, #92]	; (8002144 <HAL_TIM_Base_Start_IT+0xbc>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d004      	beq.n	80020f4 <HAL_TIM_Base_Start_IT+0x6c>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a16      	ldr	r2, [pc, #88]	; (8002148 <HAL_TIM_Base_Start_IT+0xc0>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d111      	bne.n	8002118 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2b06      	cmp	r3, #6
 8002104:	d010      	beq.n	8002128 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f042 0201 	orr.w	r2, r2, #1
 8002114:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002116:	e007      	b.n	8002128 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f042 0201 	orr.w	r2, r2, #1
 8002126:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	40010000 	.word	0x40010000
 800213c:	40000400 	.word	0x40000400
 8002140:	40000800 	.word	0x40000800
 8002144:	40000c00 	.word	0x40000c00
 8002148:	40014000 	.word	0x40014000

0800214c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d020      	beq.n	80021b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d01b      	beq.n	80021b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f06f 0202 	mvn.w	r2, #2
 8002180:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2201      	movs	r2, #1
 8002186:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	f003 0303 	and.w	r3, r3, #3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d003      	beq.n	800219e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 f8d2 	bl	8002340 <HAL_TIM_IC_CaptureCallback>
 800219c:	e005      	b.n	80021aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f8c4 	bl	800232c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f000 f8d5 	bl	8002354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	f003 0304 	and.w	r3, r3, #4
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d020      	beq.n	80021fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d01b      	beq.n	80021fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f06f 0204 	mvn.w	r2, #4
 80021cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2202      	movs	r2, #2
 80021d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	699b      	ldr	r3, [r3, #24]
 80021da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d003      	beq.n	80021ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 f8ac 	bl	8002340 <HAL_TIM_IC_CaptureCallback>
 80021e8:	e005      	b.n	80021f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f89e 	bl	800232c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f000 f8af 	bl	8002354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	f003 0308 	and.w	r3, r3, #8
 8002202:	2b00      	cmp	r3, #0
 8002204:	d020      	beq.n	8002248 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f003 0308 	and.w	r3, r3, #8
 800220c:	2b00      	cmp	r3, #0
 800220e:	d01b      	beq.n	8002248 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f06f 0208 	mvn.w	r2, #8
 8002218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2204      	movs	r2, #4
 800221e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 f886 	bl	8002340 <HAL_TIM_IC_CaptureCallback>
 8002234:	e005      	b.n	8002242 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f000 f878 	bl	800232c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f000 f889 	bl	8002354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f003 0310 	and.w	r3, r3, #16
 800224e:	2b00      	cmp	r3, #0
 8002250:	d020      	beq.n	8002294 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	f003 0310 	and.w	r3, r3, #16
 8002258:	2b00      	cmp	r3, #0
 800225a:	d01b      	beq.n	8002294 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f06f 0210 	mvn.w	r2, #16
 8002264:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2208      	movs	r2, #8
 800226a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f000 f860 	bl	8002340 <HAL_TIM_IC_CaptureCallback>
 8002280:	e005      	b.n	800228e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 f852 	bl	800232c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 f863 	bl	8002354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b00      	cmp	r3, #0
 800229c:	d00c      	beq.n	80022b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d007      	beq.n	80022b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f06f 0201 	mvn.w	r2, #1
 80022b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7fe fc22 	bl	8000afc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d00c      	beq.n	80022dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d007      	beq.n	80022dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80022d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f000 f8e6 	bl	80024a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d00c      	beq.n	8002300 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d007      	beq.n	8002300 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 f834 	bl	8002368 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	f003 0320 	and.w	r3, r3, #32
 8002306:	2b00      	cmp	r3, #0
 8002308:	d00c      	beq.n	8002324 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f003 0320 	and.w	r3, r3, #32
 8002310:	2b00      	cmp	r3, #0
 8002312:	d007      	beq.n	8002324 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f06f 0220 	mvn.w	r2, #32
 800231c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f000 f8b8 	bl	8002494 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002324:	bf00      	nop
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002334:	bf00      	nop
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4a3a      	ldr	r2, [pc, #232]	; (8002478 <TIM_Base_SetConfig+0xfc>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d00f      	beq.n	80023b4 <TIM_Base_SetConfig+0x38>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800239a:	d00b      	beq.n	80023b4 <TIM_Base_SetConfig+0x38>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a37      	ldr	r2, [pc, #220]	; (800247c <TIM_Base_SetConfig+0x100>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d007      	beq.n	80023b4 <TIM_Base_SetConfig+0x38>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a36      	ldr	r2, [pc, #216]	; (8002480 <TIM_Base_SetConfig+0x104>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d003      	beq.n	80023b4 <TIM_Base_SetConfig+0x38>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	4a35      	ldr	r2, [pc, #212]	; (8002484 <TIM_Base_SetConfig+0x108>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d108      	bne.n	80023c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a2b      	ldr	r2, [pc, #172]	; (8002478 <TIM_Base_SetConfig+0xfc>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d01b      	beq.n	8002406 <TIM_Base_SetConfig+0x8a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023d4:	d017      	beq.n	8002406 <TIM_Base_SetConfig+0x8a>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a28      	ldr	r2, [pc, #160]	; (800247c <TIM_Base_SetConfig+0x100>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d013      	beq.n	8002406 <TIM_Base_SetConfig+0x8a>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a27      	ldr	r2, [pc, #156]	; (8002480 <TIM_Base_SetConfig+0x104>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d00f      	beq.n	8002406 <TIM_Base_SetConfig+0x8a>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a26      	ldr	r2, [pc, #152]	; (8002484 <TIM_Base_SetConfig+0x108>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d00b      	beq.n	8002406 <TIM_Base_SetConfig+0x8a>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a25      	ldr	r2, [pc, #148]	; (8002488 <TIM_Base_SetConfig+0x10c>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d007      	beq.n	8002406 <TIM_Base_SetConfig+0x8a>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a24      	ldr	r2, [pc, #144]	; (800248c <TIM_Base_SetConfig+0x110>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d003      	beq.n	8002406 <TIM_Base_SetConfig+0x8a>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a23      	ldr	r2, [pc, #140]	; (8002490 <TIM_Base_SetConfig+0x114>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d108      	bne.n	8002418 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800240c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	4313      	orrs	r3, r2
 8002416:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	4313      	orrs	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	68fa      	ldr	r2, [r7, #12]
 800242a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a0e      	ldr	r2, [pc, #56]	; (8002478 <TIM_Base_SetConfig+0xfc>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d103      	bne.n	800244c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	691a      	ldr	r2, [r3, #16]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	691b      	ldr	r3, [r3, #16]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b01      	cmp	r3, #1
 800245c:	d105      	bne.n	800246a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	f023 0201 	bic.w	r2, r3, #1
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	611a      	str	r2, [r3, #16]
  }
}
 800246a:	bf00      	nop
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	40010000 	.word	0x40010000
 800247c:	40000400 	.word	0x40000400
 8002480:	40000800 	.word	0x40000800
 8002484:	40000c00 	.word	0x40000c00
 8002488:	40014000 	.word	0x40014000
 800248c:	40014400 	.word	0x40014400
 8002490:	40014800 	.word	0x40014800

08002494 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d101      	bne.n	80024ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e042      	b.n	8002554 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d106      	bne.n	80024e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7fe fbde 	bl	8000ca4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2224      	movs	r2, #36	; 0x24
 80024ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68da      	ldr	r2, [r3, #12]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 fa09 	bl	8002918 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	691a      	ldr	r2, [r3, #16]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002514:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	695a      	ldr	r2, [r3, #20]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002524:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68da      	ldr	r2, [r3, #12]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002534:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2220      	movs	r2, #32
 8002540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2220      	movs	r2, #32
 8002548:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b08a      	sub	sp, #40	; 0x28
 8002560:	af02      	add	r7, sp, #8
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	603b      	str	r3, [r7, #0]
 8002568:	4613      	mov	r3, r2
 800256a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002576:	b2db      	uxtb	r3, r3
 8002578:	2b20      	cmp	r3, #32
 800257a:	d175      	bne.n	8002668 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d002      	beq.n	8002588 <HAL_UART_Transmit+0x2c>
 8002582:	88fb      	ldrh	r3, [r7, #6]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d101      	bne.n	800258c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e06e      	b.n	800266a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2221      	movs	r2, #33	; 0x21
 8002596:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800259a:	f7fe fd7b 	bl	8001094 <HAL_GetTick>
 800259e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	88fa      	ldrh	r2, [r7, #6]
 80025a4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	88fa      	ldrh	r2, [r7, #6]
 80025aa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025b4:	d108      	bne.n	80025c8 <HAL_UART_Transmit+0x6c>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d104      	bne.n	80025c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	61bb      	str	r3, [r7, #24]
 80025c6:	e003      	b.n	80025d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025cc:	2300      	movs	r3, #0
 80025ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80025d0:	e02e      	b.n	8002630 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	2200      	movs	r2, #0
 80025da:	2180      	movs	r1, #128	; 0x80
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f000 f8df 	bl	80027a0 <UART_WaitOnFlagUntilTimeout>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2220      	movs	r2, #32
 80025ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e03a      	b.n	800266a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d10b      	bne.n	8002612 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	461a      	mov	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002608:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	3302      	adds	r3, #2
 800260e:	61bb      	str	r3, [r7, #24]
 8002610:	e007      	b.n	8002622 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	781a      	ldrb	r2, [r3, #0]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	3301      	adds	r3, #1
 8002620:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002626:	b29b      	uxth	r3, r3
 8002628:	3b01      	subs	r3, #1
 800262a:	b29a      	uxth	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002634:	b29b      	uxth	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1cb      	bne.n	80025d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	2200      	movs	r2, #0
 8002642:	2140      	movs	r1, #64	; 0x40
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f000 f8ab 	bl	80027a0 <UART_WaitOnFlagUntilTimeout>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2220      	movs	r2, #32
 8002654:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e006      	b.n	800266a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2220      	movs	r2, #32
 8002660:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002664:	2300      	movs	r3, #0
 8002666:	e000      	b.n	800266a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002668:	2302      	movs	r3, #2
  }
}
 800266a:	4618      	mov	r0, r3
 800266c:	3720      	adds	r7, #32
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b08a      	sub	sp, #40	; 0x28
 8002676:	af02      	add	r7, sp, #8
 8002678:	60f8      	str	r0, [r7, #12]
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	603b      	str	r3, [r7, #0]
 800267e:	4613      	mov	r3, r2
 8002680:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002682:	2300      	movs	r3, #0
 8002684:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b20      	cmp	r3, #32
 8002690:	f040 8081 	bne.w	8002796 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <HAL_UART_Receive+0x2e>
 800269a:	88fb      	ldrh	r3, [r7, #6]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e079      	b.n	8002798 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2200      	movs	r2, #0
 80026a8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2222      	movs	r2, #34	; 0x22
 80026ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026b8:	f7fe fcec 	bl	8001094 <HAL_GetTick>
 80026bc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	88fa      	ldrh	r2, [r7, #6]
 80026c2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	88fa      	ldrh	r2, [r7, #6]
 80026c8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026d2:	d108      	bne.n	80026e6 <HAL_UART_Receive+0x74>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d104      	bne.n	80026e6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	61bb      	str	r3, [r7, #24]
 80026e4:	e003      	b.n	80026ee <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80026ee:	e047      	b.n	8002780 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2200      	movs	r2, #0
 80026f8:	2120      	movs	r1, #32
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 f850 	bl	80027a0 <UART_WaitOnFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d005      	beq.n	8002712 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2220      	movs	r2, #32
 800270a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e042      	b.n	8002798 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d10c      	bne.n	8002732 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	b29b      	uxth	r3, r3
 8002720:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002724:	b29a      	uxth	r2, r3
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	3302      	adds	r3, #2
 800272e:	61bb      	str	r3, [r7, #24]
 8002730:	e01f      	b.n	8002772 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800273a:	d007      	beq.n	800274c <HAL_UART_Receive+0xda>
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10a      	bne.n	800275a <HAL_UART_Receive+0xe8>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d106      	bne.n	800275a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	b2da      	uxtb	r2, r3
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	701a      	strb	r2, [r3, #0]
 8002758:	e008      	b.n	800276c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	b2db      	uxtb	r3, r3
 8002762:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002766:	b2da      	uxtb	r2, r3
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	3301      	adds	r3, #1
 8002770:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002776:	b29b      	uxth	r3, r3
 8002778:	3b01      	subs	r3, #1
 800277a:	b29a      	uxth	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002784:	b29b      	uxth	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1b2      	bne.n	80026f0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2220      	movs	r2, #32
 800278e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8002792:	2300      	movs	r3, #0
 8002794:	e000      	b.n	8002798 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002796:	2302      	movs	r3, #2
  }
}
 8002798:	4618      	mov	r0, r3
 800279a:	3720      	adds	r7, #32
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	603b      	str	r3, [r7, #0]
 80027ac:	4613      	mov	r3, r2
 80027ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027b0:	e03b      	b.n	800282a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027b2:	6a3b      	ldr	r3, [r7, #32]
 80027b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b8:	d037      	beq.n	800282a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027ba:	f7fe fc6b 	bl	8001094 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	6a3a      	ldr	r2, [r7, #32]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d302      	bcc.n	80027d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80027ca:	6a3b      	ldr	r3, [r7, #32]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d101      	bne.n	80027d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e03a      	b.n	800284a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	f003 0304 	and.w	r3, r3, #4
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d023      	beq.n	800282a <UART_WaitOnFlagUntilTimeout+0x8a>
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	2b80      	cmp	r3, #128	; 0x80
 80027e6:	d020      	beq.n	800282a <UART_WaitOnFlagUntilTimeout+0x8a>
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2b40      	cmp	r3, #64	; 0x40
 80027ec:	d01d      	beq.n	800282a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0308 	and.w	r3, r3, #8
 80027f8:	2b08      	cmp	r3, #8
 80027fa:	d116      	bne.n	800282a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	617b      	str	r3, [r7, #20]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f000 f81d 	bl	8002852 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2208      	movs	r2, #8
 800281c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e00f      	b.n	800284a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	4013      	ands	r3, r2
 8002834:	68ba      	ldr	r2, [r7, #8]
 8002836:	429a      	cmp	r2, r3
 8002838:	bf0c      	ite	eq
 800283a:	2301      	moveq	r3, #1
 800283c:	2300      	movne	r3, #0
 800283e:	b2db      	uxtb	r3, r3
 8002840:	461a      	mov	r2, r3
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	429a      	cmp	r2, r3
 8002846:	d0b4      	beq.n	80027b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002852:	b480      	push	{r7}
 8002854:	b095      	sub	sp, #84	; 0x54
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	330c      	adds	r3, #12
 8002860:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002862:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002864:	e853 3f00 	ldrex	r3, [r3]
 8002868:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800286a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800286c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002870:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	330c      	adds	r3, #12
 8002878:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800287a:	643a      	str	r2, [r7, #64]	; 0x40
 800287c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800287e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002880:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002882:	e841 2300 	strex	r3, r2, [r1]
 8002886:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1e5      	bne.n	800285a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	3314      	adds	r3, #20
 8002894:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002896:	6a3b      	ldr	r3, [r7, #32]
 8002898:	e853 3f00 	ldrex	r3, [r3]
 800289c:	61fb      	str	r3, [r7, #28]
   return(result);
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	f023 0301 	bic.w	r3, r3, #1
 80028a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	3314      	adds	r3, #20
 80028ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80028ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80028b0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028b6:	e841 2300 	strex	r3, r2, [r1]
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80028bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1e5      	bne.n	800288e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d119      	bne.n	80028fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	330c      	adds	r3, #12
 80028d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	e853 3f00 	ldrex	r3, [r3]
 80028d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	f023 0310 	bic.w	r3, r3, #16
 80028e0:	647b      	str	r3, [r7, #68]	; 0x44
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	330c      	adds	r3, #12
 80028e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80028ea:	61ba      	str	r2, [r7, #24]
 80028ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ee:	6979      	ldr	r1, [r7, #20]
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	e841 2300 	strex	r3, r2, [r1]
 80028f6:	613b      	str	r3, [r7, #16]
   return(result);
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1e5      	bne.n	80028ca <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2220      	movs	r2, #32
 8002902:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800290c:	bf00      	nop
 800290e:	3754      	adds	r7, #84	; 0x54
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800291c:	b0c0      	sub	sp, #256	; 0x100
 800291e:	af00      	add	r7, sp, #0
 8002920:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	691b      	ldr	r3, [r3, #16]
 800292c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002934:	68d9      	ldr	r1, [r3, #12]
 8002936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	ea40 0301 	orr.w	r3, r0, r1
 8002940:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002946:	689a      	ldr	r2, [r3, #8]
 8002948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	431a      	orrs	r2, r3
 8002950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	431a      	orrs	r2, r3
 8002958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800295c:	69db      	ldr	r3, [r3, #28]
 800295e:	4313      	orrs	r3, r2
 8002960:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002970:	f021 010c 	bic.w	r1, r1, #12
 8002974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800297e:	430b      	orrs	r3, r1
 8002980:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800298e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002992:	6999      	ldr	r1, [r3, #24]
 8002994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	ea40 0301 	orr.w	r3, r0, r1
 800299e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80029a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	4b8f      	ldr	r3, [pc, #572]	; (8002be4 <UART_SetConfig+0x2cc>)
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d005      	beq.n	80029b8 <UART_SetConfig+0xa0>
 80029ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	4b8d      	ldr	r3, [pc, #564]	; (8002be8 <UART_SetConfig+0x2d0>)
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d104      	bne.n	80029c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80029b8:	f7ff fac6 	bl	8001f48 <HAL_RCC_GetPCLK2Freq>
 80029bc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80029c0:	e003      	b.n	80029ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80029c2:	f7ff faad 	bl	8001f20 <HAL_RCC_GetPCLK1Freq>
 80029c6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029ce:	69db      	ldr	r3, [r3, #28]
 80029d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029d4:	f040 810c 	bne.w	8002bf0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80029d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029dc:	2200      	movs	r2, #0
 80029de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80029e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80029e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80029ea:	4622      	mov	r2, r4
 80029ec:	462b      	mov	r3, r5
 80029ee:	1891      	adds	r1, r2, r2
 80029f0:	65b9      	str	r1, [r7, #88]	; 0x58
 80029f2:	415b      	adcs	r3, r3
 80029f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80029fa:	4621      	mov	r1, r4
 80029fc:	eb12 0801 	adds.w	r8, r2, r1
 8002a00:	4629      	mov	r1, r5
 8002a02:	eb43 0901 	adc.w	r9, r3, r1
 8002a06:	f04f 0200 	mov.w	r2, #0
 8002a0a:	f04f 0300 	mov.w	r3, #0
 8002a0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a1a:	4690      	mov	r8, r2
 8002a1c:	4699      	mov	r9, r3
 8002a1e:	4623      	mov	r3, r4
 8002a20:	eb18 0303 	adds.w	r3, r8, r3
 8002a24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002a28:	462b      	mov	r3, r5
 8002a2a:	eb49 0303 	adc.w	r3, r9, r3
 8002a2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002a3e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002a42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002a46:	460b      	mov	r3, r1
 8002a48:	18db      	adds	r3, r3, r3
 8002a4a:	653b      	str	r3, [r7, #80]	; 0x50
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	eb42 0303 	adc.w	r3, r2, r3
 8002a52:	657b      	str	r3, [r7, #84]	; 0x54
 8002a54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002a58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002a5c:	f7fd fc10 	bl	8000280 <__aeabi_uldivmod>
 8002a60:	4602      	mov	r2, r0
 8002a62:	460b      	mov	r3, r1
 8002a64:	4b61      	ldr	r3, [pc, #388]	; (8002bec <UART_SetConfig+0x2d4>)
 8002a66:	fba3 2302 	umull	r2, r3, r3, r2
 8002a6a:	095b      	lsrs	r3, r3, #5
 8002a6c:	011c      	lsls	r4, r3, #4
 8002a6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a72:	2200      	movs	r2, #0
 8002a74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a78:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002a7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002a80:	4642      	mov	r2, r8
 8002a82:	464b      	mov	r3, r9
 8002a84:	1891      	adds	r1, r2, r2
 8002a86:	64b9      	str	r1, [r7, #72]	; 0x48
 8002a88:	415b      	adcs	r3, r3
 8002a8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002a90:	4641      	mov	r1, r8
 8002a92:	eb12 0a01 	adds.w	sl, r2, r1
 8002a96:	4649      	mov	r1, r9
 8002a98:	eb43 0b01 	adc.w	fp, r3, r1
 8002a9c:	f04f 0200 	mov.w	r2, #0
 8002aa0:	f04f 0300 	mov.w	r3, #0
 8002aa4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002aa8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002aac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ab0:	4692      	mov	sl, r2
 8002ab2:	469b      	mov	fp, r3
 8002ab4:	4643      	mov	r3, r8
 8002ab6:	eb1a 0303 	adds.w	r3, sl, r3
 8002aba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002abe:	464b      	mov	r3, r9
 8002ac0:	eb4b 0303 	adc.w	r3, fp, r3
 8002ac4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ad4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002ad8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002adc:	460b      	mov	r3, r1
 8002ade:	18db      	adds	r3, r3, r3
 8002ae0:	643b      	str	r3, [r7, #64]	; 0x40
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	eb42 0303 	adc.w	r3, r2, r3
 8002ae8:	647b      	str	r3, [r7, #68]	; 0x44
 8002aea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002aee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002af2:	f7fd fbc5 	bl	8000280 <__aeabi_uldivmod>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	4611      	mov	r1, r2
 8002afc:	4b3b      	ldr	r3, [pc, #236]	; (8002bec <UART_SetConfig+0x2d4>)
 8002afe:	fba3 2301 	umull	r2, r3, r3, r1
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	2264      	movs	r2, #100	; 0x64
 8002b06:	fb02 f303 	mul.w	r3, r2, r3
 8002b0a:	1acb      	subs	r3, r1, r3
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002b12:	4b36      	ldr	r3, [pc, #216]	; (8002bec <UART_SetConfig+0x2d4>)
 8002b14:	fba3 2302 	umull	r2, r3, r3, r2
 8002b18:	095b      	lsrs	r3, r3, #5
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b20:	441c      	add	r4, r3
 8002b22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b26:	2200      	movs	r2, #0
 8002b28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b2c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002b30:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002b34:	4642      	mov	r2, r8
 8002b36:	464b      	mov	r3, r9
 8002b38:	1891      	adds	r1, r2, r2
 8002b3a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002b3c:	415b      	adcs	r3, r3
 8002b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002b44:	4641      	mov	r1, r8
 8002b46:	1851      	adds	r1, r2, r1
 8002b48:	6339      	str	r1, [r7, #48]	; 0x30
 8002b4a:	4649      	mov	r1, r9
 8002b4c:	414b      	adcs	r3, r1
 8002b4e:	637b      	str	r3, [r7, #52]	; 0x34
 8002b50:	f04f 0200 	mov.w	r2, #0
 8002b54:	f04f 0300 	mov.w	r3, #0
 8002b58:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002b5c:	4659      	mov	r1, fp
 8002b5e:	00cb      	lsls	r3, r1, #3
 8002b60:	4651      	mov	r1, sl
 8002b62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b66:	4651      	mov	r1, sl
 8002b68:	00ca      	lsls	r2, r1, #3
 8002b6a:	4610      	mov	r0, r2
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4603      	mov	r3, r0
 8002b70:	4642      	mov	r2, r8
 8002b72:	189b      	adds	r3, r3, r2
 8002b74:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002b78:	464b      	mov	r3, r9
 8002b7a:	460a      	mov	r2, r1
 8002b7c:	eb42 0303 	adc.w	r3, r2, r3
 8002b80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002b90:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002b94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002b98:	460b      	mov	r3, r1
 8002b9a:	18db      	adds	r3, r3, r3
 8002b9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	eb42 0303 	adc.w	r3, r2, r3
 8002ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ba6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002baa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002bae:	f7fd fb67 	bl	8000280 <__aeabi_uldivmod>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	4b0d      	ldr	r3, [pc, #52]	; (8002bec <UART_SetConfig+0x2d4>)
 8002bb8:	fba3 1302 	umull	r1, r3, r3, r2
 8002bbc:	095b      	lsrs	r3, r3, #5
 8002bbe:	2164      	movs	r1, #100	; 0x64
 8002bc0:	fb01 f303 	mul.w	r3, r1, r3
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	3332      	adds	r3, #50	; 0x32
 8002bca:	4a08      	ldr	r2, [pc, #32]	; (8002bec <UART_SetConfig+0x2d4>)
 8002bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd0:	095b      	lsrs	r3, r3, #5
 8002bd2:	f003 0207 	and.w	r2, r3, #7
 8002bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4422      	add	r2, r4
 8002bde:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002be0:	e106      	b.n	8002df0 <UART_SetConfig+0x4d8>
 8002be2:	bf00      	nop
 8002be4:	40011000 	.word	0x40011000
 8002be8:	40011400 	.word	0x40011400
 8002bec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002bfa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002bfe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002c02:	4642      	mov	r2, r8
 8002c04:	464b      	mov	r3, r9
 8002c06:	1891      	adds	r1, r2, r2
 8002c08:	6239      	str	r1, [r7, #32]
 8002c0a:	415b      	adcs	r3, r3
 8002c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c12:	4641      	mov	r1, r8
 8002c14:	1854      	adds	r4, r2, r1
 8002c16:	4649      	mov	r1, r9
 8002c18:	eb43 0501 	adc.w	r5, r3, r1
 8002c1c:	f04f 0200 	mov.w	r2, #0
 8002c20:	f04f 0300 	mov.w	r3, #0
 8002c24:	00eb      	lsls	r3, r5, #3
 8002c26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c2a:	00e2      	lsls	r2, r4, #3
 8002c2c:	4614      	mov	r4, r2
 8002c2e:	461d      	mov	r5, r3
 8002c30:	4643      	mov	r3, r8
 8002c32:	18e3      	adds	r3, r4, r3
 8002c34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002c38:	464b      	mov	r3, r9
 8002c3a:	eb45 0303 	adc.w	r3, r5, r3
 8002c3e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002c4e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002c52:	f04f 0200 	mov.w	r2, #0
 8002c56:	f04f 0300 	mov.w	r3, #0
 8002c5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002c5e:	4629      	mov	r1, r5
 8002c60:	008b      	lsls	r3, r1, #2
 8002c62:	4621      	mov	r1, r4
 8002c64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c68:	4621      	mov	r1, r4
 8002c6a:	008a      	lsls	r2, r1, #2
 8002c6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002c70:	f7fd fb06 	bl	8000280 <__aeabi_uldivmod>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4b60      	ldr	r3, [pc, #384]	; (8002dfc <UART_SetConfig+0x4e4>)
 8002c7a:	fba3 2302 	umull	r2, r3, r3, r2
 8002c7e:	095b      	lsrs	r3, r3, #5
 8002c80:	011c      	lsls	r4, r3, #4
 8002c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c86:	2200      	movs	r2, #0
 8002c88:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002c8c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002c90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002c94:	4642      	mov	r2, r8
 8002c96:	464b      	mov	r3, r9
 8002c98:	1891      	adds	r1, r2, r2
 8002c9a:	61b9      	str	r1, [r7, #24]
 8002c9c:	415b      	adcs	r3, r3
 8002c9e:	61fb      	str	r3, [r7, #28]
 8002ca0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ca4:	4641      	mov	r1, r8
 8002ca6:	1851      	adds	r1, r2, r1
 8002ca8:	6139      	str	r1, [r7, #16]
 8002caa:	4649      	mov	r1, r9
 8002cac:	414b      	adcs	r3, r1
 8002cae:	617b      	str	r3, [r7, #20]
 8002cb0:	f04f 0200 	mov.w	r2, #0
 8002cb4:	f04f 0300 	mov.w	r3, #0
 8002cb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002cbc:	4659      	mov	r1, fp
 8002cbe:	00cb      	lsls	r3, r1, #3
 8002cc0:	4651      	mov	r1, sl
 8002cc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cc6:	4651      	mov	r1, sl
 8002cc8:	00ca      	lsls	r2, r1, #3
 8002cca:	4610      	mov	r0, r2
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4603      	mov	r3, r0
 8002cd0:	4642      	mov	r2, r8
 8002cd2:	189b      	adds	r3, r3, r2
 8002cd4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002cd8:	464b      	mov	r3, r9
 8002cda:	460a      	mov	r2, r1
 8002cdc:	eb42 0303 	adc.w	r3, r2, r3
 8002ce0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	67bb      	str	r3, [r7, #120]	; 0x78
 8002cee:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002cf0:	f04f 0200 	mov.w	r2, #0
 8002cf4:	f04f 0300 	mov.w	r3, #0
 8002cf8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002cfc:	4649      	mov	r1, r9
 8002cfe:	008b      	lsls	r3, r1, #2
 8002d00:	4641      	mov	r1, r8
 8002d02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d06:	4641      	mov	r1, r8
 8002d08:	008a      	lsls	r2, r1, #2
 8002d0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002d0e:	f7fd fab7 	bl	8000280 <__aeabi_uldivmod>
 8002d12:	4602      	mov	r2, r0
 8002d14:	460b      	mov	r3, r1
 8002d16:	4611      	mov	r1, r2
 8002d18:	4b38      	ldr	r3, [pc, #224]	; (8002dfc <UART_SetConfig+0x4e4>)
 8002d1a:	fba3 2301 	umull	r2, r3, r3, r1
 8002d1e:	095b      	lsrs	r3, r3, #5
 8002d20:	2264      	movs	r2, #100	; 0x64
 8002d22:	fb02 f303 	mul.w	r3, r2, r3
 8002d26:	1acb      	subs	r3, r1, r3
 8002d28:	011b      	lsls	r3, r3, #4
 8002d2a:	3332      	adds	r3, #50	; 0x32
 8002d2c:	4a33      	ldr	r2, [pc, #204]	; (8002dfc <UART_SetConfig+0x4e4>)
 8002d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d32:	095b      	lsrs	r3, r3, #5
 8002d34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d38:	441c      	add	r4, r3
 8002d3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d3e:	2200      	movs	r2, #0
 8002d40:	673b      	str	r3, [r7, #112]	; 0x70
 8002d42:	677a      	str	r2, [r7, #116]	; 0x74
 8002d44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002d48:	4642      	mov	r2, r8
 8002d4a:	464b      	mov	r3, r9
 8002d4c:	1891      	adds	r1, r2, r2
 8002d4e:	60b9      	str	r1, [r7, #8]
 8002d50:	415b      	adcs	r3, r3
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d58:	4641      	mov	r1, r8
 8002d5a:	1851      	adds	r1, r2, r1
 8002d5c:	6039      	str	r1, [r7, #0]
 8002d5e:	4649      	mov	r1, r9
 8002d60:	414b      	adcs	r3, r1
 8002d62:	607b      	str	r3, [r7, #4]
 8002d64:	f04f 0200 	mov.w	r2, #0
 8002d68:	f04f 0300 	mov.w	r3, #0
 8002d6c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002d70:	4659      	mov	r1, fp
 8002d72:	00cb      	lsls	r3, r1, #3
 8002d74:	4651      	mov	r1, sl
 8002d76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d7a:	4651      	mov	r1, sl
 8002d7c:	00ca      	lsls	r2, r1, #3
 8002d7e:	4610      	mov	r0, r2
 8002d80:	4619      	mov	r1, r3
 8002d82:	4603      	mov	r3, r0
 8002d84:	4642      	mov	r2, r8
 8002d86:	189b      	adds	r3, r3, r2
 8002d88:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d8a:	464b      	mov	r3, r9
 8002d8c:	460a      	mov	r2, r1
 8002d8e:	eb42 0303 	adc.w	r3, r2, r3
 8002d92:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	663b      	str	r3, [r7, #96]	; 0x60
 8002d9e:	667a      	str	r2, [r7, #100]	; 0x64
 8002da0:	f04f 0200 	mov.w	r2, #0
 8002da4:	f04f 0300 	mov.w	r3, #0
 8002da8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002dac:	4649      	mov	r1, r9
 8002dae:	008b      	lsls	r3, r1, #2
 8002db0:	4641      	mov	r1, r8
 8002db2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002db6:	4641      	mov	r1, r8
 8002db8:	008a      	lsls	r2, r1, #2
 8002dba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002dbe:	f7fd fa5f 	bl	8000280 <__aeabi_uldivmod>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	4b0d      	ldr	r3, [pc, #52]	; (8002dfc <UART_SetConfig+0x4e4>)
 8002dc8:	fba3 1302 	umull	r1, r3, r3, r2
 8002dcc:	095b      	lsrs	r3, r3, #5
 8002dce:	2164      	movs	r1, #100	; 0x64
 8002dd0:	fb01 f303 	mul.w	r3, r1, r3
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	011b      	lsls	r3, r3, #4
 8002dd8:	3332      	adds	r3, #50	; 0x32
 8002dda:	4a08      	ldr	r2, [pc, #32]	; (8002dfc <UART_SetConfig+0x4e4>)
 8002ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8002de0:	095b      	lsrs	r3, r3, #5
 8002de2:	f003 020f 	and.w	r2, r3, #15
 8002de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4422      	add	r2, r4
 8002dee:	609a      	str	r2, [r3, #8]
}
 8002df0:	bf00      	nop
 8002df2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002df6:	46bd      	mov	sp, r7
 8002df8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dfc:	51eb851f 	.word	0x51eb851f

08002e00 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	4603      	mov	r3, r0
 8002e08:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002e0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e12:	2b84      	cmp	r3, #132	; 0x84
 8002e14:	d005      	beq.n	8002e22 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002e16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	3303      	adds	r3, #3
 8002e20:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002e22:	68fb      	ldr	r3, [r7, #12]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3714      	adds	r7, #20
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002e34:	f000 faf6 	bl	8003424 <vTaskStartScheduler>
  
  return osOK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002e3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e40:	b089      	sub	sp, #36	; 0x24
 8002e42:	af04      	add	r7, sp, #16
 8002e44:	6078      	str	r0, [r7, #4]
 8002e46:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d020      	beq.n	8002e92 <osThreadCreate+0x54>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d01c      	beq.n	8002e92 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685c      	ldr	r4, [r3, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	691e      	ldr	r6, [r3, #16]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff ffc8 	bl	8002e00 <makeFreeRtosPriority>
 8002e70:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002e7a:	9202      	str	r2, [sp, #8]
 8002e7c:	9301      	str	r3, [sp, #4]
 8002e7e:	9100      	str	r1, [sp, #0]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	4632      	mov	r2, r6
 8002e84:	4629      	mov	r1, r5
 8002e86:	4620      	mov	r0, r4
 8002e88:	f000 f8ed 	bl	8003066 <xTaskCreateStatic>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	60fb      	str	r3, [r7, #12]
 8002e90:	e01c      	b.n	8002ecc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685c      	ldr	r4, [r3, #4]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002e9e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff ffaa 	bl	8002e00 <makeFreeRtosPriority>
 8002eac:	4602      	mov	r2, r0
 8002eae:	f107 030c 	add.w	r3, r7, #12
 8002eb2:	9301      	str	r3, [sp, #4]
 8002eb4:	9200      	str	r2, [sp, #0]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	4632      	mov	r2, r6
 8002eba:	4629      	mov	r1, r5
 8002ebc:	4620      	mov	r0, r4
 8002ebe:	f000 f92f 	bl	8003120 <xTaskCreate>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d001      	beq.n	8002ecc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	e000      	b.n	8002ece <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3714      	adds	r7, #20
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ed6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b084      	sub	sp, #16
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <osDelay+0x16>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	e000      	b.n	8002eee <osDelay+0x18>
 8002eec:	2301      	movs	r3, #1
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f000 fa64 	bl	80033bc <vTaskDelay>
  
  return osOK;
 8002ef4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f103 0208 	add.w	r2, r3, #8
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f04f 32ff 	mov.w	r2, #4294967295
 8002f16:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f103 0208 	add.w	r2, r3, #8
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f103 0208 	add.w	r2, r3, #8
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002f32:	bf00      	nop
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr

08002f3e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002f3e:	b480      	push	{r7}
 8002f40:	b083      	sub	sp, #12
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	689a      	ldr	r2, [r3, #8]
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	683a      	ldr	r2, [r7, #0]
 8002f7c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	1c5a      	adds	r2, r3, #1
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	601a      	str	r2, [r3, #0]
}
 8002f94:	bf00      	nop
 8002f96:	3714      	adds	r7, #20
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb6:	d103      	bne.n	8002fc0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	691b      	ldr	r3, [r3, #16]
 8002fbc:	60fb      	str	r3, [r7, #12]
 8002fbe:	e00c      	b.n	8002fda <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	3308      	adds	r3, #8
 8002fc4:	60fb      	str	r3, [r7, #12]
 8002fc6:	e002      	b.n	8002fce <vListInsert+0x2e>
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	60fb      	str	r3, [r7, #12]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68ba      	ldr	r2, [r7, #8]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d2f6      	bcs.n	8002fc8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	683a      	ldr	r2, [r7, #0]
 8002ff4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	601a      	str	r2, [r3, #0]
}
 8003006:	bf00      	nop
 8003008:	3714      	adds	r7, #20
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr

08003012 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003012:	b480      	push	{r7}
 8003014:	b085      	sub	sp, #20
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6892      	ldr	r2, [r2, #8]
 8003028:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	6852      	ldr	r2, [r2, #4]
 8003032:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	429a      	cmp	r2, r3
 800303c:	d103      	bne.n	8003046 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	1e5a      	subs	r2, r3, #1
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
}
 800305a:	4618      	mov	r0, r3
 800305c:	3714      	adds	r7, #20
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr

08003066 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003066:	b580      	push	{r7, lr}
 8003068:	b08e      	sub	sp, #56	; 0x38
 800306a:	af04      	add	r7, sp, #16
 800306c:	60f8      	str	r0, [r7, #12]
 800306e:	60b9      	str	r1, [r7, #8]
 8003070:	607a      	str	r2, [r7, #4]
 8003072:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003076:	2b00      	cmp	r3, #0
 8003078:	d10a      	bne.n	8003090 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800307a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800307e:	f383 8811 	msr	BASEPRI, r3
 8003082:	f3bf 8f6f 	isb	sy
 8003086:	f3bf 8f4f 	dsb	sy
 800308a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800308c:	bf00      	nop
 800308e:	e7fe      	b.n	800308e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10a      	bne.n	80030ac <xTaskCreateStatic+0x46>
	__asm volatile
 8003096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800309a:	f383 8811 	msr	BASEPRI, r3
 800309e:	f3bf 8f6f 	isb	sy
 80030a2:	f3bf 8f4f 	dsb	sy
 80030a6:	61fb      	str	r3, [r7, #28]
}
 80030a8:	bf00      	nop
 80030aa:	e7fe      	b.n	80030aa <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80030ac:	23a0      	movs	r3, #160	; 0xa0
 80030ae:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	2ba0      	cmp	r3, #160	; 0xa0
 80030b4:	d00a      	beq.n	80030cc <xTaskCreateStatic+0x66>
	__asm volatile
 80030b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ba:	f383 8811 	msr	BASEPRI, r3
 80030be:	f3bf 8f6f 	isb	sy
 80030c2:	f3bf 8f4f 	dsb	sy
 80030c6:	61bb      	str	r3, [r7, #24]
}
 80030c8:	bf00      	nop
 80030ca:	e7fe      	b.n	80030ca <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80030cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80030ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d01e      	beq.n	8003112 <xTaskCreateStatic+0xac>
 80030d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d01b      	beq.n	8003112 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80030da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030dc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80030de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030e2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80030e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e6:	2202      	movs	r2, #2
 80030e8:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80030ec:	2300      	movs	r3, #0
 80030ee:	9303      	str	r3, [sp, #12]
 80030f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f2:	9302      	str	r3, [sp, #8]
 80030f4:	f107 0314 	add.w	r3, r7, #20
 80030f8:	9301      	str	r3, [sp, #4]
 80030fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	68b9      	ldr	r1, [r7, #8]
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 f851 	bl	80031ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800310a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800310c:	f000 f8ec 	bl	80032e8 <prvAddNewTaskToReadyList>
 8003110:	e001      	b.n	8003116 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003112:	2300      	movs	r3, #0
 8003114:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003116:	697b      	ldr	r3, [r7, #20]
	}
 8003118:	4618      	mov	r0, r3
 800311a:	3728      	adds	r7, #40	; 0x28
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003120:	b580      	push	{r7, lr}
 8003122:	b08c      	sub	sp, #48	; 0x30
 8003124:	af04      	add	r7, sp, #16
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	603b      	str	r3, [r7, #0]
 800312c:	4613      	mov	r3, r2
 800312e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003130:	88fb      	ldrh	r3, [r7, #6]
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4618      	mov	r0, r3
 8003136:	f000 feef 	bl	8003f18 <pvPortMalloc>
 800313a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00e      	beq.n	8003160 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003142:	20a0      	movs	r0, #160	; 0xa0
 8003144:	f000 fee8 	bl	8003f18 <pvPortMalloc>
 8003148:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d003      	beq.n	8003158 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	697a      	ldr	r2, [r7, #20]
 8003154:	631a      	str	r2, [r3, #48]	; 0x30
 8003156:	e005      	b.n	8003164 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003158:	6978      	ldr	r0, [r7, #20]
 800315a:	f000 ffa9 	bl	80040b0 <vPortFree>
 800315e:	e001      	b.n	8003164 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003160:	2300      	movs	r3, #0
 8003162:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d017      	beq.n	800319a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003172:	88fa      	ldrh	r2, [r7, #6]
 8003174:	2300      	movs	r3, #0
 8003176:	9303      	str	r3, [sp, #12]
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	9302      	str	r3, [sp, #8]
 800317c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800317e:	9301      	str	r3, [sp, #4]
 8003180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	68b9      	ldr	r1, [r7, #8]
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f000 f80f 	bl	80031ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800318e:	69f8      	ldr	r0, [r7, #28]
 8003190:	f000 f8aa 	bl	80032e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003194:	2301      	movs	r3, #1
 8003196:	61bb      	str	r3, [r7, #24]
 8003198:	e002      	b.n	80031a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800319a:	f04f 33ff 	mov.w	r3, #4294967295
 800319e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80031a0:	69bb      	ldr	r3, [r7, #24]
	}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3720      	adds	r7, #32
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
	...

080031ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b088      	sub	sp, #32
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
 80031b8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80031ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80031c4:	3b01      	subs	r3, #1
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4413      	add	r3, r2
 80031ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	f023 0307 	bic.w	r3, r3, #7
 80031d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00a      	beq.n	80031f4 <prvInitialiseNewTask+0x48>
	__asm volatile
 80031de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031e2:	f383 8811 	msr	BASEPRI, r3
 80031e6:	f3bf 8f6f 	isb	sy
 80031ea:	f3bf 8f4f 	dsb	sy
 80031ee:	617b      	str	r3, [r7, #20]
}
 80031f0:	bf00      	nop
 80031f2:	e7fe      	b.n	80031f2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d01f      	beq.n	800323a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80031fa:	2300      	movs	r3, #0
 80031fc:	61fb      	str	r3, [r7, #28]
 80031fe:	e012      	b.n	8003226 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	4413      	add	r3, r2
 8003206:	7819      	ldrb	r1, [r3, #0]
 8003208:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	4413      	add	r3, r2
 800320e:	3334      	adds	r3, #52	; 0x34
 8003210:	460a      	mov	r2, r1
 8003212:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	4413      	add	r3, r2
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d006      	beq.n	800322e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	3301      	adds	r3, #1
 8003224:	61fb      	str	r3, [r7, #28]
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	2b0f      	cmp	r3, #15
 800322a:	d9e9      	bls.n	8003200 <prvInitialiseNewTask+0x54>
 800322c:	e000      	b.n	8003230 <prvInitialiseNewTask+0x84>
			{
				break;
 800322e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003238:	e003      	b.n	8003242 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800323a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003244:	2b06      	cmp	r3, #6
 8003246:	d901      	bls.n	800324c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003248:	2306      	movs	r3, #6
 800324a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800324c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800324e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003250:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003254:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003256:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800325a:	2200      	movs	r2, #0
 800325c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800325e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003260:	3304      	adds	r3, #4
 8003262:	4618      	mov	r0, r3
 8003264:	f7ff fe6b 	bl	8002f3e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800326a:	3318      	adds	r3, #24
 800326c:	4618      	mov	r0, r3
 800326e:	f7ff fe66 	bl	8002f3e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003274:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003276:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800327a:	f1c3 0207 	rsb	r2, r3, #7
 800327e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003280:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003284:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003286:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800328a:	2200      	movs	r2, #0
 800328c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003292:	2200      	movs	r2, #0
 8003294:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800329a:	334c      	adds	r3, #76	; 0x4c
 800329c:	224c      	movs	r2, #76	; 0x4c
 800329e:	2100      	movs	r1, #0
 80032a0:	4618      	mov	r0, r3
 80032a2:	f001 faf9 	bl	8004898 <memset>
 80032a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a8:	4a0c      	ldr	r2, [pc, #48]	; (80032dc <prvInitialiseNewTask+0x130>)
 80032aa:	651a      	str	r2, [r3, #80]	; 0x50
 80032ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ae:	4a0c      	ldr	r2, [pc, #48]	; (80032e0 <prvInitialiseNewTask+0x134>)
 80032b0:	655a      	str	r2, [r3, #84]	; 0x54
 80032b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032b4:	4a0b      	ldr	r2, [pc, #44]	; (80032e4 <prvInitialiseNewTask+0x138>)
 80032b6:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	68f9      	ldr	r1, [r7, #12]
 80032bc:	69b8      	ldr	r0, [r7, #24]
 80032be:	f000 fc1f 	bl	8003b00 <pxPortInitialiseStack>
 80032c2:	4602      	mov	r2, r0
 80032c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032c6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80032c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d002      	beq.n	80032d4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80032ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032d2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80032d4:	bf00      	nop
 80032d6:	3720      	adds	r7, #32
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	20004124 	.word	0x20004124
 80032e0:	2000418c 	.word	0x2000418c
 80032e4:	200041f4 	.word	0x200041f4

080032e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80032f0:	f000 fd30 	bl	8003d54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80032f4:	4b2a      	ldr	r3, [pc, #168]	; (80033a0 <prvAddNewTaskToReadyList+0xb8>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	3301      	adds	r3, #1
 80032fa:	4a29      	ldr	r2, [pc, #164]	; (80033a0 <prvAddNewTaskToReadyList+0xb8>)
 80032fc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80032fe:	4b29      	ldr	r3, [pc, #164]	; (80033a4 <prvAddNewTaskToReadyList+0xbc>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d109      	bne.n	800331a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003306:	4a27      	ldr	r2, [pc, #156]	; (80033a4 <prvAddNewTaskToReadyList+0xbc>)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800330c:	4b24      	ldr	r3, [pc, #144]	; (80033a0 <prvAddNewTaskToReadyList+0xb8>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d110      	bne.n	8003336 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003314:	f000 facc 	bl	80038b0 <prvInitialiseTaskLists>
 8003318:	e00d      	b.n	8003336 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800331a:	4b23      	ldr	r3, [pc, #140]	; (80033a8 <prvAddNewTaskToReadyList+0xc0>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d109      	bne.n	8003336 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003322:	4b20      	ldr	r3, [pc, #128]	; (80033a4 <prvAddNewTaskToReadyList+0xbc>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332c:	429a      	cmp	r2, r3
 800332e:	d802      	bhi.n	8003336 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003330:	4a1c      	ldr	r2, [pc, #112]	; (80033a4 <prvAddNewTaskToReadyList+0xbc>)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003336:	4b1d      	ldr	r3, [pc, #116]	; (80033ac <prvAddNewTaskToReadyList+0xc4>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	3301      	adds	r3, #1
 800333c:	4a1b      	ldr	r2, [pc, #108]	; (80033ac <prvAddNewTaskToReadyList+0xc4>)
 800333e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003344:	2201      	movs	r2, #1
 8003346:	409a      	lsls	r2, r3
 8003348:	4b19      	ldr	r3, [pc, #100]	; (80033b0 <prvAddNewTaskToReadyList+0xc8>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4313      	orrs	r3, r2
 800334e:	4a18      	ldr	r2, [pc, #96]	; (80033b0 <prvAddNewTaskToReadyList+0xc8>)
 8003350:	6013      	str	r3, [r2, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003356:	4613      	mov	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	4413      	add	r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	4a15      	ldr	r2, [pc, #84]	; (80033b4 <prvAddNewTaskToReadyList+0xcc>)
 8003360:	441a      	add	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	3304      	adds	r3, #4
 8003366:	4619      	mov	r1, r3
 8003368:	4610      	mov	r0, r2
 800336a:	f7ff fdf5 	bl	8002f58 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800336e:	f000 fd21 	bl	8003db4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003372:	4b0d      	ldr	r3, [pc, #52]	; (80033a8 <prvAddNewTaskToReadyList+0xc0>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00e      	beq.n	8003398 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800337a:	4b0a      	ldr	r3, [pc, #40]	; (80033a4 <prvAddNewTaskToReadyList+0xbc>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003384:	429a      	cmp	r2, r3
 8003386:	d207      	bcs.n	8003398 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003388:	4b0b      	ldr	r3, [pc, #44]	; (80033b8 <prvAddNewTaskToReadyList+0xd0>)
 800338a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800338e:	601a      	str	r2, [r3, #0]
 8003390:	f3bf 8f4f 	dsb	sy
 8003394:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003398:	bf00      	nop
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	200004d0 	.word	0x200004d0
 80033a4:	200003d0 	.word	0x200003d0
 80033a8:	200004dc 	.word	0x200004dc
 80033ac:	200004ec 	.word	0x200004ec
 80033b0:	200004d8 	.word	0x200004d8
 80033b4:	200003d4 	.word	0x200003d4
 80033b8:	e000ed04 	.word	0xe000ed04

080033bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80033c4:	2300      	movs	r3, #0
 80033c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d017      	beq.n	80033fe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80033ce:	4b13      	ldr	r3, [pc, #76]	; (800341c <vTaskDelay+0x60>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00a      	beq.n	80033ec <vTaskDelay+0x30>
	__asm volatile
 80033d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033da:	f383 8811 	msr	BASEPRI, r3
 80033de:	f3bf 8f6f 	isb	sy
 80033e2:	f3bf 8f4f 	dsb	sy
 80033e6:	60bb      	str	r3, [r7, #8]
}
 80033e8:	bf00      	nop
 80033ea:	e7fe      	b.n	80033ea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80033ec:	f000 f884 	bl	80034f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80033f0:	2100      	movs	r1, #0
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f000 fb1e 	bl	8003a34 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80033f8:	f000 f88c 	bl	8003514 <xTaskResumeAll>
 80033fc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d107      	bne.n	8003414 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003404:	4b06      	ldr	r3, [pc, #24]	; (8003420 <vTaskDelay+0x64>)
 8003406:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	f3bf 8f4f 	dsb	sy
 8003410:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003414:	bf00      	nop
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	200004f8 	.word	0x200004f8
 8003420:	e000ed04 	.word	0xe000ed04

08003424 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b08a      	sub	sp, #40	; 0x28
 8003428:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800342a:	2300      	movs	r3, #0
 800342c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800342e:	2300      	movs	r3, #0
 8003430:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003432:	463a      	mov	r2, r7
 8003434:	1d39      	adds	r1, r7, #4
 8003436:	f107 0308 	add.w	r3, r7, #8
 800343a:	4618      	mov	r0, r3
 800343c:	f7fd f89e 	bl	800057c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003440:	6839      	ldr	r1, [r7, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	9202      	str	r2, [sp, #8]
 8003448:	9301      	str	r3, [sp, #4]
 800344a:	2300      	movs	r3, #0
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	2300      	movs	r3, #0
 8003450:	460a      	mov	r2, r1
 8003452:	4921      	ldr	r1, [pc, #132]	; (80034d8 <vTaskStartScheduler+0xb4>)
 8003454:	4821      	ldr	r0, [pc, #132]	; (80034dc <vTaskStartScheduler+0xb8>)
 8003456:	f7ff fe06 	bl	8003066 <xTaskCreateStatic>
 800345a:	4603      	mov	r3, r0
 800345c:	4a20      	ldr	r2, [pc, #128]	; (80034e0 <vTaskStartScheduler+0xbc>)
 800345e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003460:	4b1f      	ldr	r3, [pc, #124]	; (80034e0 <vTaskStartScheduler+0xbc>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d002      	beq.n	800346e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003468:	2301      	movs	r3, #1
 800346a:	617b      	str	r3, [r7, #20]
 800346c:	e001      	b.n	8003472 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800346e:	2300      	movs	r3, #0
 8003470:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d11b      	bne.n	80034b0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8003478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800347c:	f383 8811 	msr	BASEPRI, r3
 8003480:	f3bf 8f6f 	isb	sy
 8003484:	f3bf 8f4f 	dsb	sy
 8003488:	613b      	str	r3, [r7, #16]
}
 800348a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800348c:	4b15      	ldr	r3, [pc, #84]	; (80034e4 <vTaskStartScheduler+0xc0>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	334c      	adds	r3, #76	; 0x4c
 8003492:	4a15      	ldr	r2, [pc, #84]	; (80034e8 <vTaskStartScheduler+0xc4>)
 8003494:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003496:	4b15      	ldr	r3, [pc, #84]	; (80034ec <vTaskStartScheduler+0xc8>)
 8003498:	f04f 32ff 	mov.w	r2, #4294967295
 800349c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800349e:	4b14      	ldr	r3, [pc, #80]	; (80034f0 <vTaskStartScheduler+0xcc>)
 80034a0:	2201      	movs	r2, #1
 80034a2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80034a4:	4b13      	ldr	r3, [pc, #76]	; (80034f4 <vTaskStartScheduler+0xd0>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80034aa:	f000 fbb1 	bl	8003c10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80034ae:	e00e      	b.n	80034ce <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b6:	d10a      	bne.n	80034ce <vTaskStartScheduler+0xaa>
	__asm volatile
 80034b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034bc:	f383 8811 	msr	BASEPRI, r3
 80034c0:	f3bf 8f6f 	isb	sy
 80034c4:	f3bf 8f4f 	dsb	sy
 80034c8:	60fb      	str	r3, [r7, #12]
}
 80034ca:	bf00      	nop
 80034cc:	e7fe      	b.n	80034cc <vTaskStartScheduler+0xa8>
}
 80034ce:	bf00      	nop
 80034d0:	3718      	adds	r7, #24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	080058c4 	.word	0x080058c4
 80034dc:	08003881 	.word	0x08003881
 80034e0:	200004f4 	.word	0x200004f4
 80034e4:	200003d0 	.word	0x200003d0
 80034e8:	20000068 	.word	0x20000068
 80034ec:	200004f0 	.word	0x200004f0
 80034f0:	200004dc 	.word	0x200004dc
 80034f4:	200004d4 	.word	0x200004d4

080034f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80034fc:	4b04      	ldr	r3, [pc, #16]	; (8003510 <vTaskSuspendAll+0x18>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	3301      	adds	r3, #1
 8003502:	4a03      	ldr	r2, [pc, #12]	; (8003510 <vTaskSuspendAll+0x18>)
 8003504:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003506:	bf00      	nop
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr
 8003510:	200004f8 	.word	0x200004f8

08003514 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800351a:	2300      	movs	r3, #0
 800351c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800351e:	2300      	movs	r3, #0
 8003520:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003522:	4b41      	ldr	r3, [pc, #260]	; (8003628 <xTaskResumeAll+0x114>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10a      	bne.n	8003540 <xTaskResumeAll+0x2c>
	__asm volatile
 800352a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800352e:	f383 8811 	msr	BASEPRI, r3
 8003532:	f3bf 8f6f 	isb	sy
 8003536:	f3bf 8f4f 	dsb	sy
 800353a:	603b      	str	r3, [r7, #0]
}
 800353c:	bf00      	nop
 800353e:	e7fe      	b.n	800353e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003540:	f000 fc08 	bl	8003d54 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003544:	4b38      	ldr	r3, [pc, #224]	; (8003628 <xTaskResumeAll+0x114>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	3b01      	subs	r3, #1
 800354a:	4a37      	ldr	r2, [pc, #220]	; (8003628 <xTaskResumeAll+0x114>)
 800354c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800354e:	4b36      	ldr	r3, [pc, #216]	; (8003628 <xTaskResumeAll+0x114>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d161      	bne.n	800361a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003556:	4b35      	ldr	r3, [pc, #212]	; (800362c <xTaskResumeAll+0x118>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d05d      	beq.n	800361a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800355e:	e02e      	b.n	80035be <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003560:	4b33      	ldr	r3, [pc, #204]	; (8003630 <xTaskResumeAll+0x11c>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	3318      	adds	r3, #24
 800356c:	4618      	mov	r0, r3
 800356e:	f7ff fd50 	bl	8003012 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	3304      	adds	r3, #4
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff fd4b 	bl	8003012 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003580:	2201      	movs	r2, #1
 8003582:	409a      	lsls	r2, r3
 8003584:	4b2b      	ldr	r3, [pc, #172]	; (8003634 <xTaskResumeAll+0x120>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4313      	orrs	r3, r2
 800358a:	4a2a      	ldr	r2, [pc, #168]	; (8003634 <xTaskResumeAll+0x120>)
 800358c:	6013      	str	r3, [r2, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003592:	4613      	mov	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	4413      	add	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	4a27      	ldr	r2, [pc, #156]	; (8003638 <xTaskResumeAll+0x124>)
 800359c:	441a      	add	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	3304      	adds	r3, #4
 80035a2:	4619      	mov	r1, r3
 80035a4:	4610      	mov	r0, r2
 80035a6:	f7ff fcd7 	bl	8002f58 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ae:	4b23      	ldr	r3, [pc, #140]	; (800363c <xTaskResumeAll+0x128>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d302      	bcc.n	80035be <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80035b8:	4b21      	ldr	r3, [pc, #132]	; (8003640 <xTaskResumeAll+0x12c>)
 80035ba:	2201      	movs	r2, #1
 80035bc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80035be:	4b1c      	ldr	r3, [pc, #112]	; (8003630 <xTaskResumeAll+0x11c>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1cc      	bne.n	8003560 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80035cc:	f000 fa12 	bl	80039f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80035d0:	4b1c      	ldr	r3, [pc, #112]	; (8003644 <xTaskResumeAll+0x130>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d010      	beq.n	80035fe <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80035dc:	f000 f836 	bl	800364c <xTaskIncrementTick>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d002      	beq.n	80035ec <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80035e6:	4b16      	ldr	r3, [pc, #88]	; (8003640 <xTaskResumeAll+0x12c>)
 80035e8:	2201      	movs	r2, #1
 80035ea:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	3b01      	subs	r3, #1
 80035f0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1f1      	bne.n	80035dc <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80035f8:	4b12      	ldr	r3, [pc, #72]	; (8003644 <xTaskResumeAll+0x130>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80035fe:	4b10      	ldr	r3, [pc, #64]	; (8003640 <xTaskResumeAll+0x12c>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d009      	beq.n	800361a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003606:	2301      	movs	r3, #1
 8003608:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800360a:	4b0f      	ldr	r3, [pc, #60]	; (8003648 <xTaskResumeAll+0x134>)
 800360c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	f3bf 8f4f 	dsb	sy
 8003616:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800361a:	f000 fbcb 	bl	8003db4 <vPortExitCritical>

	return xAlreadyYielded;
 800361e:	68bb      	ldr	r3, [r7, #8]
}
 8003620:	4618      	mov	r0, r3
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	200004f8 	.word	0x200004f8
 800362c:	200004d0 	.word	0x200004d0
 8003630:	20000490 	.word	0x20000490
 8003634:	200004d8 	.word	0x200004d8
 8003638:	200003d4 	.word	0x200003d4
 800363c:	200003d0 	.word	0x200003d0
 8003640:	200004e4 	.word	0x200004e4
 8003644:	200004e0 	.word	0x200004e0
 8003648:	e000ed04 	.word	0xe000ed04

0800364c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b086      	sub	sp, #24
 8003650:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003652:	2300      	movs	r3, #0
 8003654:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003656:	4b4e      	ldr	r3, [pc, #312]	; (8003790 <xTaskIncrementTick+0x144>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	f040 808e 	bne.w	800377c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003660:	4b4c      	ldr	r3, [pc, #304]	; (8003794 <xTaskIncrementTick+0x148>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	3301      	adds	r3, #1
 8003666:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003668:	4a4a      	ldr	r2, [pc, #296]	; (8003794 <xTaskIncrementTick+0x148>)
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d120      	bne.n	80036b6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003674:	4b48      	ldr	r3, [pc, #288]	; (8003798 <xTaskIncrementTick+0x14c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <xTaskIncrementTick+0x48>
	__asm volatile
 800367e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003682:	f383 8811 	msr	BASEPRI, r3
 8003686:	f3bf 8f6f 	isb	sy
 800368a:	f3bf 8f4f 	dsb	sy
 800368e:	603b      	str	r3, [r7, #0]
}
 8003690:	bf00      	nop
 8003692:	e7fe      	b.n	8003692 <xTaskIncrementTick+0x46>
 8003694:	4b40      	ldr	r3, [pc, #256]	; (8003798 <xTaskIncrementTick+0x14c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	60fb      	str	r3, [r7, #12]
 800369a:	4b40      	ldr	r3, [pc, #256]	; (800379c <xTaskIncrementTick+0x150>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a3e      	ldr	r2, [pc, #248]	; (8003798 <xTaskIncrementTick+0x14c>)
 80036a0:	6013      	str	r3, [r2, #0]
 80036a2:	4a3e      	ldr	r2, [pc, #248]	; (800379c <xTaskIncrementTick+0x150>)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6013      	str	r3, [r2, #0]
 80036a8:	4b3d      	ldr	r3, [pc, #244]	; (80037a0 <xTaskIncrementTick+0x154>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	3301      	adds	r3, #1
 80036ae:	4a3c      	ldr	r2, [pc, #240]	; (80037a0 <xTaskIncrementTick+0x154>)
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	f000 f99f 	bl	80039f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80036b6:	4b3b      	ldr	r3, [pc, #236]	; (80037a4 <xTaskIncrementTick+0x158>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	693a      	ldr	r2, [r7, #16]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d348      	bcc.n	8003752 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036c0:	4b35      	ldr	r3, [pc, #212]	; (8003798 <xTaskIncrementTick+0x14c>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d104      	bne.n	80036d4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036ca:	4b36      	ldr	r3, [pc, #216]	; (80037a4 <xTaskIncrementTick+0x158>)
 80036cc:	f04f 32ff 	mov.w	r2, #4294967295
 80036d0:	601a      	str	r2, [r3, #0]
					break;
 80036d2:	e03e      	b.n	8003752 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036d4:	4b30      	ldr	r3, [pc, #192]	; (8003798 <xTaskIncrementTick+0x14c>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d203      	bcs.n	80036f4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80036ec:	4a2d      	ldr	r2, [pc, #180]	; (80037a4 <xTaskIncrementTick+0x158>)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80036f2:	e02e      	b.n	8003752 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	3304      	adds	r3, #4
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff fc8a 	bl	8003012 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003702:	2b00      	cmp	r3, #0
 8003704:	d004      	beq.n	8003710 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	3318      	adds	r3, #24
 800370a:	4618      	mov	r0, r3
 800370c:	f7ff fc81 	bl	8003012 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003714:	2201      	movs	r2, #1
 8003716:	409a      	lsls	r2, r3
 8003718:	4b23      	ldr	r3, [pc, #140]	; (80037a8 <xTaskIncrementTick+0x15c>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4313      	orrs	r3, r2
 800371e:	4a22      	ldr	r2, [pc, #136]	; (80037a8 <xTaskIncrementTick+0x15c>)
 8003720:	6013      	str	r3, [r2, #0]
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003726:	4613      	mov	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	4413      	add	r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	4a1f      	ldr	r2, [pc, #124]	; (80037ac <xTaskIncrementTick+0x160>)
 8003730:	441a      	add	r2, r3
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	3304      	adds	r3, #4
 8003736:	4619      	mov	r1, r3
 8003738:	4610      	mov	r0, r2
 800373a:	f7ff fc0d 	bl	8002f58 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003742:	4b1b      	ldr	r3, [pc, #108]	; (80037b0 <xTaskIncrementTick+0x164>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003748:	429a      	cmp	r2, r3
 800374a:	d3b9      	bcc.n	80036c0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800374c:	2301      	movs	r3, #1
 800374e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003750:	e7b6      	b.n	80036c0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003752:	4b17      	ldr	r3, [pc, #92]	; (80037b0 <xTaskIncrementTick+0x164>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003758:	4914      	ldr	r1, [pc, #80]	; (80037ac <xTaskIncrementTick+0x160>)
 800375a:	4613      	mov	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	4413      	add	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	440b      	add	r3, r1
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d901      	bls.n	800376e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800376a:	2301      	movs	r3, #1
 800376c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800376e:	4b11      	ldr	r3, [pc, #68]	; (80037b4 <xTaskIncrementTick+0x168>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d007      	beq.n	8003786 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003776:	2301      	movs	r3, #1
 8003778:	617b      	str	r3, [r7, #20]
 800377a:	e004      	b.n	8003786 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800377c:	4b0e      	ldr	r3, [pc, #56]	; (80037b8 <xTaskIncrementTick+0x16c>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	3301      	adds	r3, #1
 8003782:	4a0d      	ldr	r2, [pc, #52]	; (80037b8 <xTaskIncrementTick+0x16c>)
 8003784:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003786:	697b      	ldr	r3, [r7, #20]
}
 8003788:	4618      	mov	r0, r3
 800378a:	3718      	adds	r7, #24
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	200004f8 	.word	0x200004f8
 8003794:	200004d4 	.word	0x200004d4
 8003798:	20000488 	.word	0x20000488
 800379c:	2000048c 	.word	0x2000048c
 80037a0:	200004e8 	.word	0x200004e8
 80037a4:	200004f0 	.word	0x200004f0
 80037a8:	200004d8 	.word	0x200004d8
 80037ac:	200003d4 	.word	0x200003d4
 80037b0:	200003d0 	.word	0x200003d0
 80037b4:	200004e4 	.word	0x200004e4
 80037b8:	200004e0 	.word	0x200004e0

080037bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80037bc:	b480      	push	{r7}
 80037be:	b087      	sub	sp, #28
 80037c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80037c2:	4b29      	ldr	r3, [pc, #164]	; (8003868 <vTaskSwitchContext+0xac>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d003      	beq.n	80037d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80037ca:	4b28      	ldr	r3, [pc, #160]	; (800386c <vTaskSwitchContext+0xb0>)
 80037cc:	2201      	movs	r2, #1
 80037ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80037d0:	e044      	b.n	800385c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80037d2:	4b26      	ldr	r3, [pc, #152]	; (800386c <vTaskSwitchContext+0xb0>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037d8:	4b25      	ldr	r3, [pc, #148]	; (8003870 <vTaskSwitchContext+0xb4>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	fab3 f383 	clz	r3, r3
 80037e4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80037e6:	7afb      	ldrb	r3, [r7, #11]
 80037e8:	f1c3 031f 	rsb	r3, r3, #31
 80037ec:	617b      	str	r3, [r7, #20]
 80037ee:	4921      	ldr	r1, [pc, #132]	; (8003874 <vTaskSwitchContext+0xb8>)
 80037f0:	697a      	ldr	r2, [r7, #20]
 80037f2:	4613      	mov	r3, r2
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	4413      	add	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	440b      	add	r3, r1
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d10a      	bne.n	8003818 <vTaskSwitchContext+0x5c>
	__asm volatile
 8003802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003806:	f383 8811 	msr	BASEPRI, r3
 800380a:	f3bf 8f6f 	isb	sy
 800380e:	f3bf 8f4f 	dsb	sy
 8003812:	607b      	str	r3, [r7, #4]
}
 8003814:	bf00      	nop
 8003816:	e7fe      	b.n	8003816 <vTaskSwitchContext+0x5a>
 8003818:	697a      	ldr	r2, [r7, #20]
 800381a:	4613      	mov	r3, r2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	4413      	add	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4a14      	ldr	r2, [pc, #80]	; (8003874 <vTaskSwitchContext+0xb8>)
 8003824:	4413      	add	r3, r2
 8003826:	613b      	str	r3, [r7, #16]
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	685a      	ldr	r2, [r3, #4]
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	605a      	str	r2, [r3, #4]
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	685a      	ldr	r2, [r3, #4]
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	3308      	adds	r3, #8
 800383a:	429a      	cmp	r2, r3
 800383c:	d104      	bne.n	8003848 <vTaskSwitchContext+0x8c>
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	605a      	str	r2, [r3, #4]
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	4a0a      	ldr	r2, [pc, #40]	; (8003878 <vTaskSwitchContext+0xbc>)
 8003850:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003852:	4b09      	ldr	r3, [pc, #36]	; (8003878 <vTaskSwitchContext+0xbc>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	334c      	adds	r3, #76	; 0x4c
 8003858:	4a08      	ldr	r2, [pc, #32]	; (800387c <vTaskSwitchContext+0xc0>)
 800385a:	6013      	str	r3, [r2, #0]
}
 800385c:	bf00      	nop
 800385e:	371c      	adds	r7, #28
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr
 8003868:	200004f8 	.word	0x200004f8
 800386c:	200004e4 	.word	0x200004e4
 8003870:	200004d8 	.word	0x200004d8
 8003874:	200003d4 	.word	0x200003d4
 8003878:	200003d0 	.word	0x200003d0
 800387c:	20000068 	.word	0x20000068

08003880 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003888:	f000 f852 	bl	8003930 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800388c:	4b06      	ldr	r3, [pc, #24]	; (80038a8 <prvIdleTask+0x28>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d9f9      	bls.n	8003888 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003894:	4b05      	ldr	r3, [pc, #20]	; (80038ac <prvIdleTask+0x2c>)
 8003896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800389a:	601a      	str	r2, [r3, #0]
 800389c:	f3bf 8f4f 	dsb	sy
 80038a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80038a4:	e7f0      	b.n	8003888 <prvIdleTask+0x8>
 80038a6:	bf00      	nop
 80038a8:	200003d4 	.word	0x200003d4
 80038ac:	e000ed04 	.word	0xe000ed04

080038b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038b6:	2300      	movs	r3, #0
 80038b8:	607b      	str	r3, [r7, #4]
 80038ba:	e00c      	b.n	80038d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	4613      	mov	r3, r2
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	4413      	add	r3, r2
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	4a12      	ldr	r2, [pc, #72]	; (8003910 <prvInitialiseTaskLists+0x60>)
 80038c8:	4413      	add	r3, r2
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff fb17 	bl	8002efe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3301      	adds	r3, #1
 80038d4:	607b      	str	r3, [r7, #4]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b06      	cmp	r3, #6
 80038da:	d9ef      	bls.n	80038bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80038dc:	480d      	ldr	r0, [pc, #52]	; (8003914 <prvInitialiseTaskLists+0x64>)
 80038de:	f7ff fb0e 	bl	8002efe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80038e2:	480d      	ldr	r0, [pc, #52]	; (8003918 <prvInitialiseTaskLists+0x68>)
 80038e4:	f7ff fb0b 	bl	8002efe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80038e8:	480c      	ldr	r0, [pc, #48]	; (800391c <prvInitialiseTaskLists+0x6c>)
 80038ea:	f7ff fb08 	bl	8002efe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80038ee:	480c      	ldr	r0, [pc, #48]	; (8003920 <prvInitialiseTaskLists+0x70>)
 80038f0:	f7ff fb05 	bl	8002efe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80038f4:	480b      	ldr	r0, [pc, #44]	; (8003924 <prvInitialiseTaskLists+0x74>)
 80038f6:	f7ff fb02 	bl	8002efe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80038fa:	4b0b      	ldr	r3, [pc, #44]	; (8003928 <prvInitialiseTaskLists+0x78>)
 80038fc:	4a05      	ldr	r2, [pc, #20]	; (8003914 <prvInitialiseTaskLists+0x64>)
 80038fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003900:	4b0a      	ldr	r3, [pc, #40]	; (800392c <prvInitialiseTaskLists+0x7c>)
 8003902:	4a05      	ldr	r2, [pc, #20]	; (8003918 <prvInitialiseTaskLists+0x68>)
 8003904:	601a      	str	r2, [r3, #0]
}
 8003906:	bf00      	nop
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	200003d4 	.word	0x200003d4
 8003914:	20000460 	.word	0x20000460
 8003918:	20000474 	.word	0x20000474
 800391c:	20000490 	.word	0x20000490
 8003920:	200004a4 	.word	0x200004a4
 8003924:	200004bc 	.word	0x200004bc
 8003928:	20000488 	.word	0x20000488
 800392c:	2000048c 	.word	0x2000048c

08003930 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003936:	e019      	b.n	800396c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003938:	f000 fa0c 	bl	8003d54 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800393c:	4b10      	ldr	r3, [pc, #64]	; (8003980 <prvCheckTasksWaitingTermination+0x50>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	3304      	adds	r3, #4
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff fb62 	bl	8003012 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800394e:	4b0d      	ldr	r3, [pc, #52]	; (8003984 <prvCheckTasksWaitingTermination+0x54>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	3b01      	subs	r3, #1
 8003954:	4a0b      	ldr	r2, [pc, #44]	; (8003984 <prvCheckTasksWaitingTermination+0x54>)
 8003956:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003958:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <prvCheckTasksWaitingTermination+0x58>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3b01      	subs	r3, #1
 800395e:	4a0a      	ldr	r2, [pc, #40]	; (8003988 <prvCheckTasksWaitingTermination+0x58>)
 8003960:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003962:	f000 fa27 	bl	8003db4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f810 	bl	800398c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800396c:	4b06      	ldr	r3, [pc, #24]	; (8003988 <prvCheckTasksWaitingTermination+0x58>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1e1      	bne.n	8003938 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003974:	bf00      	nop
 8003976:	bf00      	nop
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	200004a4 	.word	0x200004a4
 8003984:	200004d0 	.word	0x200004d0
 8003988:	200004b8 	.word	0x200004b8

0800398c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	334c      	adds	r3, #76	; 0x4c
 8003998:	4618      	mov	r0, r3
 800399a:	f000 ff95 	bl	80048c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d108      	bne.n	80039ba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ac:	4618      	mov	r0, r3
 80039ae:	f000 fb7f 	bl	80040b0 <vPortFree>
				vPortFree( pxTCB );
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 fb7c 	bl	80040b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80039b8:	e018      	b.n	80039ec <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d103      	bne.n	80039cc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 fb73 	bl	80040b0 <vPortFree>
	}
 80039ca:	e00f      	b.n	80039ec <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d00a      	beq.n	80039ec <prvDeleteTCB+0x60>
	__asm volatile
 80039d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039da:	f383 8811 	msr	BASEPRI, r3
 80039de:	f3bf 8f6f 	isb	sy
 80039e2:	f3bf 8f4f 	dsb	sy
 80039e6:	60fb      	str	r3, [r7, #12]
}
 80039e8:	bf00      	nop
 80039ea:	e7fe      	b.n	80039ea <prvDeleteTCB+0x5e>
	}
 80039ec:	bf00      	nop
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039fa:	4b0c      	ldr	r3, [pc, #48]	; (8003a2c <prvResetNextTaskUnblockTime+0x38>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d104      	bne.n	8003a0e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003a04:	4b0a      	ldr	r3, [pc, #40]	; (8003a30 <prvResetNextTaskUnblockTime+0x3c>)
 8003a06:	f04f 32ff 	mov.w	r2, #4294967295
 8003a0a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003a0c:	e008      	b.n	8003a20 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a0e:	4b07      	ldr	r3, [pc, #28]	; (8003a2c <prvResetNextTaskUnblockTime+0x38>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	4a04      	ldr	r2, [pc, #16]	; (8003a30 <prvResetNextTaskUnblockTime+0x3c>)
 8003a1e:	6013      	str	r3, [r2, #0]
}
 8003a20:	bf00      	nop
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	20000488 	.word	0x20000488
 8003a30:	200004f0 	.word	0x200004f0

08003a34 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003a3e:	4b29      	ldr	r3, [pc, #164]	; (8003ae4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a44:	4b28      	ldr	r3, [pc, #160]	; (8003ae8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	3304      	adds	r3, #4
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7ff fae1 	bl	8003012 <uxListRemove>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d10b      	bne.n	8003a6e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003a56:	4b24      	ldr	r3, [pc, #144]	; (8003ae8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a62:	43da      	mvns	r2, r3
 8003a64:	4b21      	ldr	r3, [pc, #132]	; (8003aec <prvAddCurrentTaskToDelayedList+0xb8>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4013      	ands	r3, r2
 8003a6a:	4a20      	ldr	r2, [pc, #128]	; (8003aec <prvAddCurrentTaskToDelayedList+0xb8>)
 8003a6c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a74:	d10a      	bne.n	8003a8c <prvAddCurrentTaskToDelayedList+0x58>
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d007      	beq.n	8003a8c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a7c:	4b1a      	ldr	r3, [pc, #104]	; (8003ae8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	3304      	adds	r3, #4
 8003a82:	4619      	mov	r1, r3
 8003a84:	481a      	ldr	r0, [pc, #104]	; (8003af0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003a86:	f7ff fa67 	bl	8002f58 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003a8a:	e026      	b.n	8003ada <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4413      	add	r3, r2
 8003a92:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a94:	4b14      	ldr	r3, [pc, #80]	; (8003ae8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d209      	bcs.n	8003ab8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003aa4:	4b13      	ldr	r3, [pc, #76]	; (8003af4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	4b0f      	ldr	r3, [pc, #60]	; (8003ae8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	3304      	adds	r3, #4
 8003aae:	4619      	mov	r1, r3
 8003ab0:	4610      	mov	r0, r2
 8003ab2:	f7ff fa75 	bl	8002fa0 <vListInsert>
}
 8003ab6:	e010      	b.n	8003ada <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003ab8:	4b0f      	ldr	r3, [pc, #60]	; (8003af8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	4b0a      	ldr	r3, [pc, #40]	; (8003ae8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	3304      	adds	r3, #4
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	4610      	mov	r0, r2
 8003ac6:	f7ff fa6b 	bl	8002fa0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003aca:	4b0c      	ldr	r3, [pc, #48]	; (8003afc <prvAddCurrentTaskToDelayedList+0xc8>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d202      	bcs.n	8003ada <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003ad4:	4a09      	ldr	r2, [pc, #36]	; (8003afc <prvAddCurrentTaskToDelayedList+0xc8>)
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	6013      	str	r3, [r2, #0]
}
 8003ada:	bf00      	nop
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	200004d4 	.word	0x200004d4
 8003ae8:	200003d0 	.word	0x200003d0
 8003aec:	200004d8 	.word	0x200004d8
 8003af0:	200004bc 	.word	0x200004bc
 8003af4:	2000048c 	.word	0x2000048c
 8003af8:	20000488 	.word	0x20000488
 8003afc:	200004f0 	.word	0x200004f0

08003b00 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	3b04      	subs	r3, #4
 8003b10:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003b18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	3b04      	subs	r3, #4
 8003b1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	f023 0201 	bic.w	r2, r3, #1
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	3b04      	subs	r3, #4
 8003b2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003b30:	4a0c      	ldr	r2, [pc, #48]	; (8003b64 <pxPortInitialiseStack+0x64>)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	3b14      	subs	r3, #20
 8003b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	3b04      	subs	r3, #4
 8003b46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f06f 0202 	mvn.w	r2, #2
 8003b4e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	3b20      	subs	r3, #32
 8003b54:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003b56:	68fb      	ldr	r3, [r7, #12]
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3714      	adds	r7, #20
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	08003b69 	.word	0x08003b69

08003b68 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003b72:	4b12      	ldr	r3, [pc, #72]	; (8003bbc <prvTaskExitError+0x54>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b7a:	d00a      	beq.n	8003b92 <prvTaskExitError+0x2a>
	__asm volatile
 8003b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b80:	f383 8811 	msr	BASEPRI, r3
 8003b84:	f3bf 8f6f 	isb	sy
 8003b88:	f3bf 8f4f 	dsb	sy
 8003b8c:	60fb      	str	r3, [r7, #12]
}
 8003b8e:	bf00      	nop
 8003b90:	e7fe      	b.n	8003b90 <prvTaskExitError+0x28>
	__asm volatile
 8003b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b96:	f383 8811 	msr	BASEPRI, r3
 8003b9a:	f3bf 8f6f 	isb	sy
 8003b9e:	f3bf 8f4f 	dsb	sy
 8003ba2:	60bb      	str	r3, [r7, #8]
}
 8003ba4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003ba6:	bf00      	nop
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d0fc      	beq.n	8003ba8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003bae:	bf00      	nop
 8003bb0:	bf00      	nop
 8003bb2:	3714      	adds	r7, #20
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr
 8003bbc:	2000000c 	.word	0x2000000c

08003bc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003bc0:	4b07      	ldr	r3, [pc, #28]	; (8003be0 <pxCurrentTCBConst2>)
 8003bc2:	6819      	ldr	r1, [r3, #0]
 8003bc4:	6808      	ldr	r0, [r1, #0]
 8003bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bca:	f380 8809 	msr	PSP, r0
 8003bce:	f3bf 8f6f 	isb	sy
 8003bd2:	f04f 0000 	mov.w	r0, #0
 8003bd6:	f380 8811 	msr	BASEPRI, r0
 8003bda:	4770      	bx	lr
 8003bdc:	f3af 8000 	nop.w

08003be0 <pxCurrentTCBConst2>:
 8003be0:	200003d0 	.word	0x200003d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop

08003be8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003be8:	4808      	ldr	r0, [pc, #32]	; (8003c0c <prvPortStartFirstTask+0x24>)
 8003bea:	6800      	ldr	r0, [r0, #0]
 8003bec:	6800      	ldr	r0, [r0, #0]
 8003bee:	f380 8808 	msr	MSP, r0
 8003bf2:	f04f 0000 	mov.w	r0, #0
 8003bf6:	f380 8814 	msr	CONTROL, r0
 8003bfa:	b662      	cpsie	i
 8003bfc:	b661      	cpsie	f
 8003bfe:	f3bf 8f4f 	dsb	sy
 8003c02:	f3bf 8f6f 	isb	sy
 8003c06:	df00      	svc	0
 8003c08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003c0a:	bf00      	nop
 8003c0c:	e000ed08 	.word	0xe000ed08

08003c10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003c16:	4b46      	ldr	r3, [pc, #280]	; (8003d30 <xPortStartScheduler+0x120>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a46      	ldr	r2, [pc, #280]	; (8003d34 <xPortStartScheduler+0x124>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d10a      	bne.n	8003c36 <xPortStartScheduler+0x26>
	__asm volatile
 8003c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c24:	f383 8811 	msr	BASEPRI, r3
 8003c28:	f3bf 8f6f 	isb	sy
 8003c2c:	f3bf 8f4f 	dsb	sy
 8003c30:	613b      	str	r3, [r7, #16]
}
 8003c32:	bf00      	nop
 8003c34:	e7fe      	b.n	8003c34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003c36:	4b3e      	ldr	r3, [pc, #248]	; (8003d30 <xPortStartScheduler+0x120>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a3f      	ldr	r2, [pc, #252]	; (8003d38 <xPortStartScheduler+0x128>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d10a      	bne.n	8003c56 <xPortStartScheduler+0x46>
	__asm volatile
 8003c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c44:	f383 8811 	msr	BASEPRI, r3
 8003c48:	f3bf 8f6f 	isb	sy
 8003c4c:	f3bf 8f4f 	dsb	sy
 8003c50:	60fb      	str	r3, [r7, #12]
}
 8003c52:	bf00      	nop
 8003c54:	e7fe      	b.n	8003c54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003c56:	4b39      	ldr	r3, [pc, #228]	; (8003d3c <xPortStartScheduler+0x12c>)
 8003c58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	22ff      	movs	r2, #255	; 0xff
 8003c66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003c70:	78fb      	ldrb	r3, [r7, #3]
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003c78:	b2da      	uxtb	r2, r3
 8003c7a:	4b31      	ldr	r3, [pc, #196]	; (8003d40 <xPortStartScheduler+0x130>)
 8003c7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003c7e:	4b31      	ldr	r3, [pc, #196]	; (8003d44 <xPortStartScheduler+0x134>)
 8003c80:	2207      	movs	r2, #7
 8003c82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003c84:	e009      	b.n	8003c9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8003c86:	4b2f      	ldr	r3, [pc, #188]	; (8003d44 <xPortStartScheduler+0x134>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	4a2d      	ldr	r2, [pc, #180]	; (8003d44 <xPortStartScheduler+0x134>)
 8003c8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003c90:	78fb      	ldrb	r3, [r7, #3]
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003c9a:	78fb      	ldrb	r3, [r7, #3]
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca2:	2b80      	cmp	r3, #128	; 0x80
 8003ca4:	d0ef      	beq.n	8003c86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003ca6:	4b27      	ldr	r3, [pc, #156]	; (8003d44 <xPortStartScheduler+0x134>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f1c3 0307 	rsb	r3, r3, #7
 8003cae:	2b04      	cmp	r3, #4
 8003cb0:	d00a      	beq.n	8003cc8 <xPortStartScheduler+0xb8>
	__asm volatile
 8003cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb6:	f383 8811 	msr	BASEPRI, r3
 8003cba:	f3bf 8f6f 	isb	sy
 8003cbe:	f3bf 8f4f 	dsb	sy
 8003cc2:	60bb      	str	r3, [r7, #8]
}
 8003cc4:	bf00      	nop
 8003cc6:	e7fe      	b.n	8003cc6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003cc8:	4b1e      	ldr	r3, [pc, #120]	; (8003d44 <xPortStartScheduler+0x134>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	021b      	lsls	r3, r3, #8
 8003cce:	4a1d      	ldr	r2, [pc, #116]	; (8003d44 <xPortStartScheduler+0x134>)
 8003cd0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003cd2:	4b1c      	ldr	r3, [pc, #112]	; (8003d44 <xPortStartScheduler+0x134>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003cda:	4a1a      	ldr	r2, [pc, #104]	; (8003d44 <xPortStartScheduler+0x134>)
 8003cdc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	b2da      	uxtb	r2, r3
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003ce6:	4b18      	ldr	r3, [pc, #96]	; (8003d48 <xPortStartScheduler+0x138>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a17      	ldr	r2, [pc, #92]	; (8003d48 <xPortStartScheduler+0x138>)
 8003cec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003cf0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003cf2:	4b15      	ldr	r3, [pc, #84]	; (8003d48 <xPortStartScheduler+0x138>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a14      	ldr	r2, [pc, #80]	; (8003d48 <xPortStartScheduler+0x138>)
 8003cf8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003cfc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003cfe:	f000 f8dd 	bl	8003ebc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003d02:	4b12      	ldr	r3, [pc, #72]	; (8003d4c <xPortStartScheduler+0x13c>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003d08:	f000 f8fc 	bl	8003f04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003d0c:	4b10      	ldr	r3, [pc, #64]	; (8003d50 <xPortStartScheduler+0x140>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a0f      	ldr	r2, [pc, #60]	; (8003d50 <xPortStartScheduler+0x140>)
 8003d12:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003d16:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003d18:	f7ff ff66 	bl	8003be8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003d1c:	f7ff fd4e 	bl	80037bc <vTaskSwitchContext>
	prvTaskExitError();
 8003d20:	f7ff ff22 	bl	8003b68 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	e000ed00 	.word	0xe000ed00
 8003d34:	410fc271 	.word	0x410fc271
 8003d38:	410fc270 	.word	0x410fc270
 8003d3c:	e000e400 	.word	0xe000e400
 8003d40:	200004fc 	.word	0x200004fc
 8003d44:	20000500 	.word	0x20000500
 8003d48:	e000ed20 	.word	0xe000ed20
 8003d4c:	2000000c 	.word	0x2000000c
 8003d50:	e000ef34 	.word	0xe000ef34

08003d54 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
	__asm volatile
 8003d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d5e:	f383 8811 	msr	BASEPRI, r3
 8003d62:	f3bf 8f6f 	isb	sy
 8003d66:	f3bf 8f4f 	dsb	sy
 8003d6a:	607b      	str	r3, [r7, #4]
}
 8003d6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003d6e:	4b0f      	ldr	r3, [pc, #60]	; (8003dac <vPortEnterCritical+0x58>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	3301      	adds	r3, #1
 8003d74:	4a0d      	ldr	r2, [pc, #52]	; (8003dac <vPortEnterCritical+0x58>)
 8003d76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003d78:	4b0c      	ldr	r3, [pc, #48]	; (8003dac <vPortEnterCritical+0x58>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d10f      	bne.n	8003da0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003d80:	4b0b      	ldr	r3, [pc, #44]	; (8003db0 <vPortEnterCritical+0x5c>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <vPortEnterCritical+0x4c>
	__asm volatile
 8003d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d8e:	f383 8811 	msr	BASEPRI, r3
 8003d92:	f3bf 8f6f 	isb	sy
 8003d96:	f3bf 8f4f 	dsb	sy
 8003d9a:	603b      	str	r3, [r7, #0]
}
 8003d9c:	bf00      	nop
 8003d9e:	e7fe      	b.n	8003d9e <vPortEnterCritical+0x4a>
	}
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	2000000c 	.word	0x2000000c
 8003db0:	e000ed04 	.word	0xe000ed04

08003db4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003dba:	4b12      	ldr	r3, [pc, #72]	; (8003e04 <vPortExitCritical+0x50>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10a      	bne.n	8003dd8 <vPortExitCritical+0x24>
	__asm volatile
 8003dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc6:	f383 8811 	msr	BASEPRI, r3
 8003dca:	f3bf 8f6f 	isb	sy
 8003dce:	f3bf 8f4f 	dsb	sy
 8003dd2:	607b      	str	r3, [r7, #4]
}
 8003dd4:	bf00      	nop
 8003dd6:	e7fe      	b.n	8003dd6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003dd8:	4b0a      	ldr	r3, [pc, #40]	; (8003e04 <vPortExitCritical+0x50>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	4a09      	ldr	r2, [pc, #36]	; (8003e04 <vPortExitCritical+0x50>)
 8003de0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003de2:	4b08      	ldr	r3, [pc, #32]	; (8003e04 <vPortExitCritical+0x50>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d105      	bne.n	8003df6 <vPortExitCritical+0x42>
 8003dea:	2300      	movs	r3, #0
 8003dec:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003df4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003df6:	bf00      	nop
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	2000000c 	.word	0x2000000c
	...

08003e10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003e10:	f3ef 8009 	mrs	r0, PSP
 8003e14:	f3bf 8f6f 	isb	sy
 8003e18:	4b15      	ldr	r3, [pc, #84]	; (8003e70 <pxCurrentTCBConst>)
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	f01e 0f10 	tst.w	lr, #16
 8003e20:	bf08      	it	eq
 8003e22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003e26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e2a:	6010      	str	r0, [r2, #0]
 8003e2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003e30:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003e34:	f380 8811 	msr	BASEPRI, r0
 8003e38:	f3bf 8f4f 	dsb	sy
 8003e3c:	f3bf 8f6f 	isb	sy
 8003e40:	f7ff fcbc 	bl	80037bc <vTaskSwitchContext>
 8003e44:	f04f 0000 	mov.w	r0, #0
 8003e48:	f380 8811 	msr	BASEPRI, r0
 8003e4c:	bc09      	pop	{r0, r3}
 8003e4e:	6819      	ldr	r1, [r3, #0]
 8003e50:	6808      	ldr	r0, [r1, #0]
 8003e52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e56:	f01e 0f10 	tst.w	lr, #16
 8003e5a:	bf08      	it	eq
 8003e5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003e60:	f380 8809 	msr	PSP, r0
 8003e64:	f3bf 8f6f 	isb	sy
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	f3af 8000 	nop.w

08003e70 <pxCurrentTCBConst>:
 8003e70:	200003d0 	.word	0x200003d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003e74:	bf00      	nop
 8003e76:	bf00      	nop

08003e78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
	__asm volatile
 8003e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e82:	f383 8811 	msr	BASEPRI, r3
 8003e86:	f3bf 8f6f 	isb	sy
 8003e8a:	f3bf 8f4f 	dsb	sy
 8003e8e:	607b      	str	r3, [r7, #4]
}
 8003e90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003e92:	f7ff fbdb 	bl	800364c <xTaskIncrementTick>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d003      	beq.n	8003ea4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003e9c:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <SysTick_Handler+0x40>)
 8003e9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ea2:	601a      	str	r2, [r3, #0]
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	f383 8811 	msr	BASEPRI, r3
}
 8003eae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003eb0:	bf00      	nop
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	e000ed04 	.word	0xe000ed04

08003ebc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003ec0:	4b0b      	ldr	r3, [pc, #44]	; (8003ef0 <vPortSetupTimerInterrupt+0x34>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003ec6:	4b0b      	ldr	r3, [pc, #44]	; (8003ef4 <vPortSetupTimerInterrupt+0x38>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003ecc:	4b0a      	ldr	r3, [pc, #40]	; (8003ef8 <vPortSetupTimerInterrupt+0x3c>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a0a      	ldr	r2, [pc, #40]	; (8003efc <vPortSetupTimerInterrupt+0x40>)
 8003ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed6:	099b      	lsrs	r3, r3, #6
 8003ed8:	4a09      	ldr	r2, [pc, #36]	; (8003f00 <vPortSetupTimerInterrupt+0x44>)
 8003eda:	3b01      	subs	r3, #1
 8003edc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003ede:	4b04      	ldr	r3, [pc, #16]	; (8003ef0 <vPortSetupTimerInterrupt+0x34>)
 8003ee0:	2207      	movs	r2, #7
 8003ee2:	601a      	str	r2, [r3, #0]
}
 8003ee4:	bf00      	nop
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	e000e010 	.word	0xe000e010
 8003ef4:	e000e018 	.word	0xe000e018
 8003ef8:	20000000 	.word	0x20000000
 8003efc:	10624dd3 	.word	0x10624dd3
 8003f00:	e000e014 	.word	0xe000e014

08003f04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003f04:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003f14 <vPortEnableVFP+0x10>
 8003f08:	6801      	ldr	r1, [r0, #0]
 8003f0a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003f0e:	6001      	str	r1, [r0, #0]
 8003f10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003f12:	bf00      	nop
 8003f14:	e000ed88 	.word	0xe000ed88

08003f18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b08a      	sub	sp, #40	; 0x28
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003f20:	2300      	movs	r3, #0
 8003f22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003f24:	f7ff fae8 	bl	80034f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003f28:	4b5b      	ldr	r3, [pc, #364]	; (8004098 <pvPortMalloc+0x180>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003f30:	f000 f920 	bl	8004174 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003f34:	4b59      	ldr	r3, [pc, #356]	; (800409c <pvPortMalloc+0x184>)
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f040 8093 	bne.w	8004068 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d01d      	beq.n	8003f84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003f48:	2208      	movs	r2, #8
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d014      	beq.n	8003f84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f023 0307 	bic.w	r3, r3, #7
 8003f60:	3308      	adds	r3, #8
 8003f62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f003 0307 	and.w	r3, r3, #7
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00a      	beq.n	8003f84 <pvPortMalloc+0x6c>
	__asm volatile
 8003f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f72:	f383 8811 	msr	BASEPRI, r3
 8003f76:	f3bf 8f6f 	isb	sy
 8003f7a:	f3bf 8f4f 	dsb	sy
 8003f7e:	617b      	str	r3, [r7, #20]
}
 8003f80:	bf00      	nop
 8003f82:	e7fe      	b.n	8003f82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d06e      	beq.n	8004068 <pvPortMalloc+0x150>
 8003f8a:	4b45      	ldr	r3, [pc, #276]	; (80040a0 <pvPortMalloc+0x188>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d869      	bhi.n	8004068 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003f94:	4b43      	ldr	r3, [pc, #268]	; (80040a4 <pvPortMalloc+0x18c>)
 8003f96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003f98:	4b42      	ldr	r3, [pc, #264]	; (80040a4 <pvPortMalloc+0x18c>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003f9e:	e004      	b.n	8003faa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d903      	bls.n	8003fbc <pvPortMalloc+0xa4>
 8003fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1f1      	bne.n	8003fa0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003fbc:	4b36      	ldr	r3, [pc, #216]	; (8004098 <pvPortMalloc+0x180>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d050      	beq.n	8004068 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003fc6:	6a3b      	ldr	r3, [r7, #32]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2208      	movs	r2, #8
 8003fcc:	4413      	add	r3, r2
 8003fce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
 8003fd6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fda:	685a      	ldr	r2, [r3, #4]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	1ad2      	subs	r2, r2, r3
 8003fe0:	2308      	movs	r3, #8
 8003fe2:	005b      	lsls	r3, r3, #1
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d91f      	bls.n	8004028 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003fe8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4413      	add	r3, r2
 8003fee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	f003 0307 	and.w	r3, r3, #7
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00a      	beq.n	8004010 <pvPortMalloc+0xf8>
	__asm volatile
 8003ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ffe:	f383 8811 	msr	BASEPRI, r3
 8004002:	f3bf 8f6f 	isb	sy
 8004006:	f3bf 8f4f 	dsb	sy
 800400a:	613b      	str	r3, [r7, #16]
}
 800400c:	bf00      	nop
 800400e:	e7fe      	b.n	800400e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	1ad2      	subs	r2, r2, r3
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800401c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004022:	69b8      	ldr	r0, [r7, #24]
 8004024:	f000 f908 	bl	8004238 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004028:	4b1d      	ldr	r3, [pc, #116]	; (80040a0 <pvPortMalloc+0x188>)
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	4a1b      	ldr	r2, [pc, #108]	; (80040a0 <pvPortMalloc+0x188>)
 8004034:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004036:	4b1a      	ldr	r3, [pc, #104]	; (80040a0 <pvPortMalloc+0x188>)
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	4b1b      	ldr	r3, [pc, #108]	; (80040a8 <pvPortMalloc+0x190>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	429a      	cmp	r2, r3
 8004040:	d203      	bcs.n	800404a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004042:	4b17      	ldr	r3, [pc, #92]	; (80040a0 <pvPortMalloc+0x188>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a18      	ldr	r2, [pc, #96]	; (80040a8 <pvPortMalloc+0x190>)
 8004048:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800404a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404c:	685a      	ldr	r2, [r3, #4]
 800404e:	4b13      	ldr	r3, [pc, #76]	; (800409c <pvPortMalloc+0x184>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	431a      	orrs	r2, r3
 8004054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004056:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800405a:	2200      	movs	r2, #0
 800405c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800405e:	4b13      	ldr	r3, [pc, #76]	; (80040ac <pvPortMalloc+0x194>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	3301      	adds	r3, #1
 8004064:	4a11      	ldr	r2, [pc, #68]	; (80040ac <pvPortMalloc+0x194>)
 8004066:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004068:	f7ff fa54 	bl	8003514 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00a      	beq.n	800408c <pvPortMalloc+0x174>
	__asm volatile
 8004076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800407a:	f383 8811 	msr	BASEPRI, r3
 800407e:	f3bf 8f6f 	isb	sy
 8004082:	f3bf 8f4f 	dsb	sy
 8004086:	60fb      	str	r3, [r7, #12]
}
 8004088:	bf00      	nop
 800408a:	e7fe      	b.n	800408a <pvPortMalloc+0x172>
	return pvReturn;
 800408c:	69fb      	ldr	r3, [r7, #28]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3728      	adds	r7, #40	; 0x28
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	2000410c 	.word	0x2000410c
 800409c:	20004120 	.word	0x20004120
 80040a0:	20004110 	.word	0x20004110
 80040a4:	20004104 	.word	0x20004104
 80040a8:	20004114 	.word	0x20004114
 80040ac:	20004118 	.word	0x20004118

080040b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b086      	sub	sp, #24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d04d      	beq.n	800415e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80040c2:	2308      	movs	r3, #8
 80040c4:	425b      	negs	r3, r3
 80040c6:	697a      	ldr	r2, [r7, #20]
 80040c8:	4413      	add	r3, r2
 80040ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	685a      	ldr	r2, [r3, #4]
 80040d4:	4b24      	ldr	r3, [pc, #144]	; (8004168 <vPortFree+0xb8>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4013      	ands	r3, r2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10a      	bne.n	80040f4 <vPortFree+0x44>
	__asm volatile
 80040de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e2:	f383 8811 	msr	BASEPRI, r3
 80040e6:	f3bf 8f6f 	isb	sy
 80040ea:	f3bf 8f4f 	dsb	sy
 80040ee:	60fb      	str	r3, [r7, #12]
}
 80040f0:	bf00      	nop
 80040f2:	e7fe      	b.n	80040f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d00a      	beq.n	8004112 <vPortFree+0x62>
	__asm volatile
 80040fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004100:	f383 8811 	msr	BASEPRI, r3
 8004104:	f3bf 8f6f 	isb	sy
 8004108:	f3bf 8f4f 	dsb	sy
 800410c:	60bb      	str	r3, [r7, #8]
}
 800410e:	bf00      	nop
 8004110:	e7fe      	b.n	8004110 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	685a      	ldr	r2, [r3, #4]
 8004116:	4b14      	ldr	r3, [pc, #80]	; (8004168 <vPortFree+0xb8>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4013      	ands	r3, r2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d01e      	beq.n	800415e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d11a      	bne.n	800415e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	4b0e      	ldr	r3, [pc, #56]	; (8004168 <vPortFree+0xb8>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	43db      	mvns	r3, r3
 8004132:	401a      	ands	r2, r3
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004138:	f7ff f9de 	bl	80034f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	4b0a      	ldr	r3, [pc, #40]	; (800416c <vPortFree+0xbc>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4413      	add	r3, r2
 8004146:	4a09      	ldr	r2, [pc, #36]	; (800416c <vPortFree+0xbc>)
 8004148:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800414a:	6938      	ldr	r0, [r7, #16]
 800414c:	f000 f874 	bl	8004238 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004150:	4b07      	ldr	r3, [pc, #28]	; (8004170 <vPortFree+0xc0>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	3301      	adds	r3, #1
 8004156:	4a06      	ldr	r2, [pc, #24]	; (8004170 <vPortFree+0xc0>)
 8004158:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800415a:	f7ff f9db 	bl	8003514 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800415e:	bf00      	nop
 8004160:	3718      	adds	r7, #24
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	20004120 	.word	0x20004120
 800416c:	20004110 	.word	0x20004110
 8004170:	2000411c 	.word	0x2000411c

08004174 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004174:	b480      	push	{r7}
 8004176:	b085      	sub	sp, #20
 8004178:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800417a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800417e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004180:	4b27      	ldr	r3, [pc, #156]	; (8004220 <prvHeapInit+0xac>)
 8004182:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00c      	beq.n	80041a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	3307      	adds	r3, #7
 8004192:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f023 0307 	bic.w	r3, r3, #7
 800419a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800419c:	68ba      	ldr	r2, [r7, #8]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	4a1f      	ldr	r2, [pc, #124]	; (8004220 <prvHeapInit+0xac>)
 80041a4:	4413      	add	r3, r2
 80041a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80041ac:	4a1d      	ldr	r2, [pc, #116]	; (8004224 <prvHeapInit+0xb0>)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80041b2:	4b1c      	ldr	r3, [pc, #112]	; (8004224 <prvHeapInit+0xb0>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	68ba      	ldr	r2, [r7, #8]
 80041bc:	4413      	add	r3, r2
 80041be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80041c0:	2208      	movs	r2, #8
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	1a9b      	subs	r3, r3, r2
 80041c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f023 0307 	bic.w	r3, r3, #7
 80041ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	4a15      	ldr	r2, [pc, #84]	; (8004228 <prvHeapInit+0xb4>)
 80041d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80041d6:	4b14      	ldr	r3, [pc, #80]	; (8004228 <prvHeapInit+0xb4>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2200      	movs	r2, #0
 80041dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80041de:	4b12      	ldr	r3, [pc, #72]	; (8004228 <prvHeapInit+0xb4>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2200      	movs	r2, #0
 80041e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	1ad2      	subs	r2, r2, r3
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80041f4:	4b0c      	ldr	r3, [pc, #48]	; (8004228 <prvHeapInit+0xb4>)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	4a0a      	ldr	r2, [pc, #40]	; (800422c <prvHeapInit+0xb8>)
 8004202:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	4a09      	ldr	r2, [pc, #36]	; (8004230 <prvHeapInit+0xbc>)
 800420a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800420c:	4b09      	ldr	r3, [pc, #36]	; (8004234 <prvHeapInit+0xc0>)
 800420e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004212:	601a      	str	r2, [r3, #0]
}
 8004214:	bf00      	nop
 8004216:	3714      	adds	r7, #20
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr
 8004220:	20000504 	.word	0x20000504
 8004224:	20004104 	.word	0x20004104
 8004228:	2000410c 	.word	0x2000410c
 800422c:	20004114 	.word	0x20004114
 8004230:	20004110 	.word	0x20004110
 8004234:	20004120 	.word	0x20004120

08004238 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004240:	4b28      	ldr	r3, [pc, #160]	; (80042e4 <prvInsertBlockIntoFreeList+0xac>)
 8004242:	60fb      	str	r3, [r7, #12]
 8004244:	e002      	b.n	800424c <prvInsertBlockIntoFreeList+0x14>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	429a      	cmp	r2, r3
 8004254:	d8f7      	bhi.n	8004246 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	68ba      	ldr	r2, [r7, #8]
 8004260:	4413      	add	r3, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	429a      	cmp	r2, r3
 8004266:	d108      	bne.n	800427a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	441a      	add	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	441a      	add	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	429a      	cmp	r2, r3
 800428c:	d118      	bne.n	80042c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	4b15      	ldr	r3, [pc, #84]	; (80042e8 <prvInsertBlockIntoFreeList+0xb0>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	429a      	cmp	r2, r3
 8004298:	d00d      	beq.n	80042b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685a      	ldr	r2, [r3, #4]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	441a      	add	r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	601a      	str	r2, [r3, #0]
 80042b4:	e008      	b.n	80042c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80042b6:	4b0c      	ldr	r3, [pc, #48]	; (80042e8 <prvInsertBlockIntoFreeList+0xb0>)
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	601a      	str	r2, [r3, #0]
 80042be:	e003      	b.n	80042c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d002      	beq.n	80042d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80042d6:	bf00      	nop
 80042d8:	3714      	adds	r7, #20
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	20004104 	.word	0x20004104
 80042e8:	2000410c 	.word	0x2000410c

080042ec <std>:
 80042ec:	2300      	movs	r3, #0
 80042ee:	b510      	push	{r4, lr}
 80042f0:	4604      	mov	r4, r0
 80042f2:	e9c0 3300 	strd	r3, r3, [r0]
 80042f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80042fa:	6083      	str	r3, [r0, #8]
 80042fc:	8181      	strh	r1, [r0, #12]
 80042fe:	6643      	str	r3, [r0, #100]	; 0x64
 8004300:	81c2      	strh	r2, [r0, #14]
 8004302:	6183      	str	r3, [r0, #24]
 8004304:	4619      	mov	r1, r3
 8004306:	2208      	movs	r2, #8
 8004308:	305c      	adds	r0, #92	; 0x5c
 800430a:	f000 fac5 	bl	8004898 <memset>
 800430e:	4b0d      	ldr	r3, [pc, #52]	; (8004344 <std+0x58>)
 8004310:	6263      	str	r3, [r4, #36]	; 0x24
 8004312:	4b0d      	ldr	r3, [pc, #52]	; (8004348 <std+0x5c>)
 8004314:	62a3      	str	r3, [r4, #40]	; 0x28
 8004316:	4b0d      	ldr	r3, [pc, #52]	; (800434c <std+0x60>)
 8004318:	62e3      	str	r3, [r4, #44]	; 0x2c
 800431a:	4b0d      	ldr	r3, [pc, #52]	; (8004350 <std+0x64>)
 800431c:	6323      	str	r3, [r4, #48]	; 0x30
 800431e:	4b0d      	ldr	r3, [pc, #52]	; (8004354 <std+0x68>)
 8004320:	6224      	str	r4, [r4, #32]
 8004322:	429c      	cmp	r4, r3
 8004324:	d006      	beq.n	8004334 <std+0x48>
 8004326:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800432a:	4294      	cmp	r4, r2
 800432c:	d002      	beq.n	8004334 <std+0x48>
 800432e:	33d0      	adds	r3, #208	; 0xd0
 8004330:	429c      	cmp	r4, r3
 8004332:	d105      	bne.n	8004340 <std+0x54>
 8004334:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800433c:	f000 bb7a 	b.w	8004a34 <__retarget_lock_init_recursive>
 8004340:	bd10      	pop	{r4, pc}
 8004342:	bf00      	nop
 8004344:	080046e9 	.word	0x080046e9
 8004348:	0800470b 	.word	0x0800470b
 800434c:	08004743 	.word	0x08004743
 8004350:	08004767 	.word	0x08004767
 8004354:	20004124 	.word	0x20004124

08004358 <stdio_exit_handler>:
 8004358:	4a02      	ldr	r2, [pc, #8]	; (8004364 <stdio_exit_handler+0xc>)
 800435a:	4903      	ldr	r1, [pc, #12]	; (8004368 <stdio_exit_handler+0x10>)
 800435c:	4803      	ldr	r0, [pc, #12]	; (800436c <stdio_exit_handler+0x14>)
 800435e:	f000 b869 	b.w	8004434 <_fwalk_sglue>
 8004362:	bf00      	nop
 8004364:	20000010 	.word	0x20000010
 8004368:	080055bd 	.word	0x080055bd
 800436c:	2000001c 	.word	0x2000001c

08004370 <cleanup_stdio>:
 8004370:	6841      	ldr	r1, [r0, #4]
 8004372:	4b0c      	ldr	r3, [pc, #48]	; (80043a4 <cleanup_stdio+0x34>)
 8004374:	4299      	cmp	r1, r3
 8004376:	b510      	push	{r4, lr}
 8004378:	4604      	mov	r4, r0
 800437a:	d001      	beq.n	8004380 <cleanup_stdio+0x10>
 800437c:	f001 f91e 	bl	80055bc <_fflush_r>
 8004380:	68a1      	ldr	r1, [r4, #8]
 8004382:	4b09      	ldr	r3, [pc, #36]	; (80043a8 <cleanup_stdio+0x38>)
 8004384:	4299      	cmp	r1, r3
 8004386:	d002      	beq.n	800438e <cleanup_stdio+0x1e>
 8004388:	4620      	mov	r0, r4
 800438a:	f001 f917 	bl	80055bc <_fflush_r>
 800438e:	68e1      	ldr	r1, [r4, #12]
 8004390:	4b06      	ldr	r3, [pc, #24]	; (80043ac <cleanup_stdio+0x3c>)
 8004392:	4299      	cmp	r1, r3
 8004394:	d004      	beq.n	80043a0 <cleanup_stdio+0x30>
 8004396:	4620      	mov	r0, r4
 8004398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800439c:	f001 b90e 	b.w	80055bc <_fflush_r>
 80043a0:	bd10      	pop	{r4, pc}
 80043a2:	bf00      	nop
 80043a4:	20004124 	.word	0x20004124
 80043a8:	2000418c 	.word	0x2000418c
 80043ac:	200041f4 	.word	0x200041f4

080043b0 <global_stdio_init.part.0>:
 80043b0:	b510      	push	{r4, lr}
 80043b2:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <global_stdio_init.part.0+0x30>)
 80043b4:	4c0b      	ldr	r4, [pc, #44]	; (80043e4 <global_stdio_init.part.0+0x34>)
 80043b6:	4a0c      	ldr	r2, [pc, #48]	; (80043e8 <global_stdio_init.part.0+0x38>)
 80043b8:	601a      	str	r2, [r3, #0]
 80043ba:	4620      	mov	r0, r4
 80043bc:	2200      	movs	r2, #0
 80043be:	2104      	movs	r1, #4
 80043c0:	f7ff ff94 	bl	80042ec <std>
 80043c4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80043c8:	2201      	movs	r2, #1
 80043ca:	2109      	movs	r1, #9
 80043cc:	f7ff ff8e 	bl	80042ec <std>
 80043d0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80043d4:	2202      	movs	r2, #2
 80043d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043da:	2112      	movs	r1, #18
 80043dc:	f7ff bf86 	b.w	80042ec <std>
 80043e0:	2000425c 	.word	0x2000425c
 80043e4:	20004124 	.word	0x20004124
 80043e8:	08004359 	.word	0x08004359

080043ec <__sfp_lock_acquire>:
 80043ec:	4801      	ldr	r0, [pc, #4]	; (80043f4 <__sfp_lock_acquire+0x8>)
 80043ee:	f000 bb22 	b.w	8004a36 <__retarget_lock_acquire_recursive>
 80043f2:	bf00      	nop
 80043f4:	20004265 	.word	0x20004265

080043f8 <__sfp_lock_release>:
 80043f8:	4801      	ldr	r0, [pc, #4]	; (8004400 <__sfp_lock_release+0x8>)
 80043fa:	f000 bb1d 	b.w	8004a38 <__retarget_lock_release_recursive>
 80043fe:	bf00      	nop
 8004400:	20004265 	.word	0x20004265

08004404 <__sinit>:
 8004404:	b510      	push	{r4, lr}
 8004406:	4604      	mov	r4, r0
 8004408:	f7ff fff0 	bl	80043ec <__sfp_lock_acquire>
 800440c:	6a23      	ldr	r3, [r4, #32]
 800440e:	b11b      	cbz	r3, 8004418 <__sinit+0x14>
 8004410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004414:	f7ff bff0 	b.w	80043f8 <__sfp_lock_release>
 8004418:	4b04      	ldr	r3, [pc, #16]	; (800442c <__sinit+0x28>)
 800441a:	6223      	str	r3, [r4, #32]
 800441c:	4b04      	ldr	r3, [pc, #16]	; (8004430 <__sinit+0x2c>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1f5      	bne.n	8004410 <__sinit+0xc>
 8004424:	f7ff ffc4 	bl	80043b0 <global_stdio_init.part.0>
 8004428:	e7f2      	b.n	8004410 <__sinit+0xc>
 800442a:	bf00      	nop
 800442c:	08004371 	.word	0x08004371
 8004430:	2000425c 	.word	0x2000425c

08004434 <_fwalk_sglue>:
 8004434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004438:	4607      	mov	r7, r0
 800443a:	4688      	mov	r8, r1
 800443c:	4614      	mov	r4, r2
 800443e:	2600      	movs	r6, #0
 8004440:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004444:	f1b9 0901 	subs.w	r9, r9, #1
 8004448:	d505      	bpl.n	8004456 <_fwalk_sglue+0x22>
 800444a:	6824      	ldr	r4, [r4, #0]
 800444c:	2c00      	cmp	r4, #0
 800444e:	d1f7      	bne.n	8004440 <_fwalk_sglue+0xc>
 8004450:	4630      	mov	r0, r6
 8004452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004456:	89ab      	ldrh	r3, [r5, #12]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d907      	bls.n	800446c <_fwalk_sglue+0x38>
 800445c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004460:	3301      	adds	r3, #1
 8004462:	d003      	beq.n	800446c <_fwalk_sglue+0x38>
 8004464:	4629      	mov	r1, r5
 8004466:	4638      	mov	r0, r7
 8004468:	47c0      	blx	r8
 800446a:	4306      	orrs	r6, r0
 800446c:	3568      	adds	r5, #104	; 0x68
 800446e:	e7e9      	b.n	8004444 <_fwalk_sglue+0x10>

08004470 <iprintf>:
 8004470:	b40f      	push	{r0, r1, r2, r3}
 8004472:	b507      	push	{r0, r1, r2, lr}
 8004474:	4906      	ldr	r1, [pc, #24]	; (8004490 <iprintf+0x20>)
 8004476:	ab04      	add	r3, sp, #16
 8004478:	6808      	ldr	r0, [r1, #0]
 800447a:	f853 2b04 	ldr.w	r2, [r3], #4
 800447e:	6881      	ldr	r1, [r0, #8]
 8004480:	9301      	str	r3, [sp, #4]
 8004482:	f000 fd6b 	bl	8004f5c <_vfiprintf_r>
 8004486:	b003      	add	sp, #12
 8004488:	f85d eb04 	ldr.w	lr, [sp], #4
 800448c:	b004      	add	sp, #16
 800448e:	4770      	bx	lr
 8004490:	20000068 	.word	0x20000068

08004494 <_puts_r>:
 8004494:	6a03      	ldr	r3, [r0, #32]
 8004496:	b570      	push	{r4, r5, r6, lr}
 8004498:	6884      	ldr	r4, [r0, #8]
 800449a:	4605      	mov	r5, r0
 800449c:	460e      	mov	r6, r1
 800449e:	b90b      	cbnz	r3, 80044a4 <_puts_r+0x10>
 80044a0:	f7ff ffb0 	bl	8004404 <__sinit>
 80044a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044a6:	07db      	lsls	r3, r3, #31
 80044a8:	d405      	bmi.n	80044b6 <_puts_r+0x22>
 80044aa:	89a3      	ldrh	r3, [r4, #12]
 80044ac:	0598      	lsls	r0, r3, #22
 80044ae:	d402      	bmi.n	80044b6 <_puts_r+0x22>
 80044b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044b2:	f000 fac0 	bl	8004a36 <__retarget_lock_acquire_recursive>
 80044b6:	89a3      	ldrh	r3, [r4, #12]
 80044b8:	0719      	lsls	r1, r3, #28
 80044ba:	d513      	bpl.n	80044e4 <_puts_r+0x50>
 80044bc:	6923      	ldr	r3, [r4, #16]
 80044be:	b18b      	cbz	r3, 80044e4 <_puts_r+0x50>
 80044c0:	3e01      	subs	r6, #1
 80044c2:	68a3      	ldr	r3, [r4, #8]
 80044c4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80044c8:	3b01      	subs	r3, #1
 80044ca:	60a3      	str	r3, [r4, #8]
 80044cc:	b9e9      	cbnz	r1, 800450a <_puts_r+0x76>
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	da2e      	bge.n	8004530 <_puts_r+0x9c>
 80044d2:	4622      	mov	r2, r4
 80044d4:	210a      	movs	r1, #10
 80044d6:	4628      	mov	r0, r5
 80044d8:	f000 f949 	bl	800476e <__swbuf_r>
 80044dc:	3001      	adds	r0, #1
 80044de:	d007      	beq.n	80044f0 <_puts_r+0x5c>
 80044e0:	250a      	movs	r5, #10
 80044e2:	e007      	b.n	80044f4 <_puts_r+0x60>
 80044e4:	4621      	mov	r1, r4
 80044e6:	4628      	mov	r0, r5
 80044e8:	f000 f97e 	bl	80047e8 <__swsetup_r>
 80044ec:	2800      	cmp	r0, #0
 80044ee:	d0e7      	beq.n	80044c0 <_puts_r+0x2c>
 80044f0:	f04f 35ff 	mov.w	r5, #4294967295
 80044f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044f6:	07da      	lsls	r2, r3, #31
 80044f8:	d405      	bmi.n	8004506 <_puts_r+0x72>
 80044fa:	89a3      	ldrh	r3, [r4, #12]
 80044fc:	059b      	lsls	r3, r3, #22
 80044fe:	d402      	bmi.n	8004506 <_puts_r+0x72>
 8004500:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004502:	f000 fa99 	bl	8004a38 <__retarget_lock_release_recursive>
 8004506:	4628      	mov	r0, r5
 8004508:	bd70      	pop	{r4, r5, r6, pc}
 800450a:	2b00      	cmp	r3, #0
 800450c:	da04      	bge.n	8004518 <_puts_r+0x84>
 800450e:	69a2      	ldr	r2, [r4, #24]
 8004510:	429a      	cmp	r2, r3
 8004512:	dc06      	bgt.n	8004522 <_puts_r+0x8e>
 8004514:	290a      	cmp	r1, #10
 8004516:	d004      	beq.n	8004522 <_puts_r+0x8e>
 8004518:	6823      	ldr	r3, [r4, #0]
 800451a:	1c5a      	adds	r2, r3, #1
 800451c:	6022      	str	r2, [r4, #0]
 800451e:	7019      	strb	r1, [r3, #0]
 8004520:	e7cf      	b.n	80044c2 <_puts_r+0x2e>
 8004522:	4622      	mov	r2, r4
 8004524:	4628      	mov	r0, r5
 8004526:	f000 f922 	bl	800476e <__swbuf_r>
 800452a:	3001      	adds	r0, #1
 800452c:	d1c9      	bne.n	80044c2 <_puts_r+0x2e>
 800452e:	e7df      	b.n	80044f0 <_puts_r+0x5c>
 8004530:	6823      	ldr	r3, [r4, #0]
 8004532:	250a      	movs	r5, #10
 8004534:	1c5a      	adds	r2, r3, #1
 8004536:	6022      	str	r2, [r4, #0]
 8004538:	701d      	strb	r5, [r3, #0]
 800453a:	e7db      	b.n	80044f4 <_puts_r+0x60>

0800453c <puts>:
 800453c:	4b02      	ldr	r3, [pc, #8]	; (8004548 <puts+0xc>)
 800453e:	4601      	mov	r1, r0
 8004540:	6818      	ldr	r0, [r3, #0]
 8004542:	f7ff bfa7 	b.w	8004494 <_puts_r>
 8004546:	bf00      	nop
 8004548:	20000068 	.word	0x20000068

0800454c <setvbuf>:
 800454c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004550:	461d      	mov	r5, r3
 8004552:	4b54      	ldr	r3, [pc, #336]	; (80046a4 <setvbuf+0x158>)
 8004554:	681f      	ldr	r7, [r3, #0]
 8004556:	4604      	mov	r4, r0
 8004558:	460e      	mov	r6, r1
 800455a:	4690      	mov	r8, r2
 800455c:	b127      	cbz	r7, 8004568 <setvbuf+0x1c>
 800455e:	6a3b      	ldr	r3, [r7, #32]
 8004560:	b913      	cbnz	r3, 8004568 <setvbuf+0x1c>
 8004562:	4638      	mov	r0, r7
 8004564:	f7ff ff4e 	bl	8004404 <__sinit>
 8004568:	f1b8 0f02 	cmp.w	r8, #2
 800456c:	d006      	beq.n	800457c <setvbuf+0x30>
 800456e:	f1b8 0f01 	cmp.w	r8, #1
 8004572:	f200 8094 	bhi.w	800469e <setvbuf+0x152>
 8004576:	2d00      	cmp	r5, #0
 8004578:	f2c0 8091 	blt.w	800469e <setvbuf+0x152>
 800457c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800457e:	07da      	lsls	r2, r3, #31
 8004580:	d405      	bmi.n	800458e <setvbuf+0x42>
 8004582:	89a3      	ldrh	r3, [r4, #12]
 8004584:	059b      	lsls	r3, r3, #22
 8004586:	d402      	bmi.n	800458e <setvbuf+0x42>
 8004588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800458a:	f000 fa54 	bl	8004a36 <__retarget_lock_acquire_recursive>
 800458e:	4621      	mov	r1, r4
 8004590:	4638      	mov	r0, r7
 8004592:	f001 f813 	bl	80055bc <_fflush_r>
 8004596:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004598:	b141      	cbz	r1, 80045ac <setvbuf+0x60>
 800459a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800459e:	4299      	cmp	r1, r3
 80045a0:	d002      	beq.n	80045a8 <setvbuf+0x5c>
 80045a2:	4638      	mov	r0, r7
 80045a4:	f000 fa58 	bl	8004a58 <_free_r>
 80045a8:	2300      	movs	r3, #0
 80045aa:	6363      	str	r3, [r4, #52]	; 0x34
 80045ac:	2300      	movs	r3, #0
 80045ae:	61a3      	str	r3, [r4, #24]
 80045b0:	6063      	str	r3, [r4, #4]
 80045b2:	89a3      	ldrh	r3, [r4, #12]
 80045b4:	0618      	lsls	r0, r3, #24
 80045b6:	d503      	bpl.n	80045c0 <setvbuf+0x74>
 80045b8:	6921      	ldr	r1, [r4, #16]
 80045ba:	4638      	mov	r0, r7
 80045bc:	f000 fa4c 	bl	8004a58 <_free_r>
 80045c0:	89a3      	ldrh	r3, [r4, #12]
 80045c2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80045c6:	f023 0303 	bic.w	r3, r3, #3
 80045ca:	f1b8 0f02 	cmp.w	r8, #2
 80045ce:	81a3      	strh	r3, [r4, #12]
 80045d0:	d05f      	beq.n	8004692 <setvbuf+0x146>
 80045d2:	ab01      	add	r3, sp, #4
 80045d4:	466a      	mov	r2, sp
 80045d6:	4621      	mov	r1, r4
 80045d8:	4638      	mov	r0, r7
 80045da:	f001 f817 	bl	800560c <__swhatbuf_r>
 80045de:	89a3      	ldrh	r3, [r4, #12]
 80045e0:	4318      	orrs	r0, r3
 80045e2:	81a0      	strh	r0, [r4, #12]
 80045e4:	bb2d      	cbnz	r5, 8004632 <setvbuf+0xe6>
 80045e6:	9d00      	ldr	r5, [sp, #0]
 80045e8:	4628      	mov	r0, r5
 80045ea:	f000 fa81 	bl	8004af0 <malloc>
 80045ee:	4606      	mov	r6, r0
 80045f0:	2800      	cmp	r0, #0
 80045f2:	d150      	bne.n	8004696 <setvbuf+0x14a>
 80045f4:	f8dd 9000 	ldr.w	r9, [sp]
 80045f8:	45a9      	cmp	r9, r5
 80045fa:	d13e      	bne.n	800467a <setvbuf+0x12e>
 80045fc:	f04f 35ff 	mov.w	r5, #4294967295
 8004600:	2200      	movs	r2, #0
 8004602:	60a2      	str	r2, [r4, #8]
 8004604:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8004608:	6022      	str	r2, [r4, #0]
 800460a:	6122      	str	r2, [r4, #16]
 800460c:	2201      	movs	r2, #1
 800460e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004612:	6162      	str	r2, [r4, #20]
 8004614:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004616:	f043 0302 	orr.w	r3, r3, #2
 800461a:	07d1      	lsls	r1, r2, #31
 800461c:	81a3      	strh	r3, [r4, #12]
 800461e:	d404      	bmi.n	800462a <setvbuf+0xde>
 8004620:	059b      	lsls	r3, r3, #22
 8004622:	d402      	bmi.n	800462a <setvbuf+0xde>
 8004624:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004626:	f000 fa07 	bl	8004a38 <__retarget_lock_release_recursive>
 800462a:	4628      	mov	r0, r5
 800462c:	b003      	add	sp, #12
 800462e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004632:	2e00      	cmp	r6, #0
 8004634:	d0d8      	beq.n	80045e8 <setvbuf+0x9c>
 8004636:	6a3b      	ldr	r3, [r7, #32]
 8004638:	b913      	cbnz	r3, 8004640 <setvbuf+0xf4>
 800463a:	4638      	mov	r0, r7
 800463c:	f7ff fee2 	bl	8004404 <__sinit>
 8004640:	f1b8 0f01 	cmp.w	r8, #1
 8004644:	bf08      	it	eq
 8004646:	89a3      	ldrheq	r3, [r4, #12]
 8004648:	6026      	str	r6, [r4, #0]
 800464a:	bf04      	itt	eq
 800464c:	f043 0301 	orreq.w	r3, r3, #1
 8004650:	81a3      	strheq	r3, [r4, #12]
 8004652:	89a3      	ldrh	r3, [r4, #12]
 8004654:	f013 0208 	ands.w	r2, r3, #8
 8004658:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800465c:	d01d      	beq.n	800469a <setvbuf+0x14e>
 800465e:	07da      	lsls	r2, r3, #31
 8004660:	bf41      	itttt	mi
 8004662:	2200      	movmi	r2, #0
 8004664:	426d      	negmi	r5, r5
 8004666:	60a2      	strmi	r2, [r4, #8]
 8004668:	61a5      	strmi	r5, [r4, #24]
 800466a:	bf58      	it	pl
 800466c:	60a5      	strpl	r5, [r4, #8]
 800466e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8004670:	f015 0501 	ands.w	r5, r5, #1
 8004674:	d0d4      	beq.n	8004620 <setvbuf+0xd4>
 8004676:	2500      	movs	r5, #0
 8004678:	e7d7      	b.n	800462a <setvbuf+0xde>
 800467a:	4648      	mov	r0, r9
 800467c:	f000 fa38 	bl	8004af0 <malloc>
 8004680:	4606      	mov	r6, r0
 8004682:	2800      	cmp	r0, #0
 8004684:	d0ba      	beq.n	80045fc <setvbuf+0xb0>
 8004686:	89a3      	ldrh	r3, [r4, #12]
 8004688:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800468c:	81a3      	strh	r3, [r4, #12]
 800468e:	464d      	mov	r5, r9
 8004690:	e7d1      	b.n	8004636 <setvbuf+0xea>
 8004692:	2500      	movs	r5, #0
 8004694:	e7b4      	b.n	8004600 <setvbuf+0xb4>
 8004696:	46a9      	mov	r9, r5
 8004698:	e7f5      	b.n	8004686 <setvbuf+0x13a>
 800469a:	60a2      	str	r2, [r4, #8]
 800469c:	e7e7      	b.n	800466e <setvbuf+0x122>
 800469e:	f04f 35ff 	mov.w	r5, #4294967295
 80046a2:	e7c2      	b.n	800462a <setvbuf+0xde>
 80046a4:	20000068 	.word	0x20000068

080046a8 <siprintf>:
 80046a8:	b40e      	push	{r1, r2, r3}
 80046aa:	b500      	push	{lr}
 80046ac:	b09c      	sub	sp, #112	; 0x70
 80046ae:	ab1d      	add	r3, sp, #116	; 0x74
 80046b0:	9002      	str	r0, [sp, #8]
 80046b2:	9006      	str	r0, [sp, #24]
 80046b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80046b8:	4809      	ldr	r0, [pc, #36]	; (80046e0 <siprintf+0x38>)
 80046ba:	9107      	str	r1, [sp, #28]
 80046bc:	9104      	str	r1, [sp, #16]
 80046be:	4909      	ldr	r1, [pc, #36]	; (80046e4 <siprintf+0x3c>)
 80046c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80046c4:	9105      	str	r1, [sp, #20]
 80046c6:	6800      	ldr	r0, [r0, #0]
 80046c8:	9301      	str	r3, [sp, #4]
 80046ca:	a902      	add	r1, sp, #8
 80046cc:	f000 fb1e 	bl	8004d0c <_svfiprintf_r>
 80046d0:	9b02      	ldr	r3, [sp, #8]
 80046d2:	2200      	movs	r2, #0
 80046d4:	701a      	strb	r2, [r3, #0]
 80046d6:	b01c      	add	sp, #112	; 0x70
 80046d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80046dc:	b003      	add	sp, #12
 80046de:	4770      	bx	lr
 80046e0:	20000068 	.word	0x20000068
 80046e4:	ffff0208 	.word	0xffff0208

080046e8 <__sread>:
 80046e8:	b510      	push	{r4, lr}
 80046ea:	460c      	mov	r4, r1
 80046ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046f0:	f000 f952 	bl	8004998 <_read_r>
 80046f4:	2800      	cmp	r0, #0
 80046f6:	bfab      	itete	ge
 80046f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80046fa:	89a3      	ldrhlt	r3, [r4, #12]
 80046fc:	181b      	addge	r3, r3, r0
 80046fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004702:	bfac      	ite	ge
 8004704:	6563      	strge	r3, [r4, #84]	; 0x54
 8004706:	81a3      	strhlt	r3, [r4, #12]
 8004708:	bd10      	pop	{r4, pc}

0800470a <__swrite>:
 800470a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800470e:	461f      	mov	r7, r3
 8004710:	898b      	ldrh	r3, [r1, #12]
 8004712:	05db      	lsls	r3, r3, #23
 8004714:	4605      	mov	r5, r0
 8004716:	460c      	mov	r4, r1
 8004718:	4616      	mov	r6, r2
 800471a:	d505      	bpl.n	8004728 <__swrite+0x1e>
 800471c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004720:	2302      	movs	r3, #2
 8004722:	2200      	movs	r2, #0
 8004724:	f000 f926 	bl	8004974 <_lseek_r>
 8004728:	89a3      	ldrh	r3, [r4, #12]
 800472a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800472e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004732:	81a3      	strh	r3, [r4, #12]
 8004734:	4632      	mov	r2, r6
 8004736:	463b      	mov	r3, r7
 8004738:	4628      	mov	r0, r5
 800473a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800473e:	f000 b93d 	b.w	80049bc <_write_r>

08004742 <__sseek>:
 8004742:	b510      	push	{r4, lr}
 8004744:	460c      	mov	r4, r1
 8004746:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800474a:	f000 f913 	bl	8004974 <_lseek_r>
 800474e:	1c43      	adds	r3, r0, #1
 8004750:	89a3      	ldrh	r3, [r4, #12]
 8004752:	bf15      	itete	ne
 8004754:	6560      	strne	r0, [r4, #84]	; 0x54
 8004756:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800475a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800475e:	81a3      	strheq	r3, [r4, #12]
 8004760:	bf18      	it	ne
 8004762:	81a3      	strhne	r3, [r4, #12]
 8004764:	bd10      	pop	{r4, pc}

08004766 <__sclose>:
 8004766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800476a:	f000 b89d 	b.w	80048a8 <_close_r>

0800476e <__swbuf_r>:
 800476e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004770:	460e      	mov	r6, r1
 8004772:	4614      	mov	r4, r2
 8004774:	4605      	mov	r5, r0
 8004776:	b118      	cbz	r0, 8004780 <__swbuf_r+0x12>
 8004778:	6a03      	ldr	r3, [r0, #32]
 800477a:	b90b      	cbnz	r3, 8004780 <__swbuf_r+0x12>
 800477c:	f7ff fe42 	bl	8004404 <__sinit>
 8004780:	69a3      	ldr	r3, [r4, #24]
 8004782:	60a3      	str	r3, [r4, #8]
 8004784:	89a3      	ldrh	r3, [r4, #12]
 8004786:	071a      	lsls	r2, r3, #28
 8004788:	d525      	bpl.n	80047d6 <__swbuf_r+0x68>
 800478a:	6923      	ldr	r3, [r4, #16]
 800478c:	b31b      	cbz	r3, 80047d6 <__swbuf_r+0x68>
 800478e:	6823      	ldr	r3, [r4, #0]
 8004790:	6922      	ldr	r2, [r4, #16]
 8004792:	1a98      	subs	r0, r3, r2
 8004794:	6963      	ldr	r3, [r4, #20]
 8004796:	b2f6      	uxtb	r6, r6
 8004798:	4283      	cmp	r3, r0
 800479a:	4637      	mov	r7, r6
 800479c:	dc04      	bgt.n	80047a8 <__swbuf_r+0x3a>
 800479e:	4621      	mov	r1, r4
 80047a0:	4628      	mov	r0, r5
 80047a2:	f000 ff0b 	bl	80055bc <_fflush_r>
 80047a6:	b9e0      	cbnz	r0, 80047e2 <__swbuf_r+0x74>
 80047a8:	68a3      	ldr	r3, [r4, #8]
 80047aa:	3b01      	subs	r3, #1
 80047ac:	60a3      	str	r3, [r4, #8]
 80047ae:	6823      	ldr	r3, [r4, #0]
 80047b0:	1c5a      	adds	r2, r3, #1
 80047b2:	6022      	str	r2, [r4, #0]
 80047b4:	701e      	strb	r6, [r3, #0]
 80047b6:	6962      	ldr	r2, [r4, #20]
 80047b8:	1c43      	adds	r3, r0, #1
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d004      	beq.n	80047c8 <__swbuf_r+0x5a>
 80047be:	89a3      	ldrh	r3, [r4, #12]
 80047c0:	07db      	lsls	r3, r3, #31
 80047c2:	d506      	bpl.n	80047d2 <__swbuf_r+0x64>
 80047c4:	2e0a      	cmp	r6, #10
 80047c6:	d104      	bne.n	80047d2 <__swbuf_r+0x64>
 80047c8:	4621      	mov	r1, r4
 80047ca:	4628      	mov	r0, r5
 80047cc:	f000 fef6 	bl	80055bc <_fflush_r>
 80047d0:	b938      	cbnz	r0, 80047e2 <__swbuf_r+0x74>
 80047d2:	4638      	mov	r0, r7
 80047d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047d6:	4621      	mov	r1, r4
 80047d8:	4628      	mov	r0, r5
 80047da:	f000 f805 	bl	80047e8 <__swsetup_r>
 80047de:	2800      	cmp	r0, #0
 80047e0:	d0d5      	beq.n	800478e <__swbuf_r+0x20>
 80047e2:	f04f 37ff 	mov.w	r7, #4294967295
 80047e6:	e7f4      	b.n	80047d2 <__swbuf_r+0x64>

080047e8 <__swsetup_r>:
 80047e8:	b538      	push	{r3, r4, r5, lr}
 80047ea:	4b2a      	ldr	r3, [pc, #168]	; (8004894 <__swsetup_r+0xac>)
 80047ec:	4605      	mov	r5, r0
 80047ee:	6818      	ldr	r0, [r3, #0]
 80047f0:	460c      	mov	r4, r1
 80047f2:	b118      	cbz	r0, 80047fc <__swsetup_r+0x14>
 80047f4:	6a03      	ldr	r3, [r0, #32]
 80047f6:	b90b      	cbnz	r3, 80047fc <__swsetup_r+0x14>
 80047f8:	f7ff fe04 	bl	8004404 <__sinit>
 80047fc:	89a3      	ldrh	r3, [r4, #12]
 80047fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004802:	0718      	lsls	r0, r3, #28
 8004804:	d422      	bmi.n	800484c <__swsetup_r+0x64>
 8004806:	06d9      	lsls	r1, r3, #27
 8004808:	d407      	bmi.n	800481a <__swsetup_r+0x32>
 800480a:	2309      	movs	r3, #9
 800480c:	602b      	str	r3, [r5, #0]
 800480e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004812:	81a3      	strh	r3, [r4, #12]
 8004814:	f04f 30ff 	mov.w	r0, #4294967295
 8004818:	e034      	b.n	8004884 <__swsetup_r+0x9c>
 800481a:	0758      	lsls	r0, r3, #29
 800481c:	d512      	bpl.n	8004844 <__swsetup_r+0x5c>
 800481e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004820:	b141      	cbz	r1, 8004834 <__swsetup_r+0x4c>
 8004822:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004826:	4299      	cmp	r1, r3
 8004828:	d002      	beq.n	8004830 <__swsetup_r+0x48>
 800482a:	4628      	mov	r0, r5
 800482c:	f000 f914 	bl	8004a58 <_free_r>
 8004830:	2300      	movs	r3, #0
 8004832:	6363      	str	r3, [r4, #52]	; 0x34
 8004834:	89a3      	ldrh	r3, [r4, #12]
 8004836:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800483a:	81a3      	strh	r3, [r4, #12]
 800483c:	2300      	movs	r3, #0
 800483e:	6063      	str	r3, [r4, #4]
 8004840:	6923      	ldr	r3, [r4, #16]
 8004842:	6023      	str	r3, [r4, #0]
 8004844:	89a3      	ldrh	r3, [r4, #12]
 8004846:	f043 0308 	orr.w	r3, r3, #8
 800484a:	81a3      	strh	r3, [r4, #12]
 800484c:	6923      	ldr	r3, [r4, #16]
 800484e:	b94b      	cbnz	r3, 8004864 <__swsetup_r+0x7c>
 8004850:	89a3      	ldrh	r3, [r4, #12]
 8004852:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004856:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800485a:	d003      	beq.n	8004864 <__swsetup_r+0x7c>
 800485c:	4621      	mov	r1, r4
 800485e:	4628      	mov	r0, r5
 8004860:	f000 fefa 	bl	8005658 <__smakebuf_r>
 8004864:	89a0      	ldrh	r0, [r4, #12]
 8004866:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800486a:	f010 0301 	ands.w	r3, r0, #1
 800486e:	d00a      	beq.n	8004886 <__swsetup_r+0x9e>
 8004870:	2300      	movs	r3, #0
 8004872:	60a3      	str	r3, [r4, #8]
 8004874:	6963      	ldr	r3, [r4, #20]
 8004876:	425b      	negs	r3, r3
 8004878:	61a3      	str	r3, [r4, #24]
 800487a:	6923      	ldr	r3, [r4, #16]
 800487c:	b943      	cbnz	r3, 8004890 <__swsetup_r+0xa8>
 800487e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004882:	d1c4      	bne.n	800480e <__swsetup_r+0x26>
 8004884:	bd38      	pop	{r3, r4, r5, pc}
 8004886:	0781      	lsls	r1, r0, #30
 8004888:	bf58      	it	pl
 800488a:	6963      	ldrpl	r3, [r4, #20]
 800488c:	60a3      	str	r3, [r4, #8]
 800488e:	e7f4      	b.n	800487a <__swsetup_r+0x92>
 8004890:	2000      	movs	r0, #0
 8004892:	e7f7      	b.n	8004884 <__swsetup_r+0x9c>
 8004894:	20000068 	.word	0x20000068

08004898 <memset>:
 8004898:	4402      	add	r2, r0
 800489a:	4603      	mov	r3, r0
 800489c:	4293      	cmp	r3, r2
 800489e:	d100      	bne.n	80048a2 <memset+0xa>
 80048a0:	4770      	bx	lr
 80048a2:	f803 1b01 	strb.w	r1, [r3], #1
 80048a6:	e7f9      	b.n	800489c <memset+0x4>

080048a8 <_close_r>:
 80048a8:	b538      	push	{r3, r4, r5, lr}
 80048aa:	4d06      	ldr	r5, [pc, #24]	; (80048c4 <_close_r+0x1c>)
 80048ac:	2300      	movs	r3, #0
 80048ae:	4604      	mov	r4, r0
 80048b0:	4608      	mov	r0, r1
 80048b2:	602b      	str	r3, [r5, #0]
 80048b4:	f7fc fb11 	bl	8000eda <_close>
 80048b8:	1c43      	adds	r3, r0, #1
 80048ba:	d102      	bne.n	80048c2 <_close_r+0x1a>
 80048bc:	682b      	ldr	r3, [r5, #0]
 80048be:	b103      	cbz	r3, 80048c2 <_close_r+0x1a>
 80048c0:	6023      	str	r3, [r4, #0]
 80048c2:	bd38      	pop	{r3, r4, r5, pc}
 80048c4:	20004260 	.word	0x20004260

080048c8 <_reclaim_reent>:
 80048c8:	4b29      	ldr	r3, [pc, #164]	; (8004970 <_reclaim_reent+0xa8>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4283      	cmp	r3, r0
 80048ce:	b570      	push	{r4, r5, r6, lr}
 80048d0:	4604      	mov	r4, r0
 80048d2:	d04b      	beq.n	800496c <_reclaim_reent+0xa4>
 80048d4:	69c3      	ldr	r3, [r0, #28]
 80048d6:	b143      	cbz	r3, 80048ea <_reclaim_reent+0x22>
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d144      	bne.n	8004968 <_reclaim_reent+0xa0>
 80048de:	69e3      	ldr	r3, [r4, #28]
 80048e0:	6819      	ldr	r1, [r3, #0]
 80048e2:	b111      	cbz	r1, 80048ea <_reclaim_reent+0x22>
 80048e4:	4620      	mov	r0, r4
 80048e6:	f000 f8b7 	bl	8004a58 <_free_r>
 80048ea:	6961      	ldr	r1, [r4, #20]
 80048ec:	b111      	cbz	r1, 80048f4 <_reclaim_reent+0x2c>
 80048ee:	4620      	mov	r0, r4
 80048f0:	f000 f8b2 	bl	8004a58 <_free_r>
 80048f4:	69e1      	ldr	r1, [r4, #28]
 80048f6:	b111      	cbz	r1, 80048fe <_reclaim_reent+0x36>
 80048f8:	4620      	mov	r0, r4
 80048fa:	f000 f8ad 	bl	8004a58 <_free_r>
 80048fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004900:	b111      	cbz	r1, 8004908 <_reclaim_reent+0x40>
 8004902:	4620      	mov	r0, r4
 8004904:	f000 f8a8 	bl	8004a58 <_free_r>
 8004908:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800490a:	b111      	cbz	r1, 8004912 <_reclaim_reent+0x4a>
 800490c:	4620      	mov	r0, r4
 800490e:	f000 f8a3 	bl	8004a58 <_free_r>
 8004912:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004914:	b111      	cbz	r1, 800491c <_reclaim_reent+0x54>
 8004916:	4620      	mov	r0, r4
 8004918:	f000 f89e 	bl	8004a58 <_free_r>
 800491c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800491e:	b111      	cbz	r1, 8004926 <_reclaim_reent+0x5e>
 8004920:	4620      	mov	r0, r4
 8004922:	f000 f899 	bl	8004a58 <_free_r>
 8004926:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004928:	b111      	cbz	r1, 8004930 <_reclaim_reent+0x68>
 800492a:	4620      	mov	r0, r4
 800492c:	f000 f894 	bl	8004a58 <_free_r>
 8004930:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004932:	b111      	cbz	r1, 800493a <_reclaim_reent+0x72>
 8004934:	4620      	mov	r0, r4
 8004936:	f000 f88f 	bl	8004a58 <_free_r>
 800493a:	6a23      	ldr	r3, [r4, #32]
 800493c:	b1b3      	cbz	r3, 800496c <_reclaim_reent+0xa4>
 800493e:	4620      	mov	r0, r4
 8004940:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004944:	4718      	bx	r3
 8004946:	5949      	ldr	r1, [r1, r5]
 8004948:	b941      	cbnz	r1, 800495c <_reclaim_reent+0x94>
 800494a:	3504      	adds	r5, #4
 800494c:	69e3      	ldr	r3, [r4, #28]
 800494e:	2d80      	cmp	r5, #128	; 0x80
 8004950:	68d9      	ldr	r1, [r3, #12]
 8004952:	d1f8      	bne.n	8004946 <_reclaim_reent+0x7e>
 8004954:	4620      	mov	r0, r4
 8004956:	f000 f87f 	bl	8004a58 <_free_r>
 800495a:	e7c0      	b.n	80048de <_reclaim_reent+0x16>
 800495c:	680e      	ldr	r6, [r1, #0]
 800495e:	4620      	mov	r0, r4
 8004960:	f000 f87a 	bl	8004a58 <_free_r>
 8004964:	4631      	mov	r1, r6
 8004966:	e7ef      	b.n	8004948 <_reclaim_reent+0x80>
 8004968:	2500      	movs	r5, #0
 800496a:	e7ef      	b.n	800494c <_reclaim_reent+0x84>
 800496c:	bd70      	pop	{r4, r5, r6, pc}
 800496e:	bf00      	nop
 8004970:	20000068 	.word	0x20000068

08004974 <_lseek_r>:
 8004974:	b538      	push	{r3, r4, r5, lr}
 8004976:	4d07      	ldr	r5, [pc, #28]	; (8004994 <_lseek_r+0x20>)
 8004978:	4604      	mov	r4, r0
 800497a:	4608      	mov	r0, r1
 800497c:	4611      	mov	r1, r2
 800497e:	2200      	movs	r2, #0
 8004980:	602a      	str	r2, [r5, #0]
 8004982:	461a      	mov	r2, r3
 8004984:	f7fc fad0 	bl	8000f28 <_lseek>
 8004988:	1c43      	adds	r3, r0, #1
 800498a:	d102      	bne.n	8004992 <_lseek_r+0x1e>
 800498c:	682b      	ldr	r3, [r5, #0]
 800498e:	b103      	cbz	r3, 8004992 <_lseek_r+0x1e>
 8004990:	6023      	str	r3, [r4, #0]
 8004992:	bd38      	pop	{r3, r4, r5, pc}
 8004994:	20004260 	.word	0x20004260

08004998 <_read_r>:
 8004998:	b538      	push	{r3, r4, r5, lr}
 800499a:	4d07      	ldr	r5, [pc, #28]	; (80049b8 <_read_r+0x20>)
 800499c:	4604      	mov	r4, r0
 800499e:	4608      	mov	r0, r1
 80049a0:	4611      	mov	r1, r2
 80049a2:	2200      	movs	r2, #0
 80049a4:	602a      	str	r2, [r5, #0]
 80049a6:	461a      	mov	r2, r3
 80049a8:	f7fc fa5e 	bl	8000e68 <_read>
 80049ac:	1c43      	adds	r3, r0, #1
 80049ae:	d102      	bne.n	80049b6 <_read_r+0x1e>
 80049b0:	682b      	ldr	r3, [r5, #0]
 80049b2:	b103      	cbz	r3, 80049b6 <_read_r+0x1e>
 80049b4:	6023      	str	r3, [r4, #0]
 80049b6:	bd38      	pop	{r3, r4, r5, pc}
 80049b8:	20004260 	.word	0x20004260

080049bc <_write_r>:
 80049bc:	b538      	push	{r3, r4, r5, lr}
 80049be:	4d07      	ldr	r5, [pc, #28]	; (80049dc <_write_r+0x20>)
 80049c0:	4604      	mov	r4, r0
 80049c2:	4608      	mov	r0, r1
 80049c4:	4611      	mov	r1, r2
 80049c6:	2200      	movs	r2, #0
 80049c8:	602a      	str	r2, [r5, #0]
 80049ca:	461a      	mov	r2, r3
 80049cc:	f7fc fa69 	bl	8000ea2 <_write>
 80049d0:	1c43      	adds	r3, r0, #1
 80049d2:	d102      	bne.n	80049da <_write_r+0x1e>
 80049d4:	682b      	ldr	r3, [r5, #0]
 80049d6:	b103      	cbz	r3, 80049da <_write_r+0x1e>
 80049d8:	6023      	str	r3, [r4, #0]
 80049da:	bd38      	pop	{r3, r4, r5, pc}
 80049dc:	20004260 	.word	0x20004260

080049e0 <__errno>:
 80049e0:	4b01      	ldr	r3, [pc, #4]	; (80049e8 <__errno+0x8>)
 80049e2:	6818      	ldr	r0, [r3, #0]
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	20000068 	.word	0x20000068

080049ec <__libc_init_array>:
 80049ec:	b570      	push	{r4, r5, r6, lr}
 80049ee:	4d0d      	ldr	r5, [pc, #52]	; (8004a24 <__libc_init_array+0x38>)
 80049f0:	4c0d      	ldr	r4, [pc, #52]	; (8004a28 <__libc_init_array+0x3c>)
 80049f2:	1b64      	subs	r4, r4, r5
 80049f4:	10a4      	asrs	r4, r4, #2
 80049f6:	2600      	movs	r6, #0
 80049f8:	42a6      	cmp	r6, r4
 80049fa:	d109      	bne.n	8004a10 <__libc_init_array+0x24>
 80049fc:	4d0b      	ldr	r5, [pc, #44]	; (8004a2c <__libc_init_array+0x40>)
 80049fe:	4c0c      	ldr	r4, [pc, #48]	; (8004a30 <__libc_init_array+0x44>)
 8004a00:	f000 feea 	bl	80057d8 <_init>
 8004a04:	1b64      	subs	r4, r4, r5
 8004a06:	10a4      	asrs	r4, r4, #2
 8004a08:	2600      	movs	r6, #0
 8004a0a:	42a6      	cmp	r6, r4
 8004a0c:	d105      	bne.n	8004a1a <__libc_init_array+0x2e>
 8004a0e:	bd70      	pop	{r4, r5, r6, pc}
 8004a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a14:	4798      	blx	r3
 8004a16:	3601      	adds	r6, #1
 8004a18:	e7ee      	b.n	80049f8 <__libc_init_array+0xc>
 8004a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a1e:	4798      	blx	r3
 8004a20:	3601      	adds	r6, #1
 8004a22:	e7f2      	b.n	8004a0a <__libc_init_array+0x1e>
 8004a24:	08005920 	.word	0x08005920
 8004a28:	08005920 	.word	0x08005920
 8004a2c:	08005920 	.word	0x08005920
 8004a30:	08005924 	.word	0x08005924

08004a34 <__retarget_lock_init_recursive>:
 8004a34:	4770      	bx	lr

08004a36 <__retarget_lock_acquire_recursive>:
 8004a36:	4770      	bx	lr

08004a38 <__retarget_lock_release_recursive>:
 8004a38:	4770      	bx	lr

08004a3a <memcpy>:
 8004a3a:	440a      	add	r2, r1
 8004a3c:	4291      	cmp	r1, r2
 8004a3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a42:	d100      	bne.n	8004a46 <memcpy+0xc>
 8004a44:	4770      	bx	lr
 8004a46:	b510      	push	{r4, lr}
 8004a48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a50:	4291      	cmp	r1, r2
 8004a52:	d1f9      	bne.n	8004a48 <memcpy+0xe>
 8004a54:	bd10      	pop	{r4, pc}
	...

08004a58 <_free_r>:
 8004a58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a5a:	2900      	cmp	r1, #0
 8004a5c:	d044      	beq.n	8004ae8 <_free_r+0x90>
 8004a5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a62:	9001      	str	r0, [sp, #4]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f1a1 0404 	sub.w	r4, r1, #4
 8004a6a:	bfb8      	it	lt
 8004a6c:	18e4      	addlt	r4, r4, r3
 8004a6e:	f000 f8e7 	bl	8004c40 <__malloc_lock>
 8004a72:	4a1e      	ldr	r2, [pc, #120]	; (8004aec <_free_r+0x94>)
 8004a74:	9801      	ldr	r0, [sp, #4]
 8004a76:	6813      	ldr	r3, [r2, #0]
 8004a78:	b933      	cbnz	r3, 8004a88 <_free_r+0x30>
 8004a7a:	6063      	str	r3, [r4, #4]
 8004a7c:	6014      	str	r4, [r2, #0]
 8004a7e:	b003      	add	sp, #12
 8004a80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004a84:	f000 b8e2 	b.w	8004c4c <__malloc_unlock>
 8004a88:	42a3      	cmp	r3, r4
 8004a8a:	d908      	bls.n	8004a9e <_free_r+0x46>
 8004a8c:	6825      	ldr	r5, [r4, #0]
 8004a8e:	1961      	adds	r1, r4, r5
 8004a90:	428b      	cmp	r3, r1
 8004a92:	bf01      	itttt	eq
 8004a94:	6819      	ldreq	r1, [r3, #0]
 8004a96:	685b      	ldreq	r3, [r3, #4]
 8004a98:	1949      	addeq	r1, r1, r5
 8004a9a:	6021      	streq	r1, [r4, #0]
 8004a9c:	e7ed      	b.n	8004a7a <_free_r+0x22>
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	b10b      	cbz	r3, 8004aa8 <_free_r+0x50>
 8004aa4:	42a3      	cmp	r3, r4
 8004aa6:	d9fa      	bls.n	8004a9e <_free_r+0x46>
 8004aa8:	6811      	ldr	r1, [r2, #0]
 8004aaa:	1855      	adds	r5, r2, r1
 8004aac:	42a5      	cmp	r5, r4
 8004aae:	d10b      	bne.n	8004ac8 <_free_r+0x70>
 8004ab0:	6824      	ldr	r4, [r4, #0]
 8004ab2:	4421      	add	r1, r4
 8004ab4:	1854      	adds	r4, r2, r1
 8004ab6:	42a3      	cmp	r3, r4
 8004ab8:	6011      	str	r1, [r2, #0]
 8004aba:	d1e0      	bne.n	8004a7e <_free_r+0x26>
 8004abc:	681c      	ldr	r4, [r3, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	6053      	str	r3, [r2, #4]
 8004ac2:	440c      	add	r4, r1
 8004ac4:	6014      	str	r4, [r2, #0]
 8004ac6:	e7da      	b.n	8004a7e <_free_r+0x26>
 8004ac8:	d902      	bls.n	8004ad0 <_free_r+0x78>
 8004aca:	230c      	movs	r3, #12
 8004acc:	6003      	str	r3, [r0, #0]
 8004ace:	e7d6      	b.n	8004a7e <_free_r+0x26>
 8004ad0:	6825      	ldr	r5, [r4, #0]
 8004ad2:	1961      	adds	r1, r4, r5
 8004ad4:	428b      	cmp	r3, r1
 8004ad6:	bf04      	itt	eq
 8004ad8:	6819      	ldreq	r1, [r3, #0]
 8004ada:	685b      	ldreq	r3, [r3, #4]
 8004adc:	6063      	str	r3, [r4, #4]
 8004ade:	bf04      	itt	eq
 8004ae0:	1949      	addeq	r1, r1, r5
 8004ae2:	6021      	streq	r1, [r4, #0]
 8004ae4:	6054      	str	r4, [r2, #4]
 8004ae6:	e7ca      	b.n	8004a7e <_free_r+0x26>
 8004ae8:	b003      	add	sp, #12
 8004aea:	bd30      	pop	{r4, r5, pc}
 8004aec:	20004268 	.word	0x20004268

08004af0 <malloc>:
 8004af0:	4b02      	ldr	r3, [pc, #8]	; (8004afc <malloc+0xc>)
 8004af2:	4601      	mov	r1, r0
 8004af4:	6818      	ldr	r0, [r3, #0]
 8004af6:	f000 b823 	b.w	8004b40 <_malloc_r>
 8004afa:	bf00      	nop
 8004afc:	20000068 	.word	0x20000068

08004b00 <sbrk_aligned>:
 8004b00:	b570      	push	{r4, r5, r6, lr}
 8004b02:	4e0e      	ldr	r6, [pc, #56]	; (8004b3c <sbrk_aligned+0x3c>)
 8004b04:	460c      	mov	r4, r1
 8004b06:	6831      	ldr	r1, [r6, #0]
 8004b08:	4605      	mov	r5, r0
 8004b0a:	b911      	cbnz	r1, 8004b12 <sbrk_aligned+0x12>
 8004b0c:	f000 fe1c 	bl	8005748 <_sbrk_r>
 8004b10:	6030      	str	r0, [r6, #0]
 8004b12:	4621      	mov	r1, r4
 8004b14:	4628      	mov	r0, r5
 8004b16:	f000 fe17 	bl	8005748 <_sbrk_r>
 8004b1a:	1c43      	adds	r3, r0, #1
 8004b1c:	d00a      	beq.n	8004b34 <sbrk_aligned+0x34>
 8004b1e:	1cc4      	adds	r4, r0, #3
 8004b20:	f024 0403 	bic.w	r4, r4, #3
 8004b24:	42a0      	cmp	r0, r4
 8004b26:	d007      	beq.n	8004b38 <sbrk_aligned+0x38>
 8004b28:	1a21      	subs	r1, r4, r0
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	f000 fe0c 	bl	8005748 <_sbrk_r>
 8004b30:	3001      	adds	r0, #1
 8004b32:	d101      	bne.n	8004b38 <sbrk_aligned+0x38>
 8004b34:	f04f 34ff 	mov.w	r4, #4294967295
 8004b38:	4620      	mov	r0, r4
 8004b3a:	bd70      	pop	{r4, r5, r6, pc}
 8004b3c:	2000426c 	.word	0x2000426c

08004b40 <_malloc_r>:
 8004b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b44:	1ccd      	adds	r5, r1, #3
 8004b46:	f025 0503 	bic.w	r5, r5, #3
 8004b4a:	3508      	adds	r5, #8
 8004b4c:	2d0c      	cmp	r5, #12
 8004b4e:	bf38      	it	cc
 8004b50:	250c      	movcc	r5, #12
 8004b52:	2d00      	cmp	r5, #0
 8004b54:	4607      	mov	r7, r0
 8004b56:	db01      	blt.n	8004b5c <_malloc_r+0x1c>
 8004b58:	42a9      	cmp	r1, r5
 8004b5a:	d905      	bls.n	8004b68 <_malloc_r+0x28>
 8004b5c:	230c      	movs	r3, #12
 8004b5e:	603b      	str	r3, [r7, #0]
 8004b60:	2600      	movs	r6, #0
 8004b62:	4630      	mov	r0, r6
 8004b64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b68:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004c3c <_malloc_r+0xfc>
 8004b6c:	f000 f868 	bl	8004c40 <__malloc_lock>
 8004b70:	f8d8 3000 	ldr.w	r3, [r8]
 8004b74:	461c      	mov	r4, r3
 8004b76:	bb5c      	cbnz	r4, 8004bd0 <_malloc_r+0x90>
 8004b78:	4629      	mov	r1, r5
 8004b7a:	4638      	mov	r0, r7
 8004b7c:	f7ff ffc0 	bl	8004b00 <sbrk_aligned>
 8004b80:	1c43      	adds	r3, r0, #1
 8004b82:	4604      	mov	r4, r0
 8004b84:	d155      	bne.n	8004c32 <_malloc_r+0xf2>
 8004b86:	f8d8 4000 	ldr.w	r4, [r8]
 8004b8a:	4626      	mov	r6, r4
 8004b8c:	2e00      	cmp	r6, #0
 8004b8e:	d145      	bne.n	8004c1c <_malloc_r+0xdc>
 8004b90:	2c00      	cmp	r4, #0
 8004b92:	d048      	beq.n	8004c26 <_malloc_r+0xe6>
 8004b94:	6823      	ldr	r3, [r4, #0]
 8004b96:	4631      	mov	r1, r6
 8004b98:	4638      	mov	r0, r7
 8004b9a:	eb04 0903 	add.w	r9, r4, r3
 8004b9e:	f000 fdd3 	bl	8005748 <_sbrk_r>
 8004ba2:	4581      	cmp	r9, r0
 8004ba4:	d13f      	bne.n	8004c26 <_malloc_r+0xe6>
 8004ba6:	6821      	ldr	r1, [r4, #0]
 8004ba8:	1a6d      	subs	r5, r5, r1
 8004baa:	4629      	mov	r1, r5
 8004bac:	4638      	mov	r0, r7
 8004bae:	f7ff ffa7 	bl	8004b00 <sbrk_aligned>
 8004bb2:	3001      	adds	r0, #1
 8004bb4:	d037      	beq.n	8004c26 <_malloc_r+0xe6>
 8004bb6:	6823      	ldr	r3, [r4, #0]
 8004bb8:	442b      	add	r3, r5
 8004bba:	6023      	str	r3, [r4, #0]
 8004bbc:	f8d8 3000 	ldr.w	r3, [r8]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d038      	beq.n	8004c36 <_malloc_r+0xf6>
 8004bc4:	685a      	ldr	r2, [r3, #4]
 8004bc6:	42a2      	cmp	r2, r4
 8004bc8:	d12b      	bne.n	8004c22 <_malloc_r+0xe2>
 8004bca:	2200      	movs	r2, #0
 8004bcc:	605a      	str	r2, [r3, #4]
 8004bce:	e00f      	b.n	8004bf0 <_malloc_r+0xb0>
 8004bd0:	6822      	ldr	r2, [r4, #0]
 8004bd2:	1b52      	subs	r2, r2, r5
 8004bd4:	d41f      	bmi.n	8004c16 <_malloc_r+0xd6>
 8004bd6:	2a0b      	cmp	r2, #11
 8004bd8:	d917      	bls.n	8004c0a <_malloc_r+0xca>
 8004bda:	1961      	adds	r1, r4, r5
 8004bdc:	42a3      	cmp	r3, r4
 8004bde:	6025      	str	r5, [r4, #0]
 8004be0:	bf18      	it	ne
 8004be2:	6059      	strne	r1, [r3, #4]
 8004be4:	6863      	ldr	r3, [r4, #4]
 8004be6:	bf08      	it	eq
 8004be8:	f8c8 1000 	streq.w	r1, [r8]
 8004bec:	5162      	str	r2, [r4, r5]
 8004bee:	604b      	str	r3, [r1, #4]
 8004bf0:	4638      	mov	r0, r7
 8004bf2:	f104 060b 	add.w	r6, r4, #11
 8004bf6:	f000 f829 	bl	8004c4c <__malloc_unlock>
 8004bfa:	f026 0607 	bic.w	r6, r6, #7
 8004bfe:	1d23      	adds	r3, r4, #4
 8004c00:	1af2      	subs	r2, r6, r3
 8004c02:	d0ae      	beq.n	8004b62 <_malloc_r+0x22>
 8004c04:	1b9b      	subs	r3, r3, r6
 8004c06:	50a3      	str	r3, [r4, r2]
 8004c08:	e7ab      	b.n	8004b62 <_malloc_r+0x22>
 8004c0a:	42a3      	cmp	r3, r4
 8004c0c:	6862      	ldr	r2, [r4, #4]
 8004c0e:	d1dd      	bne.n	8004bcc <_malloc_r+0x8c>
 8004c10:	f8c8 2000 	str.w	r2, [r8]
 8004c14:	e7ec      	b.n	8004bf0 <_malloc_r+0xb0>
 8004c16:	4623      	mov	r3, r4
 8004c18:	6864      	ldr	r4, [r4, #4]
 8004c1a:	e7ac      	b.n	8004b76 <_malloc_r+0x36>
 8004c1c:	4634      	mov	r4, r6
 8004c1e:	6876      	ldr	r6, [r6, #4]
 8004c20:	e7b4      	b.n	8004b8c <_malloc_r+0x4c>
 8004c22:	4613      	mov	r3, r2
 8004c24:	e7cc      	b.n	8004bc0 <_malloc_r+0x80>
 8004c26:	230c      	movs	r3, #12
 8004c28:	603b      	str	r3, [r7, #0]
 8004c2a:	4638      	mov	r0, r7
 8004c2c:	f000 f80e 	bl	8004c4c <__malloc_unlock>
 8004c30:	e797      	b.n	8004b62 <_malloc_r+0x22>
 8004c32:	6025      	str	r5, [r4, #0]
 8004c34:	e7dc      	b.n	8004bf0 <_malloc_r+0xb0>
 8004c36:	605b      	str	r3, [r3, #4]
 8004c38:	deff      	udf	#255	; 0xff
 8004c3a:	bf00      	nop
 8004c3c:	20004268 	.word	0x20004268

08004c40 <__malloc_lock>:
 8004c40:	4801      	ldr	r0, [pc, #4]	; (8004c48 <__malloc_lock+0x8>)
 8004c42:	f7ff bef8 	b.w	8004a36 <__retarget_lock_acquire_recursive>
 8004c46:	bf00      	nop
 8004c48:	20004264 	.word	0x20004264

08004c4c <__malloc_unlock>:
 8004c4c:	4801      	ldr	r0, [pc, #4]	; (8004c54 <__malloc_unlock+0x8>)
 8004c4e:	f7ff bef3 	b.w	8004a38 <__retarget_lock_release_recursive>
 8004c52:	bf00      	nop
 8004c54:	20004264 	.word	0x20004264

08004c58 <__ssputs_r>:
 8004c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c5c:	688e      	ldr	r6, [r1, #8]
 8004c5e:	461f      	mov	r7, r3
 8004c60:	42be      	cmp	r6, r7
 8004c62:	680b      	ldr	r3, [r1, #0]
 8004c64:	4682      	mov	sl, r0
 8004c66:	460c      	mov	r4, r1
 8004c68:	4690      	mov	r8, r2
 8004c6a:	d82c      	bhi.n	8004cc6 <__ssputs_r+0x6e>
 8004c6c:	898a      	ldrh	r2, [r1, #12]
 8004c6e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c72:	d026      	beq.n	8004cc2 <__ssputs_r+0x6a>
 8004c74:	6965      	ldr	r5, [r4, #20]
 8004c76:	6909      	ldr	r1, [r1, #16]
 8004c78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c7c:	eba3 0901 	sub.w	r9, r3, r1
 8004c80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c84:	1c7b      	adds	r3, r7, #1
 8004c86:	444b      	add	r3, r9
 8004c88:	106d      	asrs	r5, r5, #1
 8004c8a:	429d      	cmp	r5, r3
 8004c8c:	bf38      	it	cc
 8004c8e:	461d      	movcc	r5, r3
 8004c90:	0553      	lsls	r3, r2, #21
 8004c92:	d527      	bpl.n	8004ce4 <__ssputs_r+0x8c>
 8004c94:	4629      	mov	r1, r5
 8004c96:	f7ff ff53 	bl	8004b40 <_malloc_r>
 8004c9a:	4606      	mov	r6, r0
 8004c9c:	b360      	cbz	r0, 8004cf8 <__ssputs_r+0xa0>
 8004c9e:	6921      	ldr	r1, [r4, #16]
 8004ca0:	464a      	mov	r2, r9
 8004ca2:	f7ff feca 	bl	8004a3a <memcpy>
 8004ca6:	89a3      	ldrh	r3, [r4, #12]
 8004ca8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cb0:	81a3      	strh	r3, [r4, #12]
 8004cb2:	6126      	str	r6, [r4, #16]
 8004cb4:	6165      	str	r5, [r4, #20]
 8004cb6:	444e      	add	r6, r9
 8004cb8:	eba5 0509 	sub.w	r5, r5, r9
 8004cbc:	6026      	str	r6, [r4, #0]
 8004cbe:	60a5      	str	r5, [r4, #8]
 8004cc0:	463e      	mov	r6, r7
 8004cc2:	42be      	cmp	r6, r7
 8004cc4:	d900      	bls.n	8004cc8 <__ssputs_r+0x70>
 8004cc6:	463e      	mov	r6, r7
 8004cc8:	6820      	ldr	r0, [r4, #0]
 8004cca:	4632      	mov	r2, r6
 8004ccc:	4641      	mov	r1, r8
 8004cce:	f000 fcff 	bl	80056d0 <memmove>
 8004cd2:	68a3      	ldr	r3, [r4, #8]
 8004cd4:	1b9b      	subs	r3, r3, r6
 8004cd6:	60a3      	str	r3, [r4, #8]
 8004cd8:	6823      	ldr	r3, [r4, #0]
 8004cda:	4433      	add	r3, r6
 8004cdc:	6023      	str	r3, [r4, #0]
 8004cde:	2000      	movs	r0, #0
 8004ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ce4:	462a      	mov	r2, r5
 8004ce6:	f000 fd3f 	bl	8005768 <_realloc_r>
 8004cea:	4606      	mov	r6, r0
 8004cec:	2800      	cmp	r0, #0
 8004cee:	d1e0      	bne.n	8004cb2 <__ssputs_r+0x5a>
 8004cf0:	6921      	ldr	r1, [r4, #16]
 8004cf2:	4650      	mov	r0, sl
 8004cf4:	f7ff feb0 	bl	8004a58 <_free_r>
 8004cf8:	230c      	movs	r3, #12
 8004cfa:	f8ca 3000 	str.w	r3, [sl]
 8004cfe:	89a3      	ldrh	r3, [r4, #12]
 8004d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d04:	81a3      	strh	r3, [r4, #12]
 8004d06:	f04f 30ff 	mov.w	r0, #4294967295
 8004d0a:	e7e9      	b.n	8004ce0 <__ssputs_r+0x88>

08004d0c <_svfiprintf_r>:
 8004d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d10:	4698      	mov	r8, r3
 8004d12:	898b      	ldrh	r3, [r1, #12]
 8004d14:	061b      	lsls	r3, r3, #24
 8004d16:	b09d      	sub	sp, #116	; 0x74
 8004d18:	4607      	mov	r7, r0
 8004d1a:	460d      	mov	r5, r1
 8004d1c:	4614      	mov	r4, r2
 8004d1e:	d50e      	bpl.n	8004d3e <_svfiprintf_r+0x32>
 8004d20:	690b      	ldr	r3, [r1, #16]
 8004d22:	b963      	cbnz	r3, 8004d3e <_svfiprintf_r+0x32>
 8004d24:	2140      	movs	r1, #64	; 0x40
 8004d26:	f7ff ff0b 	bl	8004b40 <_malloc_r>
 8004d2a:	6028      	str	r0, [r5, #0]
 8004d2c:	6128      	str	r0, [r5, #16]
 8004d2e:	b920      	cbnz	r0, 8004d3a <_svfiprintf_r+0x2e>
 8004d30:	230c      	movs	r3, #12
 8004d32:	603b      	str	r3, [r7, #0]
 8004d34:	f04f 30ff 	mov.w	r0, #4294967295
 8004d38:	e0d0      	b.n	8004edc <_svfiprintf_r+0x1d0>
 8004d3a:	2340      	movs	r3, #64	; 0x40
 8004d3c:	616b      	str	r3, [r5, #20]
 8004d3e:	2300      	movs	r3, #0
 8004d40:	9309      	str	r3, [sp, #36]	; 0x24
 8004d42:	2320      	movs	r3, #32
 8004d44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d48:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d4c:	2330      	movs	r3, #48	; 0x30
 8004d4e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004ef4 <_svfiprintf_r+0x1e8>
 8004d52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d56:	f04f 0901 	mov.w	r9, #1
 8004d5a:	4623      	mov	r3, r4
 8004d5c:	469a      	mov	sl, r3
 8004d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d62:	b10a      	cbz	r2, 8004d68 <_svfiprintf_r+0x5c>
 8004d64:	2a25      	cmp	r2, #37	; 0x25
 8004d66:	d1f9      	bne.n	8004d5c <_svfiprintf_r+0x50>
 8004d68:	ebba 0b04 	subs.w	fp, sl, r4
 8004d6c:	d00b      	beq.n	8004d86 <_svfiprintf_r+0x7a>
 8004d6e:	465b      	mov	r3, fp
 8004d70:	4622      	mov	r2, r4
 8004d72:	4629      	mov	r1, r5
 8004d74:	4638      	mov	r0, r7
 8004d76:	f7ff ff6f 	bl	8004c58 <__ssputs_r>
 8004d7a:	3001      	adds	r0, #1
 8004d7c:	f000 80a9 	beq.w	8004ed2 <_svfiprintf_r+0x1c6>
 8004d80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d82:	445a      	add	r2, fp
 8004d84:	9209      	str	r2, [sp, #36]	; 0x24
 8004d86:	f89a 3000 	ldrb.w	r3, [sl]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	f000 80a1 	beq.w	8004ed2 <_svfiprintf_r+0x1c6>
 8004d90:	2300      	movs	r3, #0
 8004d92:	f04f 32ff 	mov.w	r2, #4294967295
 8004d96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d9a:	f10a 0a01 	add.w	sl, sl, #1
 8004d9e:	9304      	str	r3, [sp, #16]
 8004da0:	9307      	str	r3, [sp, #28]
 8004da2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004da6:	931a      	str	r3, [sp, #104]	; 0x68
 8004da8:	4654      	mov	r4, sl
 8004daa:	2205      	movs	r2, #5
 8004dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004db0:	4850      	ldr	r0, [pc, #320]	; (8004ef4 <_svfiprintf_r+0x1e8>)
 8004db2:	f7fb fa15 	bl	80001e0 <memchr>
 8004db6:	9a04      	ldr	r2, [sp, #16]
 8004db8:	b9d8      	cbnz	r0, 8004df2 <_svfiprintf_r+0xe6>
 8004dba:	06d0      	lsls	r0, r2, #27
 8004dbc:	bf44      	itt	mi
 8004dbe:	2320      	movmi	r3, #32
 8004dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004dc4:	0711      	lsls	r1, r2, #28
 8004dc6:	bf44      	itt	mi
 8004dc8:	232b      	movmi	r3, #43	; 0x2b
 8004dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004dce:	f89a 3000 	ldrb.w	r3, [sl]
 8004dd2:	2b2a      	cmp	r3, #42	; 0x2a
 8004dd4:	d015      	beq.n	8004e02 <_svfiprintf_r+0xf6>
 8004dd6:	9a07      	ldr	r2, [sp, #28]
 8004dd8:	4654      	mov	r4, sl
 8004dda:	2000      	movs	r0, #0
 8004ddc:	f04f 0c0a 	mov.w	ip, #10
 8004de0:	4621      	mov	r1, r4
 8004de2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004de6:	3b30      	subs	r3, #48	; 0x30
 8004de8:	2b09      	cmp	r3, #9
 8004dea:	d94d      	bls.n	8004e88 <_svfiprintf_r+0x17c>
 8004dec:	b1b0      	cbz	r0, 8004e1c <_svfiprintf_r+0x110>
 8004dee:	9207      	str	r2, [sp, #28]
 8004df0:	e014      	b.n	8004e1c <_svfiprintf_r+0x110>
 8004df2:	eba0 0308 	sub.w	r3, r0, r8
 8004df6:	fa09 f303 	lsl.w	r3, r9, r3
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	9304      	str	r3, [sp, #16]
 8004dfe:	46a2      	mov	sl, r4
 8004e00:	e7d2      	b.n	8004da8 <_svfiprintf_r+0x9c>
 8004e02:	9b03      	ldr	r3, [sp, #12]
 8004e04:	1d19      	adds	r1, r3, #4
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	9103      	str	r1, [sp, #12]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	bfbb      	ittet	lt
 8004e0e:	425b      	neglt	r3, r3
 8004e10:	f042 0202 	orrlt.w	r2, r2, #2
 8004e14:	9307      	strge	r3, [sp, #28]
 8004e16:	9307      	strlt	r3, [sp, #28]
 8004e18:	bfb8      	it	lt
 8004e1a:	9204      	strlt	r2, [sp, #16]
 8004e1c:	7823      	ldrb	r3, [r4, #0]
 8004e1e:	2b2e      	cmp	r3, #46	; 0x2e
 8004e20:	d10c      	bne.n	8004e3c <_svfiprintf_r+0x130>
 8004e22:	7863      	ldrb	r3, [r4, #1]
 8004e24:	2b2a      	cmp	r3, #42	; 0x2a
 8004e26:	d134      	bne.n	8004e92 <_svfiprintf_r+0x186>
 8004e28:	9b03      	ldr	r3, [sp, #12]
 8004e2a:	1d1a      	adds	r2, r3, #4
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	9203      	str	r2, [sp, #12]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	bfb8      	it	lt
 8004e34:	f04f 33ff 	movlt.w	r3, #4294967295
 8004e38:	3402      	adds	r4, #2
 8004e3a:	9305      	str	r3, [sp, #20]
 8004e3c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004f04 <_svfiprintf_r+0x1f8>
 8004e40:	7821      	ldrb	r1, [r4, #0]
 8004e42:	2203      	movs	r2, #3
 8004e44:	4650      	mov	r0, sl
 8004e46:	f7fb f9cb 	bl	80001e0 <memchr>
 8004e4a:	b138      	cbz	r0, 8004e5c <_svfiprintf_r+0x150>
 8004e4c:	9b04      	ldr	r3, [sp, #16]
 8004e4e:	eba0 000a 	sub.w	r0, r0, sl
 8004e52:	2240      	movs	r2, #64	; 0x40
 8004e54:	4082      	lsls	r2, r0
 8004e56:	4313      	orrs	r3, r2
 8004e58:	3401      	adds	r4, #1
 8004e5a:	9304      	str	r3, [sp, #16]
 8004e5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e60:	4825      	ldr	r0, [pc, #148]	; (8004ef8 <_svfiprintf_r+0x1ec>)
 8004e62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e66:	2206      	movs	r2, #6
 8004e68:	f7fb f9ba 	bl	80001e0 <memchr>
 8004e6c:	2800      	cmp	r0, #0
 8004e6e:	d038      	beq.n	8004ee2 <_svfiprintf_r+0x1d6>
 8004e70:	4b22      	ldr	r3, [pc, #136]	; (8004efc <_svfiprintf_r+0x1f0>)
 8004e72:	bb1b      	cbnz	r3, 8004ebc <_svfiprintf_r+0x1b0>
 8004e74:	9b03      	ldr	r3, [sp, #12]
 8004e76:	3307      	adds	r3, #7
 8004e78:	f023 0307 	bic.w	r3, r3, #7
 8004e7c:	3308      	adds	r3, #8
 8004e7e:	9303      	str	r3, [sp, #12]
 8004e80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e82:	4433      	add	r3, r6
 8004e84:	9309      	str	r3, [sp, #36]	; 0x24
 8004e86:	e768      	b.n	8004d5a <_svfiprintf_r+0x4e>
 8004e88:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e8c:	460c      	mov	r4, r1
 8004e8e:	2001      	movs	r0, #1
 8004e90:	e7a6      	b.n	8004de0 <_svfiprintf_r+0xd4>
 8004e92:	2300      	movs	r3, #0
 8004e94:	3401      	adds	r4, #1
 8004e96:	9305      	str	r3, [sp, #20]
 8004e98:	4619      	mov	r1, r3
 8004e9a:	f04f 0c0a 	mov.w	ip, #10
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ea4:	3a30      	subs	r2, #48	; 0x30
 8004ea6:	2a09      	cmp	r2, #9
 8004ea8:	d903      	bls.n	8004eb2 <_svfiprintf_r+0x1a6>
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d0c6      	beq.n	8004e3c <_svfiprintf_r+0x130>
 8004eae:	9105      	str	r1, [sp, #20]
 8004eb0:	e7c4      	b.n	8004e3c <_svfiprintf_r+0x130>
 8004eb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8004eb6:	4604      	mov	r4, r0
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e7f0      	b.n	8004e9e <_svfiprintf_r+0x192>
 8004ebc:	ab03      	add	r3, sp, #12
 8004ebe:	9300      	str	r3, [sp, #0]
 8004ec0:	462a      	mov	r2, r5
 8004ec2:	4b0f      	ldr	r3, [pc, #60]	; (8004f00 <_svfiprintf_r+0x1f4>)
 8004ec4:	a904      	add	r1, sp, #16
 8004ec6:	4638      	mov	r0, r7
 8004ec8:	f3af 8000 	nop.w
 8004ecc:	1c42      	adds	r2, r0, #1
 8004ece:	4606      	mov	r6, r0
 8004ed0:	d1d6      	bne.n	8004e80 <_svfiprintf_r+0x174>
 8004ed2:	89ab      	ldrh	r3, [r5, #12]
 8004ed4:	065b      	lsls	r3, r3, #25
 8004ed6:	f53f af2d 	bmi.w	8004d34 <_svfiprintf_r+0x28>
 8004eda:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004edc:	b01d      	add	sp, #116	; 0x74
 8004ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee2:	ab03      	add	r3, sp, #12
 8004ee4:	9300      	str	r3, [sp, #0]
 8004ee6:	462a      	mov	r2, r5
 8004ee8:	4b05      	ldr	r3, [pc, #20]	; (8004f00 <_svfiprintf_r+0x1f4>)
 8004eea:	a904      	add	r1, sp, #16
 8004eec:	4638      	mov	r0, r7
 8004eee:	f000 f9bd 	bl	800526c <_printf_i>
 8004ef2:	e7eb      	b.n	8004ecc <_svfiprintf_r+0x1c0>
 8004ef4:	080058e4 	.word	0x080058e4
 8004ef8:	080058ee 	.word	0x080058ee
 8004efc:	00000000 	.word	0x00000000
 8004f00:	08004c59 	.word	0x08004c59
 8004f04:	080058ea 	.word	0x080058ea

08004f08 <__sfputc_r>:
 8004f08:	6893      	ldr	r3, [r2, #8]
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	b410      	push	{r4}
 8004f10:	6093      	str	r3, [r2, #8]
 8004f12:	da08      	bge.n	8004f26 <__sfputc_r+0x1e>
 8004f14:	6994      	ldr	r4, [r2, #24]
 8004f16:	42a3      	cmp	r3, r4
 8004f18:	db01      	blt.n	8004f1e <__sfputc_r+0x16>
 8004f1a:	290a      	cmp	r1, #10
 8004f1c:	d103      	bne.n	8004f26 <__sfputc_r+0x1e>
 8004f1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f22:	f7ff bc24 	b.w	800476e <__swbuf_r>
 8004f26:	6813      	ldr	r3, [r2, #0]
 8004f28:	1c58      	adds	r0, r3, #1
 8004f2a:	6010      	str	r0, [r2, #0]
 8004f2c:	7019      	strb	r1, [r3, #0]
 8004f2e:	4608      	mov	r0, r1
 8004f30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f34:	4770      	bx	lr

08004f36 <__sfputs_r>:
 8004f36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f38:	4606      	mov	r6, r0
 8004f3a:	460f      	mov	r7, r1
 8004f3c:	4614      	mov	r4, r2
 8004f3e:	18d5      	adds	r5, r2, r3
 8004f40:	42ac      	cmp	r4, r5
 8004f42:	d101      	bne.n	8004f48 <__sfputs_r+0x12>
 8004f44:	2000      	movs	r0, #0
 8004f46:	e007      	b.n	8004f58 <__sfputs_r+0x22>
 8004f48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f4c:	463a      	mov	r2, r7
 8004f4e:	4630      	mov	r0, r6
 8004f50:	f7ff ffda 	bl	8004f08 <__sfputc_r>
 8004f54:	1c43      	adds	r3, r0, #1
 8004f56:	d1f3      	bne.n	8004f40 <__sfputs_r+0xa>
 8004f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004f5c <_vfiprintf_r>:
 8004f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f60:	460d      	mov	r5, r1
 8004f62:	b09d      	sub	sp, #116	; 0x74
 8004f64:	4614      	mov	r4, r2
 8004f66:	4698      	mov	r8, r3
 8004f68:	4606      	mov	r6, r0
 8004f6a:	b118      	cbz	r0, 8004f74 <_vfiprintf_r+0x18>
 8004f6c:	6a03      	ldr	r3, [r0, #32]
 8004f6e:	b90b      	cbnz	r3, 8004f74 <_vfiprintf_r+0x18>
 8004f70:	f7ff fa48 	bl	8004404 <__sinit>
 8004f74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f76:	07d9      	lsls	r1, r3, #31
 8004f78:	d405      	bmi.n	8004f86 <_vfiprintf_r+0x2a>
 8004f7a:	89ab      	ldrh	r3, [r5, #12]
 8004f7c:	059a      	lsls	r2, r3, #22
 8004f7e:	d402      	bmi.n	8004f86 <_vfiprintf_r+0x2a>
 8004f80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f82:	f7ff fd58 	bl	8004a36 <__retarget_lock_acquire_recursive>
 8004f86:	89ab      	ldrh	r3, [r5, #12]
 8004f88:	071b      	lsls	r3, r3, #28
 8004f8a:	d501      	bpl.n	8004f90 <_vfiprintf_r+0x34>
 8004f8c:	692b      	ldr	r3, [r5, #16]
 8004f8e:	b99b      	cbnz	r3, 8004fb8 <_vfiprintf_r+0x5c>
 8004f90:	4629      	mov	r1, r5
 8004f92:	4630      	mov	r0, r6
 8004f94:	f7ff fc28 	bl	80047e8 <__swsetup_r>
 8004f98:	b170      	cbz	r0, 8004fb8 <_vfiprintf_r+0x5c>
 8004f9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f9c:	07dc      	lsls	r4, r3, #31
 8004f9e:	d504      	bpl.n	8004faa <_vfiprintf_r+0x4e>
 8004fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa4:	b01d      	add	sp, #116	; 0x74
 8004fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004faa:	89ab      	ldrh	r3, [r5, #12]
 8004fac:	0598      	lsls	r0, r3, #22
 8004fae:	d4f7      	bmi.n	8004fa0 <_vfiprintf_r+0x44>
 8004fb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004fb2:	f7ff fd41 	bl	8004a38 <__retarget_lock_release_recursive>
 8004fb6:	e7f3      	b.n	8004fa0 <_vfiprintf_r+0x44>
 8004fb8:	2300      	movs	r3, #0
 8004fba:	9309      	str	r3, [sp, #36]	; 0x24
 8004fbc:	2320      	movs	r3, #32
 8004fbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004fc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8004fc6:	2330      	movs	r3, #48	; 0x30
 8004fc8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800517c <_vfiprintf_r+0x220>
 8004fcc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004fd0:	f04f 0901 	mov.w	r9, #1
 8004fd4:	4623      	mov	r3, r4
 8004fd6:	469a      	mov	sl, r3
 8004fd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fdc:	b10a      	cbz	r2, 8004fe2 <_vfiprintf_r+0x86>
 8004fde:	2a25      	cmp	r2, #37	; 0x25
 8004fe0:	d1f9      	bne.n	8004fd6 <_vfiprintf_r+0x7a>
 8004fe2:	ebba 0b04 	subs.w	fp, sl, r4
 8004fe6:	d00b      	beq.n	8005000 <_vfiprintf_r+0xa4>
 8004fe8:	465b      	mov	r3, fp
 8004fea:	4622      	mov	r2, r4
 8004fec:	4629      	mov	r1, r5
 8004fee:	4630      	mov	r0, r6
 8004ff0:	f7ff ffa1 	bl	8004f36 <__sfputs_r>
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	f000 80a9 	beq.w	800514c <_vfiprintf_r+0x1f0>
 8004ffa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ffc:	445a      	add	r2, fp
 8004ffe:	9209      	str	r2, [sp, #36]	; 0x24
 8005000:	f89a 3000 	ldrb.w	r3, [sl]
 8005004:	2b00      	cmp	r3, #0
 8005006:	f000 80a1 	beq.w	800514c <_vfiprintf_r+0x1f0>
 800500a:	2300      	movs	r3, #0
 800500c:	f04f 32ff 	mov.w	r2, #4294967295
 8005010:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005014:	f10a 0a01 	add.w	sl, sl, #1
 8005018:	9304      	str	r3, [sp, #16]
 800501a:	9307      	str	r3, [sp, #28]
 800501c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005020:	931a      	str	r3, [sp, #104]	; 0x68
 8005022:	4654      	mov	r4, sl
 8005024:	2205      	movs	r2, #5
 8005026:	f814 1b01 	ldrb.w	r1, [r4], #1
 800502a:	4854      	ldr	r0, [pc, #336]	; (800517c <_vfiprintf_r+0x220>)
 800502c:	f7fb f8d8 	bl	80001e0 <memchr>
 8005030:	9a04      	ldr	r2, [sp, #16]
 8005032:	b9d8      	cbnz	r0, 800506c <_vfiprintf_r+0x110>
 8005034:	06d1      	lsls	r1, r2, #27
 8005036:	bf44      	itt	mi
 8005038:	2320      	movmi	r3, #32
 800503a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800503e:	0713      	lsls	r3, r2, #28
 8005040:	bf44      	itt	mi
 8005042:	232b      	movmi	r3, #43	; 0x2b
 8005044:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005048:	f89a 3000 	ldrb.w	r3, [sl]
 800504c:	2b2a      	cmp	r3, #42	; 0x2a
 800504e:	d015      	beq.n	800507c <_vfiprintf_r+0x120>
 8005050:	9a07      	ldr	r2, [sp, #28]
 8005052:	4654      	mov	r4, sl
 8005054:	2000      	movs	r0, #0
 8005056:	f04f 0c0a 	mov.w	ip, #10
 800505a:	4621      	mov	r1, r4
 800505c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005060:	3b30      	subs	r3, #48	; 0x30
 8005062:	2b09      	cmp	r3, #9
 8005064:	d94d      	bls.n	8005102 <_vfiprintf_r+0x1a6>
 8005066:	b1b0      	cbz	r0, 8005096 <_vfiprintf_r+0x13a>
 8005068:	9207      	str	r2, [sp, #28]
 800506a:	e014      	b.n	8005096 <_vfiprintf_r+0x13a>
 800506c:	eba0 0308 	sub.w	r3, r0, r8
 8005070:	fa09 f303 	lsl.w	r3, r9, r3
 8005074:	4313      	orrs	r3, r2
 8005076:	9304      	str	r3, [sp, #16]
 8005078:	46a2      	mov	sl, r4
 800507a:	e7d2      	b.n	8005022 <_vfiprintf_r+0xc6>
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	1d19      	adds	r1, r3, #4
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	9103      	str	r1, [sp, #12]
 8005084:	2b00      	cmp	r3, #0
 8005086:	bfbb      	ittet	lt
 8005088:	425b      	neglt	r3, r3
 800508a:	f042 0202 	orrlt.w	r2, r2, #2
 800508e:	9307      	strge	r3, [sp, #28]
 8005090:	9307      	strlt	r3, [sp, #28]
 8005092:	bfb8      	it	lt
 8005094:	9204      	strlt	r2, [sp, #16]
 8005096:	7823      	ldrb	r3, [r4, #0]
 8005098:	2b2e      	cmp	r3, #46	; 0x2e
 800509a:	d10c      	bne.n	80050b6 <_vfiprintf_r+0x15a>
 800509c:	7863      	ldrb	r3, [r4, #1]
 800509e:	2b2a      	cmp	r3, #42	; 0x2a
 80050a0:	d134      	bne.n	800510c <_vfiprintf_r+0x1b0>
 80050a2:	9b03      	ldr	r3, [sp, #12]
 80050a4:	1d1a      	adds	r2, r3, #4
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	9203      	str	r2, [sp, #12]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	bfb8      	it	lt
 80050ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80050b2:	3402      	adds	r4, #2
 80050b4:	9305      	str	r3, [sp, #20]
 80050b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800518c <_vfiprintf_r+0x230>
 80050ba:	7821      	ldrb	r1, [r4, #0]
 80050bc:	2203      	movs	r2, #3
 80050be:	4650      	mov	r0, sl
 80050c0:	f7fb f88e 	bl	80001e0 <memchr>
 80050c4:	b138      	cbz	r0, 80050d6 <_vfiprintf_r+0x17a>
 80050c6:	9b04      	ldr	r3, [sp, #16]
 80050c8:	eba0 000a 	sub.w	r0, r0, sl
 80050cc:	2240      	movs	r2, #64	; 0x40
 80050ce:	4082      	lsls	r2, r0
 80050d0:	4313      	orrs	r3, r2
 80050d2:	3401      	adds	r4, #1
 80050d4:	9304      	str	r3, [sp, #16]
 80050d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050da:	4829      	ldr	r0, [pc, #164]	; (8005180 <_vfiprintf_r+0x224>)
 80050dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80050e0:	2206      	movs	r2, #6
 80050e2:	f7fb f87d 	bl	80001e0 <memchr>
 80050e6:	2800      	cmp	r0, #0
 80050e8:	d03f      	beq.n	800516a <_vfiprintf_r+0x20e>
 80050ea:	4b26      	ldr	r3, [pc, #152]	; (8005184 <_vfiprintf_r+0x228>)
 80050ec:	bb1b      	cbnz	r3, 8005136 <_vfiprintf_r+0x1da>
 80050ee:	9b03      	ldr	r3, [sp, #12]
 80050f0:	3307      	adds	r3, #7
 80050f2:	f023 0307 	bic.w	r3, r3, #7
 80050f6:	3308      	adds	r3, #8
 80050f8:	9303      	str	r3, [sp, #12]
 80050fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050fc:	443b      	add	r3, r7
 80050fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005100:	e768      	b.n	8004fd4 <_vfiprintf_r+0x78>
 8005102:	fb0c 3202 	mla	r2, ip, r2, r3
 8005106:	460c      	mov	r4, r1
 8005108:	2001      	movs	r0, #1
 800510a:	e7a6      	b.n	800505a <_vfiprintf_r+0xfe>
 800510c:	2300      	movs	r3, #0
 800510e:	3401      	adds	r4, #1
 8005110:	9305      	str	r3, [sp, #20]
 8005112:	4619      	mov	r1, r3
 8005114:	f04f 0c0a 	mov.w	ip, #10
 8005118:	4620      	mov	r0, r4
 800511a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800511e:	3a30      	subs	r2, #48	; 0x30
 8005120:	2a09      	cmp	r2, #9
 8005122:	d903      	bls.n	800512c <_vfiprintf_r+0x1d0>
 8005124:	2b00      	cmp	r3, #0
 8005126:	d0c6      	beq.n	80050b6 <_vfiprintf_r+0x15a>
 8005128:	9105      	str	r1, [sp, #20]
 800512a:	e7c4      	b.n	80050b6 <_vfiprintf_r+0x15a>
 800512c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005130:	4604      	mov	r4, r0
 8005132:	2301      	movs	r3, #1
 8005134:	e7f0      	b.n	8005118 <_vfiprintf_r+0x1bc>
 8005136:	ab03      	add	r3, sp, #12
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	462a      	mov	r2, r5
 800513c:	4b12      	ldr	r3, [pc, #72]	; (8005188 <_vfiprintf_r+0x22c>)
 800513e:	a904      	add	r1, sp, #16
 8005140:	4630      	mov	r0, r6
 8005142:	f3af 8000 	nop.w
 8005146:	4607      	mov	r7, r0
 8005148:	1c78      	adds	r0, r7, #1
 800514a:	d1d6      	bne.n	80050fa <_vfiprintf_r+0x19e>
 800514c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800514e:	07d9      	lsls	r1, r3, #31
 8005150:	d405      	bmi.n	800515e <_vfiprintf_r+0x202>
 8005152:	89ab      	ldrh	r3, [r5, #12]
 8005154:	059a      	lsls	r2, r3, #22
 8005156:	d402      	bmi.n	800515e <_vfiprintf_r+0x202>
 8005158:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800515a:	f7ff fc6d 	bl	8004a38 <__retarget_lock_release_recursive>
 800515e:	89ab      	ldrh	r3, [r5, #12]
 8005160:	065b      	lsls	r3, r3, #25
 8005162:	f53f af1d 	bmi.w	8004fa0 <_vfiprintf_r+0x44>
 8005166:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005168:	e71c      	b.n	8004fa4 <_vfiprintf_r+0x48>
 800516a:	ab03      	add	r3, sp, #12
 800516c:	9300      	str	r3, [sp, #0]
 800516e:	462a      	mov	r2, r5
 8005170:	4b05      	ldr	r3, [pc, #20]	; (8005188 <_vfiprintf_r+0x22c>)
 8005172:	a904      	add	r1, sp, #16
 8005174:	4630      	mov	r0, r6
 8005176:	f000 f879 	bl	800526c <_printf_i>
 800517a:	e7e4      	b.n	8005146 <_vfiprintf_r+0x1ea>
 800517c:	080058e4 	.word	0x080058e4
 8005180:	080058ee 	.word	0x080058ee
 8005184:	00000000 	.word	0x00000000
 8005188:	08004f37 	.word	0x08004f37
 800518c:	080058ea 	.word	0x080058ea

08005190 <_printf_common>:
 8005190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005194:	4616      	mov	r6, r2
 8005196:	4699      	mov	r9, r3
 8005198:	688a      	ldr	r2, [r1, #8]
 800519a:	690b      	ldr	r3, [r1, #16]
 800519c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051a0:	4293      	cmp	r3, r2
 80051a2:	bfb8      	it	lt
 80051a4:	4613      	movlt	r3, r2
 80051a6:	6033      	str	r3, [r6, #0]
 80051a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051ac:	4607      	mov	r7, r0
 80051ae:	460c      	mov	r4, r1
 80051b0:	b10a      	cbz	r2, 80051b6 <_printf_common+0x26>
 80051b2:	3301      	adds	r3, #1
 80051b4:	6033      	str	r3, [r6, #0]
 80051b6:	6823      	ldr	r3, [r4, #0]
 80051b8:	0699      	lsls	r1, r3, #26
 80051ba:	bf42      	ittt	mi
 80051bc:	6833      	ldrmi	r3, [r6, #0]
 80051be:	3302      	addmi	r3, #2
 80051c0:	6033      	strmi	r3, [r6, #0]
 80051c2:	6825      	ldr	r5, [r4, #0]
 80051c4:	f015 0506 	ands.w	r5, r5, #6
 80051c8:	d106      	bne.n	80051d8 <_printf_common+0x48>
 80051ca:	f104 0a19 	add.w	sl, r4, #25
 80051ce:	68e3      	ldr	r3, [r4, #12]
 80051d0:	6832      	ldr	r2, [r6, #0]
 80051d2:	1a9b      	subs	r3, r3, r2
 80051d4:	42ab      	cmp	r3, r5
 80051d6:	dc26      	bgt.n	8005226 <_printf_common+0x96>
 80051d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80051dc:	1e13      	subs	r3, r2, #0
 80051de:	6822      	ldr	r2, [r4, #0]
 80051e0:	bf18      	it	ne
 80051e2:	2301      	movne	r3, #1
 80051e4:	0692      	lsls	r2, r2, #26
 80051e6:	d42b      	bmi.n	8005240 <_printf_common+0xb0>
 80051e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051ec:	4649      	mov	r1, r9
 80051ee:	4638      	mov	r0, r7
 80051f0:	47c0      	blx	r8
 80051f2:	3001      	adds	r0, #1
 80051f4:	d01e      	beq.n	8005234 <_printf_common+0xa4>
 80051f6:	6823      	ldr	r3, [r4, #0]
 80051f8:	6922      	ldr	r2, [r4, #16]
 80051fa:	f003 0306 	and.w	r3, r3, #6
 80051fe:	2b04      	cmp	r3, #4
 8005200:	bf02      	ittt	eq
 8005202:	68e5      	ldreq	r5, [r4, #12]
 8005204:	6833      	ldreq	r3, [r6, #0]
 8005206:	1aed      	subeq	r5, r5, r3
 8005208:	68a3      	ldr	r3, [r4, #8]
 800520a:	bf0c      	ite	eq
 800520c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005210:	2500      	movne	r5, #0
 8005212:	4293      	cmp	r3, r2
 8005214:	bfc4      	itt	gt
 8005216:	1a9b      	subgt	r3, r3, r2
 8005218:	18ed      	addgt	r5, r5, r3
 800521a:	2600      	movs	r6, #0
 800521c:	341a      	adds	r4, #26
 800521e:	42b5      	cmp	r5, r6
 8005220:	d11a      	bne.n	8005258 <_printf_common+0xc8>
 8005222:	2000      	movs	r0, #0
 8005224:	e008      	b.n	8005238 <_printf_common+0xa8>
 8005226:	2301      	movs	r3, #1
 8005228:	4652      	mov	r2, sl
 800522a:	4649      	mov	r1, r9
 800522c:	4638      	mov	r0, r7
 800522e:	47c0      	blx	r8
 8005230:	3001      	adds	r0, #1
 8005232:	d103      	bne.n	800523c <_printf_common+0xac>
 8005234:	f04f 30ff 	mov.w	r0, #4294967295
 8005238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800523c:	3501      	adds	r5, #1
 800523e:	e7c6      	b.n	80051ce <_printf_common+0x3e>
 8005240:	18e1      	adds	r1, r4, r3
 8005242:	1c5a      	adds	r2, r3, #1
 8005244:	2030      	movs	r0, #48	; 0x30
 8005246:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800524a:	4422      	add	r2, r4
 800524c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005250:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005254:	3302      	adds	r3, #2
 8005256:	e7c7      	b.n	80051e8 <_printf_common+0x58>
 8005258:	2301      	movs	r3, #1
 800525a:	4622      	mov	r2, r4
 800525c:	4649      	mov	r1, r9
 800525e:	4638      	mov	r0, r7
 8005260:	47c0      	blx	r8
 8005262:	3001      	adds	r0, #1
 8005264:	d0e6      	beq.n	8005234 <_printf_common+0xa4>
 8005266:	3601      	adds	r6, #1
 8005268:	e7d9      	b.n	800521e <_printf_common+0x8e>
	...

0800526c <_printf_i>:
 800526c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005270:	7e0f      	ldrb	r7, [r1, #24]
 8005272:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005274:	2f78      	cmp	r7, #120	; 0x78
 8005276:	4691      	mov	r9, r2
 8005278:	4680      	mov	r8, r0
 800527a:	460c      	mov	r4, r1
 800527c:	469a      	mov	sl, r3
 800527e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005282:	d807      	bhi.n	8005294 <_printf_i+0x28>
 8005284:	2f62      	cmp	r7, #98	; 0x62
 8005286:	d80a      	bhi.n	800529e <_printf_i+0x32>
 8005288:	2f00      	cmp	r7, #0
 800528a:	f000 80d4 	beq.w	8005436 <_printf_i+0x1ca>
 800528e:	2f58      	cmp	r7, #88	; 0x58
 8005290:	f000 80c0 	beq.w	8005414 <_printf_i+0x1a8>
 8005294:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005298:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800529c:	e03a      	b.n	8005314 <_printf_i+0xa8>
 800529e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052a2:	2b15      	cmp	r3, #21
 80052a4:	d8f6      	bhi.n	8005294 <_printf_i+0x28>
 80052a6:	a101      	add	r1, pc, #4	; (adr r1, 80052ac <_printf_i+0x40>)
 80052a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052ac:	08005305 	.word	0x08005305
 80052b0:	08005319 	.word	0x08005319
 80052b4:	08005295 	.word	0x08005295
 80052b8:	08005295 	.word	0x08005295
 80052bc:	08005295 	.word	0x08005295
 80052c0:	08005295 	.word	0x08005295
 80052c4:	08005319 	.word	0x08005319
 80052c8:	08005295 	.word	0x08005295
 80052cc:	08005295 	.word	0x08005295
 80052d0:	08005295 	.word	0x08005295
 80052d4:	08005295 	.word	0x08005295
 80052d8:	0800541d 	.word	0x0800541d
 80052dc:	08005345 	.word	0x08005345
 80052e0:	080053d7 	.word	0x080053d7
 80052e4:	08005295 	.word	0x08005295
 80052e8:	08005295 	.word	0x08005295
 80052ec:	0800543f 	.word	0x0800543f
 80052f0:	08005295 	.word	0x08005295
 80052f4:	08005345 	.word	0x08005345
 80052f8:	08005295 	.word	0x08005295
 80052fc:	08005295 	.word	0x08005295
 8005300:	080053df 	.word	0x080053df
 8005304:	682b      	ldr	r3, [r5, #0]
 8005306:	1d1a      	adds	r2, r3, #4
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	602a      	str	r2, [r5, #0]
 800530c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005310:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005314:	2301      	movs	r3, #1
 8005316:	e09f      	b.n	8005458 <_printf_i+0x1ec>
 8005318:	6820      	ldr	r0, [r4, #0]
 800531a:	682b      	ldr	r3, [r5, #0]
 800531c:	0607      	lsls	r7, r0, #24
 800531e:	f103 0104 	add.w	r1, r3, #4
 8005322:	6029      	str	r1, [r5, #0]
 8005324:	d501      	bpl.n	800532a <_printf_i+0xbe>
 8005326:	681e      	ldr	r6, [r3, #0]
 8005328:	e003      	b.n	8005332 <_printf_i+0xc6>
 800532a:	0646      	lsls	r6, r0, #25
 800532c:	d5fb      	bpl.n	8005326 <_printf_i+0xba>
 800532e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005332:	2e00      	cmp	r6, #0
 8005334:	da03      	bge.n	800533e <_printf_i+0xd2>
 8005336:	232d      	movs	r3, #45	; 0x2d
 8005338:	4276      	negs	r6, r6
 800533a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800533e:	485a      	ldr	r0, [pc, #360]	; (80054a8 <_printf_i+0x23c>)
 8005340:	230a      	movs	r3, #10
 8005342:	e012      	b.n	800536a <_printf_i+0xfe>
 8005344:	682b      	ldr	r3, [r5, #0]
 8005346:	6820      	ldr	r0, [r4, #0]
 8005348:	1d19      	adds	r1, r3, #4
 800534a:	6029      	str	r1, [r5, #0]
 800534c:	0605      	lsls	r5, r0, #24
 800534e:	d501      	bpl.n	8005354 <_printf_i+0xe8>
 8005350:	681e      	ldr	r6, [r3, #0]
 8005352:	e002      	b.n	800535a <_printf_i+0xee>
 8005354:	0641      	lsls	r1, r0, #25
 8005356:	d5fb      	bpl.n	8005350 <_printf_i+0xe4>
 8005358:	881e      	ldrh	r6, [r3, #0]
 800535a:	4853      	ldr	r0, [pc, #332]	; (80054a8 <_printf_i+0x23c>)
 800535c:	2f6f      	cmp	r7, #111	; 0x6f
 800535e:	bf0c      	ite	eq
 8005360:	2308      	moveq	r3, #8
 8005362:	230a      	movne	r3, #10
 8005364:	2100      	movs	r1, #0
 8005366:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800536a:	6865      	ldr	r5, [r4, #4]
 800536c:	60a5      	str	r5, [r4, #8]
 800536e:	2d00      	cmp	r5, #0
 8005370:	bfa2      	ittt	ge
 8005372:	6821      	ldrge	r1, [r4, #0]
 8005374:	f021 0104 	bicge.w	r1, r1, #4
 8005378:	6021      	strge	r1, [r4, #0]
 800537a:	b90e      	cbnz	r6, 8005380 <_printf_i+0x114>
 800537c:	2d00      	cmp	r5, #0
 800537e:	d04b      	beq.n	8005418 <_printf_i+0x1ac>
 8005380:	4615      	mov	r5, r2
 8005382:	fbb6 f1f3 	udiv	r1, r6, r3
 8005386:	fb03 6711 	mls	r7, r3, r1, r6
 800538a:	5dc7      	ldrb	r7, [r0, r7]
 800538c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005390:	4637      	mov	r7, r6
 8005392:	42bb      	cmp	r3, r7
 8005394:	460e      	mov	r6, r1
 8005396:	d9f4      	bls.n	8005382 <_printf_i+0x116>
 8005398:	2b08      	cmp	r3, #8
 800539a:	d10b      	bne.n	80053b4 <_printf_i+0x148>
 800539c:	6823      	ldr	r3, [r4, #0]
 800539e:	07de      	lsls	r6, r3, #31
 80053a0:	d508      	bpl.n	80053b4 <_printf_i+0x148>
 80053a2:	6923      	ldr	r3, [r4, #16]
 80053a4:	6861      	ldr	r1, [r4, #4]
 80053a6:	4299      	cmp	r1, r3
 80053a8:	bfde      	ittt	le
 80053aa:	2330      	movle	r3, #48	; 0x30
 80053ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 80053b0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80053b4:	1b52      	subs	r2, r2, r5
 80053b6:	6122      	str	r2, [r4, #16]
 80053b8:	f8cd a000 	str.w	sl, [sp]
 80053bc:	464b      	mov	r3, r9
 80053be:	aa03      	add	r2, sp, #12
 80053c0:	4621      	mov	r1, r4
 80053c2:	4640      	mov	r0, r8
 80053c4:	f7ff fee4 	bl	8005190 <_printf_common>
 80053c8:	3001      	adds	r0, #1
 80053ca:	d14a      	bne.n	8005462 <_printf_i+0x1f6>
 80053cc:	f04f 30ff 	mov.w	r0, #4294967295
 80053d0:	b004      	add	sp, #16
 80053d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	f043 0320 	orr.w	r3, r3, #32
 80053dc:	6023      	str	r3, [r4, #0]
 80053de:	4833      	ldr	r0, [pc, #204]	; (80054ac <_printf_i+0x240>)
 80053e0:	2778      	movs	r7, #120	; 0x78
 80053e2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80053e6:	6823      	ldr	r3, [r4, #0]
 80053e8:	6829      	ldr	r1, [r5, #0]
 80053ea:	061f      	lsls	r7, r3, #24
 80053ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80053f0:	d402      	bmi.n	80053f8 <_printf_i+0x18c>
 80053f2:	065f      	lsls	r7, r3, #25
 80053f4:	bf48      	it	mi
 80053f6:	b2b6      	uxthmi	r6, r6
 80053f8:	07df      	lsls	r7, r3, #31
 80053fa:	bf48      	it	mi
 80053fc:	f043 0320 	orrmi.w	r3, r3, #32
 8005400:	6029      	str	r1, [r5, #0]
 8005402:	bf48      	it	mi
 8005404:	6023      	strmi	r3, [r4, #0]
 8005406:	b91e      	cbnz	r6, 8005410 <_printf_i+0x1a4>
 8005408:	6823      	ldr	r3, [r4, #0]
 800540a:	f023 0320 	bic.w	r3, r3, #32
 800540e:	6023      	str	r3, [r4, #0]
 8005410:	2310      	movs	r3, #16
 8005412:	e7a7      	b.n	8005364 <_printf_i+0xf8>
 8005414:	4824      	ldr	r0, [pc, #144]	; (80054a8 <_printf_i+0x23c>)
 8005416:	e7e4      	b.n	80053e2 <_printf_i+0x176>
 8005418:	4615      	mov	r5, r2
 800541a:	e7bd      	b.n	8005398 <_printf_i+0x12c>
 800541c:	682b      	ldr	r3, [r5, #0]
 800541e:	6826      	ldr	r6, [r4, #0]
 8005420:	6961      	ldr	r1, [r4, #20]
 8005422:	1d18      	adds	r0, r3, #4
 8005424:	6028      	str	r0, [r5, #0]
 8005426:	0635      	lsls	r5, r6, #24
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	d501      	bpl.n	8005430 <_printf_i+0x1c4>
 800542c:	6019      	str	r1, [r3, #0]
 800542e:	e002      	b.n	8005436 <_printf_i+0x1ca>
 8005430:	0670      	lsls	r0, r6, #25
 8005432:	d5fb      	bpl.n	800542c <_printf_i+0x1c0>
 8005434:	8019      	strh	r1, [r3, #0]
 8005436:	2300      	movs	r3, #0
 8005438:	6123      	str	r3, [r4, #16]
 800543a:	4615      	mov	r5, r2
 800543c:	e7bc      	b.n	80053b8 <_printf_i+0x14c>
 800543e:	682b      	ldr	r3, [r5, #0]
 8005440:	1d1a      	adds	r2, r3, #4
 8005442:	602a      	str	r2, [r5, #0]
 8005444:	681d      	ldr	r5, [r3, #0]
 8005446:	6862      	ldr	r2, [r4, #4]
 8005448:	2100      	movs	r1, #0
 800544a:	4628      	mov	r0, r5
 800544c:	f7fa fec8 	bl	80001e0 <memchr>
 8005450:	b108      	cbz	r0, 8005456 <_printf_i+0x1ea>
 8005452:	1b40      	subs	r0, r0, r5
 8005454:	6060      	str	r0, [r4, #4]
 8005456:	6863      	ldr	r3, [r4, #4]
 8005458:	6123      	str	r3, [r4, #16]
 800545a:	2300      	movs	r3, #0
 800545c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005460:	e7aa      	b.n	80053b8 <_printf_i+0x14c>
 8005462:	6923      	ldr	r3, [r4, #16]
 8005464:	462a      	mov	r2, r5
 8005466:	4649      	mov	r1, r9
 8005468:	4640      	mov	r0, r8
 800546a:	47d0      	blx	sl
 800546c:	3001      	adds	r0, #1
 800546e:	d0ad      	beq.n	80053cc <_printf_i+0x160>
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	079b      	lsls	r3, r3, #30
 8005474:	d413      	bmi.n	800549e <_printf_i+0x232>
 8005476:	68e0      	ldr	r0, [r4, #12]
 8005478:	9b03      	ldr	r3, [sp, #12]
 800547a:	4298      	cmp	r0, r3
 800547c:	bfb8      	it	lt
 800547e:	4618      	movlt	r0, r3
 8005480:	e7a6      	b.n	80053d0 <_printf_i+0x164>
 8005482:	2301      	movs	r3, #1
 8005484:	4632      	mov	r2, r6
 8005486:	4649      	mov	r1, r9
 8005488:	4640      	mov	r0, r8
 800548a:	47d0      	blx	sl
 800548c:	3001      	adds	r0, #1
 800548e:	d09d      	beq.n	80053cc <_printf_i+0x160>
 8005490:	3501      	adds	r5, #1
 8005492:	68e3      	ldr	r3, [r4, #12]
 8005494:	9903      	ldr	r1, [sp, #12]
 8005496:	1a5b      	subs	r3, r3, r1
 8005498:	42ab      	cmp	r3, r5
 800549a:	dcf2      	bgt.n	8005482 <_printf_i+0x216>
 800549c:	e7eb      	b.n	8005476 <_printf_i+0x20a>
 800549e:	2500      	movs	r5, #0
 80054a0:	f104 0619 	add.w	r6, r4, #25
 80054a4:	e7f5      	b.n	8005492 <_printf_i+0x226>
 80054a6:	bf00      	nop
 80054a8:	080058f5 	.word	0x080058f5
 80054ac:	08005906 	.word	0x08005906

080054b0 <__sflush_r>:
 80054b0:	898a      	ldrh	r2, [r1, #12]
 80054b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054b6:	4605      	mov	r5, r0
 80054b8:	0710      	lsls	r0, r2, #28
 80054ba:	460c      	mov	r4, r1
 80054bc:	d458      	bmi.n	8005570 <__sflush_r+0xc0>
 80054be:	684b      	ldr	r3, [r1, #4]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	dc05      	bgt.n	80054d0 <__sflush_r+0x20>
 80054c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	dc02      	bgt.n	80054d0 <__sflush_r+0x20>
 80054ca:	2000      	movs	r0, #0
 80054cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054d2:	2e00      	cmp	r6, #0
 80054d4:	d0f9      	beq.n	80054ca <__sflush_r+0x1a>
 80054d6:	2300      	movs	r3, #0
 80054d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80054dc:	682f      	ldr	r7, [r5, #0]
 80054de:	6a21      	ldr	r1, [r4, #32]
 80054e0:	602b      	str	r3, [r5, #0]
 80054e2:	d032      	beq.n	800554a <__sflush_r+0x9a>
 80054e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80054e6:	89a3      	ldrh	r3, [r4, #12]
 80054e8:	075a      	lsls	r2, r3, #29
 80054ea:	d505      	bpl.n	80054f8 <__sflush_r+0x48>
 80054ec:	6863      	ldr	r3, [r4, #4]
 80054ee:	1ac0      	subs	r0, r0, r3
 80054f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80054f2:	b10b      	cbz	r3, 80054f8 <__sflush_r+0x48>
 80054f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80054f6:	1ac0      	subs	r0, r0, r3
 80054f8:	2300      	movs	r3, #0
 80054fa:	4602      	mov	r2, r0
 80054fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054fe:	6a21      	ldr	r1, [r4, #32]
 8005500:	4628      	mov	r0, r5
 8005502:	47b0      	blx	r6
 8005504:	1c43      	adds	r3, r0, #1
 8005506:	89a3      	ldrh	r3, [r4, #12]
 8005508:	d106      	bne.n	8005518 <__sflush_r+0x68>
 800550a:	6829      	ldr	r1, [r5, #0]
 800550c:	291d      	cmp	r1, #29
 800550e:	d82b      	bhi.n	8005568 <__sflush_r+0xb8>
 8005510:	4a29      	ldr	r2, [pc, #164]	; (80055b8 <__sflush_r+0x108>)
 8005512:	410a      	asrs	r2, r1
 8005514:	07d6      	lsls	r6, r2, #31
 8005516:	d427      	bmi.n	8005568 <__sflush_r+0xb8>
 8005518:	2200      	movs	r2, #0
 800551a:	6062      	str	r2, [r4, #4]
 800551c:	04d9      	lsls	r1, r3, #19
 800551e:	6922      	ldr	r2, [r4, #16]
 8005520:	6022      	str	r2, [r4, #0]
 8005522:	d504      	bpl.n	800552e <__sflush_r+0x7e>
 8005524:	1c42      	adds	r2, r0, #1
 8005526:	d101      	bne.n	800552c <__sflush_r+0x7c>
 8005528:	682b      	ldr	r3, [r5, #0]
 800552a:	b903      	cbnz	r3, 800552e <__sflush_r+0x7e>
 800552c:	6560      	str	r0, [r4, #84]	; 0x54
 800552e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005530:	602f      	str	r7, [r5, #0]
 8005532:	2900      	cmp	r1, #0
 8005534:	d0c9      	beq.n	80054ca <__sflush_r+0x1a>
 8005536:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800553a:	4299      	cmp	r1, r3
 800553c:	d002      	beq.n	8005544 <__sflush_r+0x94>
 800553e:	4628      	mov	r0, r5
 8005540:	f7ff fa8a 	bl	8004a58 <_free_r>
 8005544:	2000      	movs	r0, #0
 8005546:	6360      	str	r0, [r4, #52]	; 0x34
 8005548:	e7c0      	b.n	80054cc <__sflush_r+0x1c>
 800554a:	2301      	movs	r3, #1
 800554c:	4628      	mov	r0, r5
 800554e:	47b0      	blx	r6
 8005550:	1c41      	adds	r1, r0, #1
 8005552:	d1c8      	bne.n	80054e6 <__sflush_r+0x36>
 8005554:	682b      	ldr	r3, [r5, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d0c5      	beq.n	80054e6 <__sflush_r+0x36>
 800555a:	2b1d      	cmp	r3, #29
 800555c:	d001      	beq.n	8005562 <__sflush_r+0xb2>
 800555e:	2b16      	cmp	r3, #22
 8005560:	d101      	bne.n	8005566 <__sflush_r+0xb6>
 8005562:	602f      	str	r7, [r5, #0]
 8005564:	e7b1      	b.n	80054ca <__sflush_r+0x1a>
 8005566:	89a3      	ldrh	r3, [r4, #12]
 8005568:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800556c:	81a3      	strh	r3, [r4, #12]
 800556e:	e7ad      	b.n	80054cc <__sflush_r+0x1c>
 8005570:	690f      	ldr	r7, [r1, #16]
 8005572:	2f00      	cmp	r7, #0
 8005574:	d0a9      	beq.n	80054ca <__sflush_r+0x1a>
 8005576:	0793      	lsls	r3, r2, #30
 8005578:	680e      	ldr	r6, [r1, #0]
 800557a:	bf08      	it	eq
 800557c:	694b      	ldreq	r3, [r1, #20]
 800557e:	600f      	str	r7, [r1, #0]
 8005580:	bf18      	it	ne
 8005582:	2300      	movne	r3, #0
 8005584:	eba6 0807 	sub.w	r8, r6, r7
 8005588:	608b      	str	r3, [r1, #8]
 800558a:	f1b8 0f00 	cmp.w	r8, #0
 800558e:	dd9c      	ble.n	80054ca <__sflush_r+0x1a>
 8005590:	6a21      	ldr	r1, [r4, #32]
 8005592:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005594:	4643      	mov	r3, r8
 8005596:	463a      	mov	r2, r7
 8005598:	4628      	mov	r0, r5
 800559a:	47b0      	blx	r6
 800559c:	2800      	cmp	r0, #0
 800559e:	dc06      	bgt.n	80055ae <__sflush_r+0xfe>
 80055a0:	89a3      	ldrh	r3, [r4, #12]
 80055a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055a6:	81a3      	strh	r3, [r4, #12]
 80055a8:	f04f 30ff 	mov.w	r0, #4294967295
 80055ac:	e78e      	b.n	80054cc <__sflush_r+0x1c>
 80055ae:	4407      	add	r7, r0
 80055b0:	eba8 0800 	sub.w	r8, r8, r0
 80055b4:	e7e9      	b.n	800558a <__sflush_r+0xda>
 80055b6:	bf00      	nop
 80055b8:	dfbffffe 	.word	0xdfbffffe

080055bc <_fflush_r>:
 80055bc:	b538      	push	{r3, r4, r5, lr}
 80055be:	690b      	ldr	r3, [r1, #16]
 80055c0:	4605      	mov	r5, r0
 80055c2:	460c      	mov	r4, r1
 80055c4:	b913      	cbnz	r3, 80055cc <_fflush_r+0x10>
 80055c6:	2500      	movs	r5, #0
 80055c8:	4628      	mov	r0, r5
 80055ca:	bd38      	pop	{r3, r4, r5, pc}
 80055cc:	b118      	cbz	r0, 80055d6 <_fflush_r+0x1a>
 80055ce:	6a03      	ldr	r3, [r0, #32]
 80055d0:	b90b      	cbnz	r3, 80055d6 <_fflush_r+0x1a>
 80055d2:	f7fe ff17 	bl	8004404 <__sinit>
 80055d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d0f3      	beq.n	80055c6 <_fflush_r+0xa>
 80055de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80055e0:	07d0      	lsls	r0, r2, #31
 80055e2:	d404      	bmi.n	80055ee <_fflush_r+0x32>
 80055e4:	0599      	lsls	r1, r3, #22
 80055e6:	d402      	bmi.n	80055ee <_fflush_r+0x32>
 80055e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055ea:	f7ff fa24 	bl	8004a36 <__retarget_lock_acquire_recursive>
 80055ee:	4628      	mov	r0, r5
 80055f0:	4621      	mov	r1, r4
 80055f2:	f7ff ff5d 	bl	80054b0 <__sflush_r>
 80055f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055f8:	07da      	lsls	r2, r3, #31
 80055fa:	4605      	mov	r5, r0
 80055fc:	d4e4      	bmi.n	80055c8 <_fflush_r+0xc>
 80055fe:	89a3      	ldrh	r3, [r4, #12]
 8005600:	059b      	lsls	r3, r3, #22
 8005602:	d4e1      	bmi.n	80055c8 <_fflush_r+0xc>
 8005604:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005606:	f7ff fa17 	bl	8004a38 <__retarget_lock_release_recursive>
 800560a:	e7dd      	b.n	80055c8 <_fflush_r+0xc>

0800560c <__swhatbuf_r>:
 800560c:	b570      	push	{r4, r5, r6, lr}
 800560e:	460c      	mov	r4, r1
 8005610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005614:	2900      	cmp	r1, #0
 8005616:	b096      	sub	sp, #88	; 0x58
 8005618:	4615      	mov	r5, r2
 800561a:	461e      	mov	r6, r3
 800561c:	da0d      	bge.n	800563a <__swhatbuf_r+0x2e>
 800561e:	89a3      	ldrh	r3, [r4, #12]
 8005620:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005624:	f04f 0100 	mov.w	r1, #0
 8005628:	bf0c      	ite	eq
 800562a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800562e:	2340      	movne	r3, #64	; 0x40
 8005630:	2000      	movs	r0, #0
 8005632:	6031      	str	r1, [r6, #0]
 8005634:	602b      	str	r3, [r5, #0]
 8005636:	b016      	add	sp, #88	; 0x58
 8005638:	bd70      	pop	{r4, r5, r6, pc}
 800563a:	466a      	mov	r2, sp
 800563c:	f000 f862 	bl	8005704 <_fstat_r>
 8005640:	2800      	cmp	r0, #0
 8005642:	dbec      	blt.n	800561e <__swhatbuf_r+0x12>
 8005644:	9901      	ldr	r1, [sp, #4]
 8005646:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800564a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800564e:	4259      	negs	r1, r3
 8005650:	4159      	adcs	r1, r3
 8005652:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005656:	e7eb      	b.n	8005630 <__swhatbuf_r+0x24>

08005658 <__smakebuf_r>:
 8005658:	898b      	ldrh	r3, [r1, #12]
 800565a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800565c:	079d      	lsls	r5, r3, #30
 800565e:	4606      	mov	r6, r0
 8005660:	460c      	mov	r4, r1
 8005662:	d507      	bpl.n	8005674 <__smakebuf_r+0x1c>
 8005664:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005668:	6023      	str	r3, [r4, #0]
 800566a:	6123      	str	r3, [r4, #16]
 800566c:	2301      	movs	r3, #1
 800566e:	6163      	str	r3, [r4, #20]
 8005670:	b002      	add	sp, #8
 8005672:	bd70      	pop	{r4, r5, r6, pc}
 8005674:	ab01      	add	r3, sp, #4
 8005676:	466a      	mov	r2, sp
 8005678:	f7ff ffc8 	bl	800560c <__swhatbuf_r>
 800567c:	9900      	ldr	r1, [sp, #0]
 800567e:	4605      	mov	r5, r0
 8005680:	4630      	mov	r0, r6
 8005682:	f7ff fa5d 	bl	8004b40 <_malloc_r>
 8005686:	b948      	cbnz	r0, 800569c <__smakebuf_r+0x44>
 8005688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800568c:	059a      	lsls	r2, r3, #22
 800568e:	d4ef      	bmi.n	8005670 <__smakebuf_r+0x18>
 8005690:	f023 0303 	bic.w	r3, r3, #3
 8005694:	f043 0302 	orr.w	r3, r3, #2
 8005698:	81a3      	strh	r3, [r4, #12]
 800569a:	e7e3      	b.n	8005664 <__smakebuf_r+0xc>
 800569c:	89a3      	ldrh	r3, [r4, #12]
 800569e:	6020      	str	r0, [r4, #0]
 80056a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056a4:	81a3      	strh	r3, [r4, #12]
 80056a6:	9b00      	ldr	r3, [sp, #0]
 80056a8:	6163      	str	r3, [r4, #20]
 80056aa:	9b01      	ldr	r3, [sp, #4]
 80056ac:	6120      	str	r0, [r4, #16]
 80056ae:	b15b      	cbz	r3, 80056c8 <__smakebuf_r+0x70>
 80056b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056b4:	4630      	mov	r0, r6
 80056b6:	f000 f837 	bl	8005728 <_isatty_r>
 80056ba:	b128      	cbz	r0, 80056c8 <__smakebuf_r+0x70>
 80056bc:	89a3      	ldrh	r3, [r4, #12]
 80056be:	f023 0303 	bic.w	r3, r3, #3
 80056c2:	f043 0301 	orr.w	r3, r3, #1
 80056c6:	81a3      	strh	r3, [r4, #12]
 80056c8:	89a3      	ldrh	r3, [r4, #12]
 80056ca:	431d      	orrs	r5, r3
 80056cc:	81a5      	strh	r5, [r4, #12]
 80056ce:	e7cf      	b.n	8005670 <__smakebuf_r+0x18>

080056d0 <memmove>:
 80056d0:	4288      	cmp	r0, r1
 80056d2:	b510      	push	{r4, lr}
 80056d4:	eb01 0402 	add.w	r4, r1, r2
 80056d8:	d902      	bls.n	80056e0 <memmove+0x10>
 80056da:	4284      	cmp	r4, r0
 80056dc:	4623      	mov	r3, r4
 80056de:	d807      	bhi.n	80056f0 <memmove+0x20>
 80056e0:	1e43      	subs	r3, r0, #1
 80056e2:	42a1      	cmp	r1, r4
 80056e4:	d008      	beq.n	80056f8 <memmove+0x28>
 80056e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80056ee:	e7f8      	b.n	80056e2 <memmove+0x12>
 80056f0:	4402      	add	r2, r0
 80056f2:	4601      	mov	r1, r0
 80056f4:	428a      	cmp	r2, r1
 80056f6:	d100      	bne.n	80056fa <memmove+0x2a>
 80056f8:	bd10      	pop	{r4, pc}
 80056fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80056fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005702:	e7f7      	b.n	80056f4 <memmove+0x24>

08005704 <_fstat_r>:
 8005704:	b538      	push	{r3, r4, r5, lr}
 8005706:	4d07      	ldr	r5, [pc, #28]	; (8005724 <_fstat_r+0x20>)
 8005708:	2300      	movs	r3, #0
 800570a:	4604      	mov	r4, r0
 800570c:	4608      	mov	r0, r1
 800570e:	4611      	mov	r1, r2
 8005710:	602b      	str	r3, [r5, #0]
 8005712:	f7fb fbee 	bl	8000ef2 <_fstat>
 8005716:	1c43      	adds	r3, r0, #1
 8005718:	d102      	bne.n	8005720 <_fstat_r+0x1c>
 800571a:	682b      	ldr	r3, [r5, #0]
 800571c:	b103      	cbz	r3, 8005720 <_fstat_r+0x1c>
 800571e:	6023      	str	r3, [r4, #0]
 8005720:	bd38      	pop	{r3, r4, r5, pc}
 8005722:	bf00      	nop
 8005724:	20004260 	.word	0x20004260

08005728 <_isatty_r>:
 8005728:	b538      	push	{r3, r4, r5, lr}
 800572a:	4d06      	ldr	r5, [pc, #24]	; (8005744 <_isatty_r+0x1c>)
 800572c:	2300      	movs	r3, #0
 800572e:	4604      	mov	r4, r0
 8005730:	4608      	mov	r0, r1
 8005732:	602b      	str	r3, [r5, #0]
 8005734:	f7fb fbed 	bl	8000f12 <_isatty>
 8005738:	1c43      	adds	r3, r0, #1
 800573a:	d102      	bne.n	8005742 <_isatty_r+0x1a>
 800573c:	682b      	ldr	r3, [r5, #0]
 800573e:	b103      	cbz	r3, 8005742 <_isatty_r+0x1a>
 8005740:	6023      	str	r3, [r4, #0]
 8005742:	bd38      	pop	{r3, r4, r5, pc}
 8005744:	20004260 	.word	0x20004260

08005748 <_sbrk_r>:
 8005748:	b538      	push	{r3, r4, r5, lr}
 800574a:	4d06      	ldr	r5, [pc, #24]	; (8005764 <_sbrk_r+0x1c>)
 800574c:	2300      	movs	r3, #0
 800574e:	4604      	mov	r4, r0
 8005750:	4608      	mov	r0, r1
 8005752:	602b      	str	r3, [r5, #0]
 8005754:	f7fb fbf6 	bl	8000f44 <_sbrk>
 8005758:	1c43      	adds	r3, r0, #1
 800575a:	d102      	bne.n	8005762 <_sbrk_r+0x1a>
 800575c:	682b      	ldr	r3, [r5, #0]
 800575e:	b103      	cbz	r3, 8005762 <_sbrk_r+0x1a>
 8005760:	6023      	str	r3, [r4, #0]
 8005762:	bd38      	pop	{r3, r4, r5, pc}
 8005764:	20004260 	.word	0x20004260

08005768 <_realloc_r>:
 8005768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800576c:	4680      	mov	r8, r0
 800576e:	4614      	mov	r4, r2
 8005770:	460e      	mov	r6, r1
 8005772:	b921      	cbnz	r1, 800577e <_realloc_r+0x16>
 8005774:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005778:	4611      	mov	r1, r2
 800577a:	f7ff b9e1 	b.w	8004b40 <_malloc_r>
 800577e:	b92a      	cbnz	r2, 800578c <_realloc_r+0x24>
 8005780:	f7ff f96a 	bl	8004a58 <_free_r>
 8005784:	4625      	mov	r5, r4
 8005786:	4628      	mov	r0, r5
 8005788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800578c:	f000 f81b 	bl	80057c6 <_malloc_usable_size_r>
 8005790:	4284      	cmp	r4, r0
 8005792:	4607      	mov	r7, r0
 8005794:	d802      	bhi.n	800579c <_realloc_r+0x34>
 8005796:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800579a:	d812      	bhi.n	80057c2 <_realloc_r+0x5a>
 800579c:	4621      	mov	r1, r4
 800579e:	4640      	mov	r0, r8
 80057a0:	f7ff f9ce 	bl	8004b40 <_malloc_r>
 80057a4:	4605      	mov	r5, r0
 80057a6:	2800      	cmp	r0, #0
 80057a8:	d0ed      	beq.n	8005786 <_realloc_r+0x1e>
 80057aa:	42bc      	cmp	r4, r7
 80057ac:	4622      	mov	r2, r4
 80057ae:	4631      	mov	r1, r6
 80057b0:	bf28      	it	cs
 80057b2:	463a      	movcs	r2, r7
 80057b4:	f7ff f941 	bl	8004a3a <memcpy>
 80057b8:	4631      	mov	r1, r6
 80057ba:	4640      	mov	r0, r8
 80057bc:	f7ff f94c 	bl	8004a58 <_free_r>
 80057c0:	e7e1      	b.n	8005786 <_realloc_r+0x1e>
 80057c2:	4635      	mov	r5, r6
 80057c4:	e7df      	b.n	8005786 <_realloc_r+0x1e>

080057c6 <_malloc_usable_size_r>:
 80057c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057ca:	1f18      	subs	r0, r3, #4
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	bfbc      	itt	lt
 80057d0:	580b      	ldrlt	r3, [r1, r0]
 80057d2:	18c0      	addlt	r0, r0, r3
 80057d4:	4770      	bx	lr
	...

080057d8 <_init>:
 80057d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057da:	bf00      	nop
 80057dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057de:	bc08      	pop	{r3}
 80057e0:	469e      	mov	lr, r3
 80057e2:	4770      	bx	lr

080057e4 <_fini>:
 80057e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057e6:	bf00      	nop
 80057e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057ea:	bc08      	pop	{r3}
 80057ec:	469e      	mov	lr, r3
 80057ee:	4770      	bx	lr
