# UART Controller IP Core

D·ª± √°n n√†y cung c·∫•p m·ªôt b·ªô ƒëi·ªÅu khi·ªÉn UART (Universal Asynchronous Receiver-Transmitter) ho√†n ch·ªânh ƒë∆∞·ª£c vi·∫øt b·∫±ng Verilog. Thi·∫øt k·∫ø bao g·ªìm b·ªô ƒë·ªám FIFO, logic t·∫°o t·ªëc ƒë·ªô Baud t·ª± ƒë·ªông, v√† kh·∫£ nƒÉng t√≠ch h·ª£p giao ti·∫øp AXI4-Lite.

## üåü T√≠nh NƒÉng Ch√≠nh

* **Full-duplex UART:** Truy·ªÅn v√† nh·∫≠n d·ªØ li·ªáu ƒë·ªìng th·ªùi.
* **C·∫•u h√¨nh linh ho·∫°t:** D·ªÖ d√†ng thay ƒë·ªïi `BAUD_RATE`, `DATA_WIDTH`, v√† t·∫ßn s·ªë xung nh·ªãp h·ªá th·ªëng th√¥ng qua tham s·ªë (parameter).
* **Deep Buffering:** T√≠ch h·ª£p FIFO b·∫•t ƒë·ªìng b·ªô (Asynchronous FIFO) cho c·∫£ ƒë∆∞·ªùng truy·ªÅn (TX) v√† nh·∫≠n (RX) gi√∫p CPU kh√¥ng b·ªã ngh·∫Ωn c·ªï chai.
* **C∆° ch·∫ø an to√†n & L·ªçc nhi·ªÖu:**
    * RX s·ª≠ d·ª•ng b·ªô ƒë·ªìng b·ªô h√≥a 2 t·∫ßng (2-stage synchronizer) ƒë·ªÉ ch·ªëng hi·ªán t∆∞·ª£ng Metastability.
    * Oversampling (l·∫•y m·∫´u d∆∞) 16 l·∫ßn ƒë·ªÉ ƒë·∫£m b·∫£o b·∫Øt d·ªØ li·ªáu ch√≠nh x√°c.
* **Ph√°t hi·ªán l·ªói:** H·ªó tr·ª£ ph√°t hi·ªán l·ªói Frame (Frame Error) v√† l·ªói Timeout.
* **Th·ªëng k√™ (Statistics):** T√≠ch h·ª£p s·∫µn b·ªô ƒë·∫øm s·ªë byte ƒë√£ truy·ªÅn/nh·∫≠n v√† s·ªë l∆∞·ª£ng l·ªói ph√°t sinh.
* **Giao di·ªán AXI4-Lite:** C√≥ s·∫µn module `axi_ctrl.v` ƒë·ªÉ b·ªçc (wrap) core UART, cho ph√©p giao ti·∫øp d·ªÖ d√†ng v·ªõi vi x·ª≠ l√Ω qua bus AXI.

## üìÇ C·∫•u Tr√∫c File

* `uart_top.v`: Module c·∫•p cao nh·∫•t, k·∫øt n·ªëi c√°c th√†nh ph·∫ßn con v√† cung c·∫•p giao di·ªán CPU ƒë∆°n gi·∫£n.
* `UART_TX.v`: M√°y tr·∫°ng th√°i truy·ªÅn d·ªØ li·ªáu (Serializer).
* `UART_RX.v`: M√°y tr·∫°ng th√°i nh·∫≠n d·ªØ li·ªáu (Deserializer) v·ªõi b·ªô l·ªçc nhi·ªÖu.
* `baudrate_gen.v`: B·ªô chia xung nh·ªãp t·∫°o t√≠n hi·ªáu enable cho TX/RX.
* `FIFO.v` (`asyn_fifo`): B·ªô nh·ªõ ƒë·ªám FIFO h·ªó tr·ª£ chuy·ªÉn ƒë·ªïi mi·ªÅn clock (Clock Domain Crossing).
* `axi_ctrl.v`: Giao di·ªán ƒëi·ªÅu khi·ªÉn AXI4-Lite Slave.

## ‚öôÔ∏è Th√¥ng S·ªë K·ªπ Thu·∫≠t (Default Configuration)

Hi·ªán t·∫°i, c√°c c·∫•u h√¨nh giao th·ª©c v·∫≠t l√Ω ƒëang ƒë∆∞·ª£c thi·∫øt l·∫≠p m·∫∑c ƒë·ªãnh trong code (c√≥ th·ªÉ thay ƒë·ªïi trong `UART_TX.v` v√† `UART_RX.v`):
* **Data Bits:** 8 bits.
* **Parity:** Even Parity (Ch·∫µn).
* **Stop Bits:** 2 Stop Bits.

### Parameters (uart_top)

| Tham s·ªë | Gi√° tr·ªã m·∫∑c ƒë·ªãnh | M√¥ t·∫£ |
| :--- | :--- | :--- |
| `DATA_WIDTH` | 8 | ƒê·ªô r·ªông d·ªØ li·ªáu (bits). |
| `INTERNAL_CLOCK` | 125,000,000 | T·∫ßn s·ªë xung nh·ªãp ƒë·∫ßu v√†o (Hz). |
| `BAUD_RATE` | 115,200 | T·ªëc ƒë·ªô Baud mong mu·ªën. |
| `FIFO_DEPTH` | 16 | ƒê·ªô s√¢u c·ªßa b·ªô ƒë·ªám FIFO. |

## üîå Giao Di·ªán T√≠n Hi·ªáu (Ports)

### Clock & Reset
* `clk`: Clock h·ªá th·ªëng.
* `rst_n`: Reset t√≠ch c·ª±c th·∫•p (Active low).

### UART Physical Interface
* `rxd`: T√≠n hi·ªáu nh·∫≠n d·ªØ li·ªáu n·ªëi ti·∫øp.
* `txd`: T√≠n hi·ªáu truy·ªÅn d·ªØ li·ªáu n·ªëi ti·∫øp.

### CPU/User Interface
* **TX Channel:**
    * `cpu_tx_data`: D·ªØ li·ªáu c·∫ßn g·ª≠i.
    * `cpu_tx_valid`: T√≠n hi·ªáu b√°o d·ªØ li·ªáu h·ª£p l·ªá (Write Request).
    * `cpu_tx_ready`: B√°o FIFO TX s·∫µn s√†ng nh·∫≠n (kh√¥ng ƒë·∫ßy).
* **RX Channel:**
    * `cpu_rx_data`: D·ªØ li·ªáu nh·∫≠n ƒë∆∞·ª£c.
    * `cpu_rx_valid`: T√≠n hi·ªáu b√°o c√≥ d·ªØ li·ªáu (FIFO kh√¥ng r·ªóng).
    * `cpu_rx_ready`: T√≠n hi·ªáu b√°o CPU ƒë√£ ƒë·ªçc xong (Read Acknowledge).

### Status & Error
* `tx_busy` / `rx_busy`: Tr·∫°ng th√°i b·∫≠n.
* `tx_fifo_full` / `rx_fifo_empty`: C·ªù tr·∫°ng th√°i FIFO.
* `frame_error`: C·ªù b√°o l·ªói khung truy·ªÅn (Stop bit kh√¥ng ƒë√∫ng).
* `timeout_error`: C·ªù b√°o qu√° th·ªùi gian ch·ªù nh·∫≠n.

## H∆∞·ªõng D·∫´n S·ª≠ D·ª•ng (Instantiation Template)


```verilog
uart_top #(
    .DATA_WIDTH(8),
    .INTERNAL_CLOCK(100000000), // V√≠ d·ª• clock 100MHz
    .BAUD_RATE(9600),           // V√≠ d·ª• baud 9600
    .FIFO_DEPTH(32)
) my_uart_inst (
    .clk(sys_clk),
    .rst_n(sys_rst_n),
    
    // UART Physical
    .rxd(uart_rxd),
    .txd(uart_txd),
    
    // TX Interface
    .cpu_tx_data(tx_data_reg),
    .cpu_tx_valid(tx_valid_reg),
    .cpu_tx_ready(tx_ready_wire),
    
    // RX Interface
    .cpu_rx_data(rx_data_wire),
    .cpu_rx_valid(rx_valid_wire),
    .cpu_rx_ready(rx_ready_reg),
    
    // Status
    .tx_busy(),
    .rx_busy(),
    .tx_fifo_full(),
    .rx_fifo_empty(),
    .frame_error(led_error_frame),
    .timeout_error(led_error_timeout)
);
