FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$TUBIICLKS$I1$BCKPCLK";
2"UN$1$TUBIICLKS$I1$DEFAULTCLK";
3"DATA_RDY\I";
4"LE\I";
5"DATA\I";
6"SR_CLK\I";
7"CLK100_OUTH\I";
8"CLK100_OUTL\I";
9"MISSEDCLOCK\I";
10"CLOCK100\I";
11"FOX200MHZ\I";
12"CLOCK200_OUTH\I";
13"CLOCK200_OUTL\I";
14"TUB_CLK_IN\I";
15"DEFAULT_SELECT\I";
%"TUBII_CLKS"
"1","(1875,825)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"CLOCK200_OUTL"13;
"CLOCK200_OUTH"12;
"TUB_CLK_IN"14;
"BCKP_CLK"
VHDL_MODE"OUT"1;
"DEFAULT_CLK"
VHDL_MODE"OUT"2;
"FOX200MHZ"11;
"DEFAULT_SELECT"
VHDL_MODE"IN"15;
%"TUBII_TIME"
"1","(3300,725)","0","tubii_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"CLOCK100_OUT_TTL"10;
"MISSEDCLOCK"9;
"CLK100_OUTL"
VHDL_MODE"OUT"8;
"CLK100_OUTH"
VHDL_MODE"OUT"7;
"SR_CLK"6;
"DATA"5;
"LE"4;
"DATA_RDY"3;
"DEFAULT_CLK"2;
"BCKP_CLK"1;
END.
