INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/ADT_CSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADT_CSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sources_1/TWICtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TWICtl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader/tempSensorReader.srcs/sim_1/TWICtl_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TWI_testbench'
