
../repos/libbloom/build/libbloom.so.1.6:     file format elf32-littlearm


Disassembly of section .init:

0000055c <.init>:
 55c:	push	{r3, lr}
 560:	bl	5e0 <memset@plt+0x10>
 564:	pop	{r3, pc}

Disassembly of section .plt:

00000568 <calloc@plt-0x14>:
 568:	push	{lr}		; (str lr, [sp, #-4]!)
 56c:	ldr	lr, [pc, #4]	; 578 <calloc@plt-0x4>
 570:	add	lr, pc, lr
 574:	ldr	pc, [lr, #8]!
 578:	andeq	r0, r1, r8, lsl #21

0000057c <calloc@plt>:
 57c:	add	ip, pc, #0, 12
 580:	add	ip, ip, #16, 20	; 0x10000
 584:	ldr	pc, [ip, #2696]!	; 0xa88

00000588 <log@plt>:
 588:	add	ip, pc, #0, 12
 58c:	add	ip, ip, #16, 20	; 0x10000
 590:	ldr	pc, [ip, #2688]!	; 0xa80

00000594 <__cxa_finalize@plt>:
 594:	add	ip, pc, #0, 12
 598:	add	ip, ip, #16, 20	; 0x10000
 59c:	ldr	pc, [ip, #2680]!	; 0xa78

000005a0 <printf@plt>:
 5a0:	add	ip, pc, #0, 12
 5a4:	add	ip, ip, #16, 20	; 0x10000
 5a8:	ldr	pc, [ip, #2672]!	; 0xa70

000005ac <murmurhash2@plt>:
 5ac:	add	ip, pc, #0, 12
 5b0:	add	ip, ip, #16, 20	; 0x10000
 5b4:	ldr	pc, [ip, #2664]!	; 0xa68

000005b8 <free@plt>:
 5b8:	add	ip, pc, #0, 12
 5bc:	add	ip, ip, #16, 20	; 0x10000
 5c0:	ldr	pc, [ip, #2656]!	; 0xa60

000005c4 <__gmon_start__@plt>:
 5c4:	add	ip, pc, #0, 12
 5c8:	add	ip, ip, #16, 20	; 0x10000
 5cc:	ldr	pc, [ip, #2648]!	; 0xa58

000005d0 <memset@plt>:
 5d0:	add	ip, pc, #0, 12
 5d4:	add	ip, ip, #16, 20	; 0x10000
 5d8:	ldr	pc, [ip, #2640]!	; 0xa50

Disassembly of section .text:

000005e0 <bloom_init_size@@Base-0x128>:
 5e0:	ldr	r3, [pc, #20]	; 5fc <memset@plt+0x2c>
 5e4:	ldr	r2, [pc, #20]	; 600 <memset@plt+0x30>
 5e8:	add	r3, pc, r3
 5ec:	ldr	r2, [r3, r2]
 5f0:	cmp	r2, #0
 5f4:	bxeq	lr
 5f8:	b	5c4 <__gmon_start__@plt>
 5fc:	andeq	r0, r1, r0, lsl sl
 600:	andeq	r0, r0, r4, lsr r0
 604:	ldr	r0, [pc, #44]	; 638 <memset@plt+0x68>
 608:	ldr	r3, [pc, #44]	; 63c <memset@plt+0x6c>
 60c:	add	r0, pc, r0
 610:	add	r3, pc, r3
 614:	cmp	r3, r0
 618:	ldr	r3, [pc, #32]	; 640 <memset@plt+0x70>
 61c:	add	r3, pc, r3
 620:	bxeq	lr
 624:	ldr	r2, [pc, #24]	; 644 <memset@plt+0x74>
 628:	ldr	r3, [r3, r2]
 62c:	cmp	r3, #0
 630:	bxeq	lr
 634:	bx	r3
 638:	andeq	r0, r1, ip, lsr #20
 63c:	andeq	r0, r1, r8, lsr #20
 640:	ldrdeq	r0, [r1], -ip
 644:	andeq	r0, r0, r0, lsr r0
 648:	ldr	r0, [pc, #56]	; 688 <memset@plt+0xb8>
 64c:	ldr	r3, [pc, #56]	; 68c <memset@plt+0xbc>
 650:	add	r0, pc, r0
 654:	add	r3, pc, r3
 658:	sub	r1, r3, r0
 65c:	ldr	r3, [pc, #44]	; 690 <memset@plt+0xc0>
 660:	asr	r1, r1, #2
 664:	add	r3, pc, r3
 668:	add	r1, r1, r1, lsr #31
 66c:	asrs	r1, r1, #1
 670:	bxeq	lr
 674:	ldr	r2, [pc, #24]	; 694 <memset@plt+0xc4>
 678:	ldr	r3, [r3, r2]
 67c:	cmp	r3, #0
 680:	bxeq	lr
 684:	bx	r3
 688:	andeq	r0, r1, r8, ror #19
 68c:	andeq	r0, r1, r4, ror #19
 690:	muleq	r1, r4, r9
 694:	andeq	r0, r0, r8, lsr r0
 698:	ldr	r3, [pc, #76]	; 6ec <memset@plt+0x11c>
 69c:	ldr	r2, [pc, #76]	; 6f0 <memset@plt+0x120>
 6a0:	add	r3, pc, r3
 6a4:	add	r2, pc, r2
 6a8:	ldrb	r3, [r3]
 6ac:	cmp	r3, #0
 6b0:	bxne	lr
 6b4:	ldr	r3, [pc, #56]	; 6f4 <memset@plt+0x124>
 6b8:	push	{r4, lr}
 6bc:	ldr	r3, [r2, r3]
 6c0:	cmp	r3, #0
 6c4:	beq	6d4 <memset@plt+0x104>
 6c8:	ldr	r3, [pc, #40]	; 6f8 <memset@plt+0x128>
 6cc:	ldr	r0, [pc, r3]
 6d0:	bl	594 <__cxa_finalize@plt>
 6d4:	bl	604 <memset@plt+0x34>
 6d8:	ldr	r3, [pc, #28]	; 6fc <memset@plt+0x12c>
 6dc:	mov	r2, #1
 6e0:	add	r3, pc, r3
 6e4:	strb	r2, [r3]
 6e8:	pop	{r4, pc}
 6ec:	muleq	r1, r8, r9
 6f0:	andeq	r0, r1, r4, asr r9
 6f4:	andeq	r0, r0, ip, lsr #32
 6f8:	andeq	r0, r1, r8, ror #18
 6fc:	andeq	r0, r1, r8, asr r9
 700:	b	648 <memset@plt+0x78>
 704:	andeq	r0, r0, r0

00000708 <bloom_init_size@@Base>:
 708:	push	{r4, r5, r6, sl, fp, lr}
 70c:	add	fp, sp, #16
 710:	mov	r4, r0
 714:	mov	r0, #0
 718:	mov	r5, #1
 71c:	cmp	r1, #1000	; 0x3e8
 720:	str	r0, [r4, #44]	; 0x2c
 724:	blt	7bc <bloom_init_size@@Base+0xb4>
 728:	vcmp.f64	d0, #0.0
 72c:	vmrs	APSR_nzcv, fpscr
 730:	beq	7bc <bloom_init_size@@Base+0xb4>
 734:	vstr	d0, [r4, #8]
 738:	mov	r6, r1
 73c:	str	r1, [r4]
 740:	bl	588 <log@plt>
 744:	vldr	d16, [pc, #124]	; 7c8 <bloom_init_size@@Base+0xc0>
 748:	vldr	d17, [pc, #128]	; 7d0 <bloom_init_size@@Base+0xc8>
 74c:	vmov	s2, r6
 750:	mov	r5, #1
 754:	vcvt.f64.s32	d18, s2
 758:	vdiv.f64	d16, d0, d16
 75c:	vmul.f64	d17, d16, d17
 760:	vnmul.f64	d18, d16, d18
 764:	vneg.f64	d16, d16
 768:	vrintp.f64	d17, d17
 76c:	vcvt.s32.f64	s0, d18
 770:	vcvt.s32.f64	s2, d17
 774:	vcvt.s32.f64	s4, d18
 778:	vstr	d16, [r4, #32]
 77c:	vstr	s0, [r4, #16]
 780:	vmov	r1, s4
 784:	vstr	s2, [r4, #24]
 788:	asr	r0, r1, #31
 78c:	tst	r1, #7
 790:	add	r2, r1, r0, lsr #29
 794:	mov	r1, #1
 798:	asr	r0, r2, #3
 79c:	addne	r0, r5, r2, asr #3
 7a0:	str	r0, [r4, #20]
 7a4:	bl	57c <calloc@plt>
 7a8:	cmp	r0, #0
 7ac:	str	r0, [r4, #40]	; 0x28
 7b0:	movne	r0, #1
 7b4:	movne	r5, #0
 7b8:	strne	r0, [r4, #44]	; 0x2c
 7bc:	mov	r0, r5
 7c0:	pop	{r4, r5, r6, sl, fp, pc}
 7c4:	nop	{0}
 7c8:			; <UNDEFINED> instruction: 0xff82c587
 7cc:	svccc	0x00debfbd
 7d0:			; <UNDEFINED> instruction: 0xfefa39ec
 7d4:	svclt	0x00e62e42

000007d8 <bloom_init@@Base>:
 7d8:	push	{r4, r5, r6, sl, fp, lr}
 7dc:	add	fp, sp, #16
 7e0:	mov	r4, r0
 7e4:	mov	r0, #0
 7e8:	mov	r5, #1
 7ec:	cmp	r1, #1000	; 0x3e8
 7f0:	str	r0, [r4, #44]	; 0x2c
 7f4:	blt	88c <bloom_init@@Base+0xb4>
 7f8:	vcmp.f64	d0, #0.0
 7fc:	vmrs	APSR_nzcv, fpscr
 800:	beq	88c <bloom_init@@Base+0xb4>
 804:	vstr	d0, [r4, #8]
 808:	mov	r6, r1
 80c:	str	r1, [r4]
 810:	bl	588 <log@plt>
 814:	vldr	d16, [pc, #124]	; 898 <bloom_init@@Base+0xc0>
 818:	vldr	d17, [pc, #128]	; 8a0 <bloom_init@@Base+0xc8>
 81c:	vmov	s2, r6
 820:	mov	r5, #1
 824:	vcvt.f64.s32	d18, s2
 828:	vdiv.f64	d16, d0, d16
 82c:	vmul.f64	d17, d16, d17
 830:	vnmul.f64	d18, d16, d18
 834:	vneg.f64	d16, d16
 838:	vrintp.f64	d17, d17
 83c:	vcvt.s32.f64	s0, d18
 840:	vcvt.s32.f64	s2, d17
 844:	vcvt.s32.f64	s4, d18
 848:	vstr	d16, [r4, #32]
 84c:	vstr	s0, [r4, #16]
 850:	vmov	r1, s4
 854:	vstr	s2, [r4, #24]
 858:	asr	r0, r1, #31
 85c:	tst	r1, #7
 860:	add	r2, r1, r0, lsr #29
 864:	mov	r1, #1
 868:	asr	r0, r2, #3
 86c:	addne	r0, r5, r2, asr #3
 870:	str	r0, [r4, #20]
 874:	bl	57c <calloc@plt>
 878:	cmp	r0, #0
 87c:	str	r0, [r4, #40]	; 0x28
 880:	movne	r0, #1
 884:	movne	r5, #0
 888:	strne	r0, [r4, #44]	; 0x2c
 88c:	mov	r0, r5
 890:	pop	{r4, r5, r6, sl, fp, pc}
 894:	nop	{0}
 898:			; <UNDEFINED> instruction: 0xff82c587
 89c:	svccc	0x00debfbd
 8a0:			; <UNDEFINED> instruction: 0xfefa39ec
 8a4:	svclt	0x00e62e42

000008a8 <bloom_check@@Base>:
 8a8:	push	{r4, r5, r6, r7, fp, lr}
 8ac:	add	fp, sp, #16
 8b0:	mov	r5, r0
 8b4:	ldr	r0, [r0, #44]	; 0x2c
 8b8:	cmp	r0, #0
 8bc:	beq	940 <bloom_check@@Base+0x98>
 8c0:	mov	r6, r2
 8c4:	movw	r2, #45708	; 0xb28c
 8c8:	mov	r7, r1
 8cc:	mov	r0, r1
 8d0:	movt	r2, #38727	; 0x9747
 8d4:	mov	r1, r6
 8d8:	bl	5ac <murmurhash2@plt>
 8dc:	mov	r4, r0
 8e0:	mov	r0, r7
 8e4:	mov	r1, r6
 8e8:	mov	r2, r4
 8ec:	bl	5ac <murmurhash2@plt>
 8f0:	ldr	r2, [r5, #24]
 8f4:	cmp	r2, #0
 8f8:	beq	958 <bloom_check@@Base+0xb0>
 8fc:	ldr	r3, [r5, #16]
 900:	ldr	r6, [r5, #40]	; 0x28
 904:	mov	lr, r0
 908:	mov	r0, #0
 90c:	mov	ip, #1
 910:	mov	r7, #0
 914:	udiv	r5, r4, r3
 918:	mls	r5, r5, r3, r4
 91c:	ldrb	r1, [r6, r5, lsr #3]
 920:	and	r5, r5, #7
 924:	tst	r1, ip, lsl r5
 928:	popeq	{r4, r5, r6, r7, fp, pc}
 92c:	add	r7, r7, #1
 930:	add	r4, r4, lr
 934:	cmp	r7, r2
 938:	bcc	914 <bloom_check@@Base+0x6c>
 93c:	b	95c <bloom_check@@Base+0xb4>
 940:	ldr	r0, [pc, #36]	; 96c <bloom_check@@Base+0xc4>
 944:	mov	r1, r5
 948:	add	r0, pc, r0
 94c:	bl	5a0 <printf@plt>
 950:	mvn	r0, #0
 954:	pop	{r4, r5, r6, r7, fp, pc}
 958:	mov	r7, #0
 95c:	sub	r0, r7, r2
 960:	clz	r0, r0
 964:	lsr	r0, r0, #5
 968:	pop	{r4, r5, r6, r7, fp, pc}
 96c:	andeq	r0, r0, r9, asr r3

00000970 <bloom_add@@Base>:
 970:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
 974:	add	fp, sp, #24
 978:	mov	r4, r0
 97c:	ldr	r0, [r0, #44]	; 0x2c
 980:	cmp	r0, #0
 984:	beq	a20 <bloom_add@@Base+0xb0>
 988:	mov	r6, r2
 98c:	movw	r2, #45708	; 0xb28c
 990:	mov	r7, r1
 994:	mov	r0, r1
 998:	movt	r2, #38727	; 0x9747
 99c:	mov	r1, r6
 9a0:	bl	5ac <murmurhash2@plt>
 9a4:	mov	r5, r0
 9a8:	mov	r0, r7
 9ac:	mov	r1, r6
 9b0:	mov	r2, r5
 9b4:	bl	5ac <murmurhash2@plt>
 9b8:	ldr	r8, [r4, #24]
 9bc:	cmp	r8, #0
 9c0:	beq	a38 <bloom_add@@Base+0xc8>
 9c4:	mov	r3, #0
 9c8:	mov	ip, #1
 9cc:	mov	lr, #0
 9d0:	ldr	r1, [r4, #16]
 9d4:	ldr	r6, [r4, #40]	; 0x28
 9d8:	udiv	r2, r5, r1
 9dc:	mls	r7, r2, r1, r5
 9e0:	ldrb	r2, [r6, r7, lsr #3]
 9e4:	and	r1, r7, #7
 9e8:	tst	r2, ip, lsl r1
 9ec:	beq	9f8 <bloom_add@@Base+0x88>
 9f0:	add	lr, lr, #1
 9f4:	b	a0c <bloom_add@@Base+0x9c>
 9f8:	lsl	r1, ip, r1
 9fc:	lsr	r7, r7, #3
 a00:	orr	r1, r2, r1
 a04:	strb	r1, [r6, r7]
 a08:	ldr	r8, [r4, #24]
 a0c:	add	r3, r3, #1
 a10:	add	r5, r5, r0
 a14:	cmp	r3, r8
 a18:	bcc	9d0 <bloom_add@@Base+0x60>
 a1c:	b	a40 <bloom_add@@Base+0xd0>
 a20:	ldr	r0, [pc, #40]	; a50 <bloom_add@@Base+0xe0>
 a24:	mov	r1, r4
 a28:	add	r0, pc, r0
 a2c:	bl	5a0 <printf@plt>
 a30:	mvn	r0, #0
 a34:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
 a38:	mov	lr, #0
 a3c:	mov	r8, #0
 a40:	sub	r0, lr, r8
 a44:	clz	r0, r0
 a48:	lsr	r0, r0, #5
 a4c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
 a50:	andeq	r0, r0, r9, ror r2

00000a54 <bloom_print@@Base>:
 a54:	push	{r4, sl, fp, lr}
 a58:	add	fp, sp, #8
 a5c:	mov	r4, r0
 a60:	ldr	r0, [pc, #116]	; adc <bloom_print@@Base+0x88>
 a64:	mov	r1, r4
 a68:	add	r0, pc, r0
 a6c:	bl	5a0 <printf@plt>
 a70:	ldr	r1, [r4]
 a74:	ldr	r0, [pc, #100]	; ae0 <bloom_print@@Base+0x8c>
 a78:	add	r0, pc, r0
 a7c:	bl	5a0 <printf@plt>
 a80:	vldr	d16, [r4, #8]
 a84:	ldr	r0, [pc, #88]	; ae4 <bloom_print@@Base+0x90>
 a88:	vmov	r2, r3, d16
 a8c:	add	r0, pc, r0
 a90:	bl	5a0 <printf@plt>
 a94:	ldr	r1, [r4, #16]
 a98:	ldr	r0, [pc, #72]	; ae8 <bloom_print@@Base+0x94>
 a9c:	add	r0, pc, r0
 aa0:	bl	5a0 <printf@plt>
 aa4:	vldr	d16, [r4, #32]
 aa8:	ldr	r0, [pc, #60]	; aec <bloom_print@@Base+0x98>
 aac:	vmov	r2, r3, d16
 ab0:	add	r0, pc, r0
 ab4:	bl	5a0 <printf@plt>
 ab8:	ldr	r1, [r4, #20]
 abc:	ldr	r0, [pc, #44]	; af0 <bloom_print@@Base+0x9c>
 ac0:	add	r0, pc, r0
 ac4:	bl	5a0 <printf@plt>
 ac8:	ldr	r1, [r4, #24]
 acc:	ldr	r0, [pc, #32]	; af4 <bloom_print@@Base+0xa0>
 ad0:	add	r0, pc, r0
 ad4:	pop	{r4, sl, fp, lr}
 ad8:	b	5a0 <printf@plt>
 adc:			; <UNDEFINED> instruction: 0x000001bc
 ae0:			; <UNDEFINED> instruction: 0x000001b9
 ae4:			; <UNDEFINED> instruction: 0x000001b6
 ae8:			; <UNDEFINED> instruction: 0x000001b5
 aec:	andeq	r0, r0, pc, lsr #3
 af0:			; <UNDEFINED> instruction: 0x000001b6
 af4:			; <UNDEFINED> instruction: 0x000001b5

00000af8 <bloom_free@@Base>:
 af8:	push	{r4, sl, fp, lr}
 afc:	add	fp, sp, #8
 b00:	mov	r4, r0
 b04:	ldr	r0, [r0, #44]	; 0x2c
 b08:	cmp	r0, #0
 b0c:	beq	b18 <bloom_free@@Base+0x20>
 b10:	ldr	r0, [r4, #40]	; 0x28
 b14:	bl	5b8 <free@plt>
 b18:	mov	r0, #0
 b1c:	str	r0, [r4, #44]	; 0x2c
 b20:	pop	{r4, sl, fp, pc}

00000b24 <bloom_reset@@Base>:
 b24:	push	{r4, sl, fp, lr}
 b28:	add	fp, sp, #8
 b2c:	ldr	r1, [r0, #44]	; 0x2c
 b30:	cmp	r1, #0
 b34:	moveq	r4, #1
 b38:	moveq	r0, r4
 b3c:	popeq	{r4, sl, fp, pc}
 b40:	ldr	r2, [r0, #20]
 b44:	ldr	r0, [r0, #40]	; 0x28
 b48:	mov	r1, #0
 b4c:	mov	r4, #0
 b50:	bl	5d0 <memset@plt>
 b54:	mov	r0, r4
 b58:	pop	{r4, sl, fp, pc}

00000b5c <bloom_version@@Base>:
 b5c:	ldr	r0, [pc, #4]	; b68 <bloom_version@@Base+0xc>
 b60:	add	r0, pc, r0
 b64:	bx	lr
 b68:	andeq	r0, r0, sp, lsr r1

00000b6c <murmurhash2@@Base>:
 b6c:	eor	r3, r2, r1
 b70:	movw	r2, #59797	; 0xe995
 b74:	cmp	r1, #4
 b78:	movt	r2, #23505	; 0x5bd1
 b7c:	blt	be0 <murmurhash2@@Base+0x74>
 b80:	push	{r4, r5, r6, sl, fp, lr}
 b84:	add	fp, sp, #16
 b88:	mvn	r5, r1
 b8c:	add	r4, r1, #4
 b90:	cmn	r5, #8
 b94:	mvnle	r5, #7
 b98:	add	r5, r5, r1
 b9c:	sub	r1, r1, #4
 ba0:	add	r5, r5, #4
 ba4:	bic	ip, r5, #3
 ba8:	mov	r5, r0
 bac:	add	lr, ip, #4
 bb0:	ldr	r6, [r5], #4
 bb4:	sub	r4, r4, #4
 bb8:	mul	r3, r3, r2
 bbc:	cmp	r4, #7
 bc0:	mul	r6, r6, r2
 bc4:	eor	r6, r6, r6, lsr #24
 bc8:	mul	r6, r6, r2
 bcc:	eor	r3, r6, r3
 bd0:	bgt	bb0 <murmurhash2@@Base+0x44>
 bd4:	sub	r1, r1, ip
 bd8:	add	r0, r0, lr
 bdc:	pop	{r4, r5, r6, sl, fp, lr}
 be0:	cmp	r1, #1
 be4:	beq	c08 <murmurhash2@@Base+0x9c>
 be8:	cmp	r1, #2
 bec:	beq	c00 <murmurhash2@@Base+0x94>
 bf0:	cmp	r1, #3
 bf4:	bne	c14 <murmurhash2@@Base+0xa8>
 bf8:	ldrb	r1, [r0, #2]
 bfc:	eor	r3, r3, r1, lsl #16
 c00:	ldrb	r1, [r0, #1]
 c04:	eor	r3, r3, r1, lsl #8
 c08:	ldrb	r0, [r0]
 c0c:	eor	r0, r3, r0
 c10:	mul	r3, r0, r2
 c14:	eor	r0, r3, r3, lsr #13
 c18:	mul	r0, r0, r2
 c1c:	eor	r0, r0, r0, lsr #15
 c20:	bx	lr

Disassembly of section .fini:

00000c24 <.fini>:
 c24:	push	{r3, lr}
 c28:	pop	{r3, pc}
