<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info="dashboard1=hw_ila_1[xc7z010_1/hw_ila_1/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_1/Status=ILA_STATUS_1;xc7z010_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z010_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z010_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;],dashboard2=hw_ila_2[xc7z010_1/hw_ila_2/Capture Setup=ILA_CAPTURE_1;xc7z010_1/hw_ila_2/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_2/Trigger Setup=ILA_TRIGGER_1;xc7z010_1/hw_ila_2/Status=ILA_STATUS_1;xc7z010_1/hw_ila_2/Waveform=ILA_WAVE_1;],dashboard3=hw_ila_3[xc7z010_1/hw_ila_3/Trigger Setup=ILA_TRIGGER_1;xc7z010_1/hw_ila_3/Waveform=ILA_WAVE_1;xc7z010_1/hw_ila_3/Status=ILA_STATUS_1;xc7z010_1/hw_ila_3/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_3/Capture Setup=ILA_CAPTURE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_4_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_4_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_4_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_4_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_4_i/ila_1" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_4_i/ila_2" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_4_i/system_ctrl_0_out_data_vld_ch0" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[15]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[14]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[13]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[12]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[11]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[10]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[9]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[8]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[7]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[6]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[5]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[4]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[3]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[2]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[1]"/>
        <net name="design_4_i/axi_gpio_0_gpio_io_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/ch_01_P[31]"/>
        <net name="design_4_i/ch_01_P[30]"/>
        <net name="design_4_i/ch_01_P[29]"/>
        <net name="design_4_i/ch_01_P[28]"/>
        <net name="design_4_i/ch_01_P[27]"/>
        <net name="design_4_i/ch_01_P[26]"/>
        <net name="design_4_i/ch_01_P[25]"/>
        <net name="design_4_i/ch_01_P[24]"/>
        <net name="design_4_i/ch_01_P[23]"/>
        <net name="design_4_i/ch_01_P[22]"/>
        <net name="design_4_i/ch_01_P[21]"/>
        <net name="design_4_i/ch_01_P[20]"/>
        <net name="design_4_i/ch_01_P[19]"/>
        <net name="design_4_i/ch_01_P[18]"/>
        <net name="design_4_i/ch_01_P[17]"/>
        <net name="design_4_i/ch_01_P[16]"/>
        <net name="design_4_i/ch_01_P[15]"/>
        <net name="design_4_i/ch_01_P[14]"/>
        <net name="design_4_i/ch_01_P[13]"/>
        <net name="design_4_i/ch_01_P[12]"/>
        <net name="design_4_i/ch_01_P[11]"/>
        <net name="design_4_i/ch_01_P[10]"/>
        <net name="design_4_i/ch_01_P[9]"/>
        <net name="design_4_i/ch_01_P[8]"/>
        <net name="design_4_i/ch_01_P[7]"/>
        <net name="design_4_i/ch_01_P[6]"/>
        <net name="design_4_i/ch_01_P[5]"/>
        <net name="design_4_i/ch_01_P[4]"/>
        <net name="design_4_i/ch_01_P[3]"/>
        <net name="design_4_i/ch_01_P[2]"/>
        <net name="design_4_i/ch_01_P[1]"/>
        <net name="design_4_i/ch_01_P[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/ch_01_cordic_out[15]"/>
        <net name="design_4_i/ch_01_cordic_out[14]"/>
        <net name="design_4_i/ch_01_cordic_out[13]"/>
        <net name="design_4_i/ch_01_cordic_out[12]"/>
        <net name="design_4_i/ch_01_cordic_out[11]"/>
        <net name="design_4_i/ch_01_cordic_out[10]"/>
        <net name="design_4_i/ch_01_cordic_out[9]"/>
        <net name="design_4_i/ch_01_cordic_out[8]"/>
        <net name="design_4_i/ch_01_cordic_out[7]"/>
        <net name="design_4_i/ch_01_cordic_out[6]"/>
        <net name="design_4_i/ch_01_cordic_out[5]"/>
        <net name="design_4_i/ch_01_cordic_out[4]"/>
        <net name="design_4_i/ch_01_cordic_out[3]"/>
        <net name="design_4_i/ch_01_cordic_out[2]"/>
        <net name="design_4_i/ch_01_cordic_out[1]"/>
        <net name="design_4_i/ch_01_cordic_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/ch_01_data_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq11&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq11&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[10:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq11&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[10]"/>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[9]"/>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[8]"/>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[7]"/>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[6]"/>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[5]"/>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[4]"/>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[3]"/>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[2]"/>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[1]"/>
        <net name="design_4_i/system_ctrl_0_data_count_ch0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[31]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[30]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[29]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[28]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[27]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[26]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[25]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[24]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[23]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[22]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[21]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[20]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[19]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[18]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[17]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[16]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[15]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[14]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[13]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[12]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[11]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[10]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[9]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[8]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[7]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[6]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[5]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[4]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[3]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[2]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[1]"/>
        <net name="design_4_i/system_ctrl_0_out_data_ch0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/system_ctrl_0_out_data_vld_ch0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/system_ctrl_0_out_data_vld_ch0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/system_ctrl_0_state_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/xlslice_0_Dout[15]"/>
        <net name="design_4_i/xlslice_0_Dout[14]"/>
        <net name="design_4_i/xlslice_0_Dout[13]"/>
        <net name="design_4_i/xlslice_0_Dout[12]"/>
        <net name="design_4_i/xlslice_0_Dout[11]"/>
        <net name="design_4_i/xlslice_0_Dout[10]"/>
        <net name="design_4_i/xlslice_0_Dout[9]"/>
        <net name="design_4_i/xlslice_0_Dout[8]"/>
        <net name="design_4_i/xlslice_0_Dout[7]"/>
        <net name="design_4_i/xlslice_0_Dout[6]"/>
        <net name="design_4_i/xlslice_0_Dout[5]"/>
        <net name="design_4_i/xlslice_0_Dout[4]"/>
        <net name="design_4_i/xlslice_0_Dout[3]"/>
        <net name="design_4_i/xlslice_0_Dout[2]"/>
        <net name="design_4_i/xlslice_0_Dout[1]"/>
        <net name="design_4_i/xlslice_0_Dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="design_4_i/xlslice_1_Dout1[15]"/>
        <net name="design_4_i/xlslice_1_Dout1[14]"/>
        <net name="design_4_i/xlslice_1_Dout1[13]"/>
        <net name="design_4_i/xlslice_1_Dout1[12]"/>
        <net name="design_4_i/xlslice_1_Dout1[11]"/>
        <net name="design_4_i/xlslice_1_Dout1[10]"/>
        <net name="design_4_i/xlslice_1_Dout1[9]"/>
        <net name="design_4_i/xlslice_1_Dout1[8]"/>
        <net name="design_4_i/xlslice_1_Dout1[7]"/>
        <net name="design_4_i/xlslice_1_Dout1[6]"/>
        <net name="design_4_i/xlslice_1_Dout1[5]"/>
        <net name="design_4_i/xlslice_1_Dout1[4]"/>
        <net name="design_4_i/xlslice_1_Dout1[3]"/>
        <net name="design_4_i/xlslice_1_Dout1[2]"/>
        <net name="design_4_i/xlslice_1_Dout1[1]"/>
        <net name="design_4_i/xlslice_1_Dout1[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
