{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569129476880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569129476890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 01:17:56 2019 " "Processing started: Sun Sep 22 01:17:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569129476890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129476890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129476890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569129477629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569129477629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_p5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_p5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_board5-struct " "Found design unit 1: lab1_board5-struct" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129491954 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_board5 " "Found entity 1: lab1_board5" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129491954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129491954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5_comp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p5_comp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p5_comp3-select_which_fib " "Found design unit 1: p5_comp3-select_which_fib" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129491982 ""} { "Info" "ISGN_ENTITY_NAME" "1 p5_comp3 " "Found entity 1: p5_comp3" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129491982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129491982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5_comp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p5_comp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p5_comp2-display_seg " "Found design unit 1: p5_comp2-display_seg" {  } { { "p5_comp2.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492013 ""} { "Info" "ISGN_ENTITY_NAME" "1 p5_comp2 " "Found entity 1: p5_comp2" {  } { { "p5_comp2.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p5_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p5_comp1-bit_increaser " "Found design unit 1: p5_comp1-bit_increaser" {  } { { "p5_comp.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492040 ""} { "Info" "ISGN_ENTITY_NAME" "1 p5_comp1 " "Found entity 1: p5_comp1" {  } { { "p5_comp.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-struct " "Found design unit 1: part5-struct" {  } { { "p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492065 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_p4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_p4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_board4-struct " "Found design unit 1: lab1_board4-struct" {  } { { "board_p4.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492087 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_board4 " "Found entity 1: lab1_board4" {  } { { "board_p4.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-LogicFunc4 " "Found design unit 1: part4-LogicFunc4" {  } { { "part4.vhd" "" { Text "/users/zicew/ece327/new/lab1/part4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492104 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "/users/zicew/ece327/new/lab1/part4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_p3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_board3-struct " "Found design unit 1: lab1_board3-struct" {  } { { "board_p3.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492122 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_board3 " "Found entity 1: lab1_board3" {  } { { "board_p3.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_p2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_board2-struct " "Found design unit 1: lab1_board2-struct" {  } { { "board_p2.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492147 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_board2 " "Found entity 1: lab1_board2" {  } { { "board_p2.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-LogicFunc3 " "Found design unit 1: part3-LogicFunc3" {  } { { "p3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492163 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "p3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-LogicFunc2 " "Found design unit 1: part2-LogicFunc2" {  } { { "p2.vhd" "" { Text "/users/zicew/ece327/new/lab1/p2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492176 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "p2.vhd" "" { Text "/users/zicew/ece327/new/lab1/p2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-LogicFunc " "Found design unit 1: part1-LogicFunc" {  } { { "p1.vhd" "" { Text "/users/zicew/ece327/new/lab1/p1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492186 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "p1.vhd" "" { Text "/users/zicew/ece327/new/lab1/p1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569129492186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129492186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_board5 " "Elaborating entity \"lab1_board5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569129493069 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9\] board_p5.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[9\]\" at board_p5.vhd(9)" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129493110 "|lab1_board5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..0\] board_p5.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[7..0\]\" at board_p5.vhd(9)" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129493110 "|lab1_board5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part5 part5:dut " "Elaborating entity \"part5\" for hierarchy \"part5:dut\"" {  } { { "board_p5.vhd" "dut" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569129493113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 part5:dut\|part2:find_valid " "Elaborating entity \"part2\" for hierarchy \"part5:dut\|part2:find_valid\"" {  } { { "p5.vhd" "find_valid" { Text "/users/zicew/ece327/new/lab1/p5.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569129493116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part3 part5:dut\|part3:find_next " "Elaborating entity \"part3\" for hierarchy \"part5:dut\|part3:find_next\"" {  } { { "p5.vhd" "find_next" { Text "/users/zicew/ece327/new/lab1/p5.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569129493120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p5_comp1 part5:dut\|p5_comp1:increase_bit " "Elaborating entity \"p5_comp1\" for hierarchy \"part5:dut\|p5_comp1:increase_bit\"" {  } { { "p5.vhd" "increase_bit" { Text "/users/zicew/ece327/new/lab1/p5.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569129493123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p5_comp3 part5:dut\|p5_comp3:select_fib " "Elaborating entity \"p5_comp3\" for hierarchy \"part5:dut\|p5_comp3:select_fib\"" {  } { { "p5.vhd" "select_fib" { Text "/users/zicew/ece327/new/lab1/p5.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569129493126 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "what_fib_out\[0\] p5_comp3.vhd(16) " "Inferred latch for \"what_fib_out\[0\]\" at p5_comp3.vhd(16)" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129493128 "|part5|p5_comp3:select_fib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "what_fib_out\[1\] p5_comp3.vhd(16) " "Inferred latch for \"what_fib_out\[1\]\" at p5_comp3.vhd(16)" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129493128 "|part5|p5_comp3:select_fib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "what_fib_out\[2\] p5_comp3.vhd(16) " "Inferred latch for \"what_fib_out\[2\]\" at p5_comp3.vhd(16)" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129493128 "|part5|p5_comp3:select_fib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "what_fib_out\[3\] p5_comp3.vhd(16) " "Inferred latch for \"what_fib_out\[3\]\" at p5_comp3.vhd(16)" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129493128 "|part5|p5_comp3:select_fib"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "what_fib_out\[4\] p5_comp3.vhd(16) " "Inferred latch for \"what_fib_out\[4\]\" at p5_comp3.vhd(16)" {  } { { "p5_comp3.vhd" "" { Text "/users/zicew/ece327/new/lab1/p5_comp3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129493128 "|part5|p5_comp3:select_fib"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p5_comp2 part5:dut\|p5_comp2:segment_out " "Elaborating entity \"p5_comp2\" for hierarchy \"part5:dut\|p5_comp2:segment_out\"" {  } { { "p5.vhd" "segment_out" { Text "/users/zicew/ece327/new/lab1/p5.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569129493130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569129493685 "|lab1_board5|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569129493685 "|lab1_board5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569129493685 "|lab1_board5|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569129493685 "|lab1_board5|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569129493685 "|lab1_board5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569129493685 "|lab1_board5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569129493685 "|lab1_board5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569129493685 "|lab1_board5|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569129493685 "|lab1_board5|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569129493685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569129493754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569129494248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569129494248 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569129494401 "|lab1_board5|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569129494401 "|lab1_board5|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569129494401 "|lab1_board5|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569129494401 "|lab1_board5|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "board_p5.vhd" "" { Text "/users/zicew/ece327/new/lab1/board_p5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569129494401 "|lab1_board5|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1569129494401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569129494401 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569129494401 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569129494401 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569129494401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1328 " "Peak virtual memory: 1328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569129494448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 22 01:18:14 2019 " "Processing ended: Sun Sep 22 01:18:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569129494448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569129494448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569129494448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569129494448 ""}
