INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:54:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 buffer24/fifo/Memory_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            buffer20/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.687ns (18.782%)  route 7.295ns (81.218%))
  Logic Levels:           22  (CARRY4=7 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=966, unset)          0.508     0.508    buffer24/fifo/clk
                         FDRE                                         r  buffer24/fifo/Memory_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/fifo/Memory_reg[0][2]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer24/fifo/Memory_reg[0]_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 r  buffer24/fifo/minusOp_carry_i_99/O
                         net (fo=2, unplaced)         0.388     1.657    cmpi1/buffer24_outs[2]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.700 r  cmpi1/minusOp_carry_i_71/O
                         net (fo=1, unplaced)         0.459     2.159    cmpi1/minusOp_carry_i_71_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.404 r  cmpi1/minusOp_carry_i_43/CO[3]
                         net (fo=1, unplaced)         0.007     2.411    cmpi1/minusOp_carry_i_43_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.461 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     2.461    cmpi1/minusOp_carry_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.511 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.511    cmpi1/minusOp_carry_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.561 f  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=50, unplaced)        0.670     3.231    control_merge0/tehb/control/Memory_reg[0][0][0]
                         LUT6 (Prop_lut6_I2_O)        0.043     3.274 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=8, unplaced)         0.415     3.689    buffer3/fifo/control_merge0_index
                         LUT5 (Prop_lut5_I1_O)        0.043     3.732 r  buffer3/fifo/fullReg_i_2__0/O
                         net (fo=49, unplaced)        0.326     4.058    buffer12/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     4.101 r  buffer12/control/dataReg[10]_i_1/O
                         net (fo=2, unplaced)         0.255     4.356    buffer4/control/D[3]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.399 r  buffer4/control/outs[10]_i_2/O
                         net (fo=5, unplaced)         0.405     4.804    cmpi0/buffer4_outs[10]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.847 r  cmpi0/i__i_62/O
                         net (fo=1, unplaced)         0.459     5.306    cmpi0/i__i_62_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.551 r  cmpi0/i__i_38/CO[3]
                         net (fo=1, unplaced)         0.000     5.551    cmpi0/i__i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.601 r  cmpi0/i__i_21/CO[3]
                         net (fo=1, unplaced)         0.000     5.601    cmpi0/i__i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.651 f  cmpi0/i__i_11/CO[3]
                         net (fo=20, unplaced)        0.648     6.299    buffer10/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     6.342 f  buffer10/fifo/ctrlEnd_ready_i_2/O
                         net (fo=9, unplaced)         0.285     6.627    buffer10/fifo/Empty_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     6.670 r  buffer10/fifo/transmitValue_i_3__16/O
                         net (fo=14, unplaced)        0.295     6.965    control_merge2/tehb/control/Memory_reg[0][0]_2
                         LUT5 (Prop_lut5_I2_O)        0.043     7.008 r  control_merge2/tehb/control/i___6_i_5/O
                         net (fo=22, unplaced)        0.439     7.447    control_merge2/tehb/control/fullReg_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     7.490 f  control_merge2/tehb/control/Memory[0][6]_i_3/O
                         net (fo=10, unplaced)        0.265     7.755    control_merge2/tehb/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     7.798 r  control_merge2/tehb/control/fullReg_i_8/O
                         net (fo=1, unplaced)         0.705     8.503    fork12/control/generateBlocks[6].regblock/fullReg_i_3__4[2]
                         LUT6 (Prop_lut6_I1_O)        0.043     8.546 r  fork12/control/generateBlocks[6].regblock/fullReg_i_5/O
                         net (fo=3, unplaced)         0.262     8.808    buffer8/control/anyBlockStop
                         LUT4 (Prop_lut4_I3_O)        0.043     8.851 f  buffer8/control/fullReg_i_3__4/O
                         net (fo=7, unplaced)         0.279     9.130    buffer17/control/transmitValue_reg
                         LUT6 (Prop_lut6_I2_O)        0.043     9.173 r  buffer17/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     9.490    buffer20/E[0]
                         FDRE                                         r  buffer20/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=966, unset)          0.483    13.683    buffer20/clk
                         FDRE                                         r  buffer20/dataReg_reg[0]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.455    buffer20/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  3.965    




