Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab4dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_lab4dpath_time_impl.sdf", for root module "tb_lab4dpath/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_lab4dpath_time_impl.sdf", for root module "tb_lab4dpath/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mmhard
Compiling module xil_defaultlib.mmhard_HD3
Compiling module xil_defaultlib.mmhard_HD7
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6(INIT=64'b010111111010001110...
Compiling module xil_defaultlib.lab4dpath
Compiling module xil_defaultlib.tb_lab4dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab4dpath_time_impl
