// Seed: 843392297
module module_0;
  logic [7:0] id_1, id_2;
  reg id_3;
  always id_3 <= id_1[1];
  always id_2 = !1;
  wire id_4, id_5, id_6;
  wire id_7;
  initial $display(1, id_3);
  wire id_8, id_9;
  wire id_10;
  assign id_10 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  module_0();
endmodule
