/*
 * (C) Copyright 2015
 * John Jacques, Intel, john.jacques@intel.com
 *
 * Driver for the customized ARM pl022 controller with DMA in
 * Axxia devices.
 *
 * Based on pl022_spi.c, the driver by Armando Visconti,
 * ST Microelectonics, armando.visconti@st.com.	 Which in turn was
 * based on on atmel_spi.c by Atmel Corporation.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#include <common.h>
#include <malloc.h>
#include <spi.h>
#include <asm/io.h>

#ifdef CONFIG_SPL_BUILD
#ifndef SYSCACHE_ONLY_MODE 
#define ENABLE_DMA
#endif
#endif

/* SSP registers mapping */
struct axxia_pl022 {
	u32	ssp_cr0;	       /* 0x000 */
	u32	ssp_cr1;	       /* 0x004 */
	u32	ssp_dr;		       /* 0x008 */
	u32	ssp_sr;		       /* 0x00c */
	u32	ssp_cpsr;	       /* 0x010 */
	u32	ssp_imsc;	       /* 0x014 */
	u32	ssp_ris;	       /* 0x018 */
	u32	ssp_mis;	       /* 0x01c */
	u32	ssp_icr;	       /* 0x020 */
	u32	ssp_dmacr;	       /* 0x024 */
	u8	reserved_1[0x080 - 0x028];
	u32	ssp_itcr;	       /* 0x080 */
	u32	ssp_itip;	       /* 0x084 */
	u32	ssp_itop;	       /* 0x088 */
	u32	ssp_tdr;	       /* 0x08c */
	u8	reserved_2[0xFE0 - 0x090];
	u32	ssp_pid0;	       /* 0xfe0 */
	u32	ssp_pid1;	       /* 0xfe4 */
	u32	ssp_pid2;	       /* 0xfe8 */
	u32	ssp_pid3;	       /* 0xfec */
	u32	ssp_cid0;	       /* 0xff0 */
	u32	ssp_cid1;	       /* 0xff4 */
	u32	ssp_cid2;	       /* 0xff8 */
	u32	ssp_cid3;	       /* 0xffc */
	u32	sspdma_ctl;	       /* 0x1000 */
	u32	sspdma_cfg;	       /* 0x1004 */
	u32	sspdma_addr_lo;	       /* 0x1008 */
	u32	sspdma_addr_hi;	       /* 0x100c */
	u8	reserved_3[0x1040 - 0x1010];
	u32	sspdma_status;	       /* 0x1040 */
	u32	sspdma_crc32;	       /* 0x1044 */
	u8	reserved_4[0x1080 - 0x1048];
	u32	sspdma_lvl_irq_stat;   /* 0x1080 */
	u32	sspdma_lvl_irq_mask;   /* 0x1084 */
	u32	sspdma_lvl_irq_inv;    /* 0x1088 */
	u32	sspdma_lvl_irq_nomask; /* 0x108c */
	u32	sspdma_edg_irq_stat;   /* 0x1090 */
	u32	sspdma_edg_irq_mask;   /* 0x1094 */
	u32	sspdma_edg_irq_inv;    /* 0x1098 */
	u32	sspdma_edg_irq_nomask; /* 0x109c */
};

/* SSP Control Register 0  - SSP_CR0 */
#define SSP_CR0_SPO		(0x1 << 6)
#define SSP_CR0_SPH		(0x1 << 7)
#define SSP_CR0_8BIT_MODE	(0x07)
#define SSP_SCR_MAX		(0xFF)
#define SSP_SCR_SHFT		8

/* SSP Control Register 0  - SSP_CR1 */
#define SSP_CR1_MASK_SSE	(0x1 << 1)

#define SSP_CPSR_MAX		(0xFE)

/* SSP Status Register - SSP_SR */
#define SSP_SR_MASK_TFE		(0x1 << 0) /* Transmit FIFO empty */
#define SSP_SR_MASK_TNF		(0x1 << 1) /* Transmit FIFO not full */
#define SSP_SR_MASK_RNE		(0x1 << 2) /* Receive FIFO not empty */
#define SSP_SR_MASK_RFF		(0x1 << 3) /* Receive FIFO full */
#define SSP_SR_MASK_BSY		(0x1 << 4) /* Busy Flag */

struct axxia_pl022_spi_slave {
	struct spi_slave slave;
	void *regs;
	unsigned int freq;
};

static inline struct axxia_pl022_spi_slave *
to_pl022_spi(struct spi_slave *slave)
{
	return container_of(slave, struct axxia_pl022_spi_slave, slave);
}

/*
 * Following three functions should be provided by the
 * board support package.
 */
int __weak spi_cs_is_valid(unsigned int bus, unsigned int cs)
{
	return 1;
}

void __weak spi_cs_activate(struct spi_slave *slave)
{
	/* do nothing */
}

void __weak spi_cs_deactivate(struct spi_slave *slave)
{
	/* do nothing */
}

void spi_init(void)
{
	/* do nothing */
}

/*
 * ARM PL022 exists in different 'flavors'.
 * This drivers currently support the standard variant (0x00041022), that has a
 * 16bit wide and 8 locations deep TX/RX FIFO.
 */
static int pl022_is_supported(struct axxia_pl022_spi_slave *ps)
{
	struct axxia_pl022 *pl022 = (struct axxia_pl022 *)ps->regs;

	/* PL022 version is 0x00041022 */
	if ((readl(&pl022->ssp_pid0) == 0x22) &&
	    (readl(&pl022->ssp_pid1) == 0x10) &&
	    ((readl(&pl022->ssp_pid2) & 0xf) == 0x04) &&
	    (readl(&pl022->ssp_pid3) == 0x00))
		return 1;

	return 0;
}

struct spi_slave *spi_setup_slave(unsigned int bus, unsigned int cs,
				  unsigned int max_hz, unsigned int mode)
{
	struct axxia_pl022_spi_slave *ps;
	struct axxia_pl022 *pl022;
	u16 scr = 1, prescaler, cr0 = 0, cpsr = 0;

	if (!spi_cs_is_valid(bus, cs))
		return NULL;

	ps = malloc(sizeof(struct axxia_pl022_spi_slave));
	if (!ps)
		return NULL;

	memset(ps, 0, sizeof(struct axxia_pl022_spi_slave));
	ps->slave.bus = bus;
	ps->slave.cs = cs;
	ps->freq = max_hz;

	switch (bus) {
	case 0:
		ps->regs = (void *)CONFIG_SYS_SPI_BASE;
		break;
#ifdef CONFIG_SYS_SPI_BASE1
	case 1:
		ps->regs = (void *)CONFIG_SYS_SPI_BASE1;
		break;
#endif
#ifdef CONFIG_SYS_SPI_BASE2
	case 2:
		ps->regs = (void *)CONFIG_SYS_SPI_BASE2;
		break;
#endif
#ifdef CONFIG_SYS_SPI_BASE3
	case 3:
		ps->regs = (void *)CONFIG_SYS_SPI_BASE3;
		break;
#endif
	default:
		spi_free_slave(&ps->slave);
		return NULL;
	}

	pl022 = (struct axxia_pl022 *)ps->regs;

	/* Check the PL022 version */
	if (!pl022_is_supported(ps)) {
		spi_free_slave(&ps->slave);
		return NULL;
	}

	/* Set requested polarity and 8bit mode */
	cr0 = SSP_CR0_8BIT_MODE;
	cr0 |= (mode & SPI_CPHA) ? SSP_CR0_SPH : 0;
	cr0 |= (mode & SPI_CPOL) ? SSP_CR0_SPO : 0;

	writel(cr0, &pl022->ssp_cr0);

	/* Program the SSPClk frequency */
	prescaler = CONFIG_SYS_SPI_CLK / ps->freq;

	if (prescaler <= 0xFF) {
		cpsr = prescaler;
	} else {
		for (scr = 1; scr <= SSP_SCR_MAX; scr++) {
			if (!(prescaler % scr)) {
				cpsr = prescaler / scr;
				if (cpsr <= SSP_CPSR_MAX)
					break;
			}
		}

		if (scr > SSP_SCR_MAX) {
			scr = SSP_SCR_MAX;
			cpsr = prescaler / scr;
			cpsr &= SSP_CPSR_MAX;
		}
	}

	if (2 > cpsr)
		cpsr = 2;	/* 2 is the minimum */

	if (cpsr & 0x1)
		cpsr++;

	writel(cpsr, &pl022->ssp_cpsr);
	cr0 = readl(&pl022->ssp_cr0);
	writel(cr0 | (scr - 1) << SSP_SCR_SHFT, &pl022->ssp_cr0);

	return &ps->slave;
}

void spi_free_slave(struct spi_slave *slave)
{
	struct axxia_pl022_spi_slave *ps = to_pl022_spi(slave);

	free(ps);
}

int spi_claim_bus(struct spi_slave *slave)
{
	struct axxia_pl022_spi_slave *ps = to_pl022_spi(slave);
	struct axxia_pl022 *pl022 = (struct axxia_pl022 *)ps->regs;

	/* Enable the SPI hardware */
	setbits_le32(&pl022->ssp_cr1, SSP_CR1_MASK_SSE);

	/* Empty FIFO */
	while (readl(&pl022->ssp_sr) != (SSP_SR_MASK_TFE | SSP_SR_MASK_TNF))
		(void) readl(&pl022->ssp_dr);

	return 0;
}

void spi_release_bus(struct spi_slave *slave)
{
	struct axxia_pl022_spi_slave *ps = to_pl022_spi(slave);
	struct axxia_pl022 *pl022 = (struct axxia_pl022 *)ps->regs;

	/* Disable the SPI hardware */
	writel(0x0, &pl022->ssp_cr1);
}

static int
spi_normal_read(struct axxia_pl022 *pl022, const u8 *txp, u8 *rxp, u32 len)
{
	u32 len_tx;
	u32 len_rx;
	u8 value;

	for (len_tx = 0, len_rx = 0; len_rx < len; ) {
		if (readl(&pl022->ssp_sr) & SSP_SR_MASK_RFF)
			return -1;

		if (readl(&pl022->ssp_sr) & SSP_SR_MASK_RNE) {
			value = readl(&pl022->ssp_dr);
			if (rxp)
				*rxp++ = value;
			len_rx++;
		}

		if (len_tx < len &&
		    (readl(&pl022->ssp_sr) & SSP_SR_MASK_TNF)) {
			value = (txp != NULL) ? *txp++ : 0;
			writel(value, &pl022->ssp_dr);
			len_tx++;
		}
	}

	return 0;
}

#ifdef ENABLE_DMA

static
int spi_dma_read(struct axxia_pl022 *pl022, unsigned int direction,
		 unsigned int dma_address_hi, unsigned int dma_address_lo,
		 u32 len)
{
	unsigned int control;
	unsigned int status;
	unsigned int lvl_irq_stat;
#ifdef CONFIG_SPL_BUILD
	u32 pscb_val_pre;
	u32 mscb_val_pre;

	pscb_val_pre = readl(PERIPH_SCB + 0x43800);
	mscb_val_pre = readl(MMAP_SCB + 0x42800);
	writel(2, (PERIPH_SCB + 0x43800));
	writel(2, (MMAP_SCB + 0x42800));
#endif

	/* Set the AXI address. */
	writel(dma_address_hi, &pl022->sspdma_addr_hi);
	writel(dma_address_lo, &pl022->sspdma_addr_lo);

	/* Enable DMA */
	writel(3, &pl022->ssp_dmacr);

	/* Unmask interrupts. */
	writel(0xf, &pl022->ssp_imsc);

	/* Write the DMA control register. */
	writel((0x80000000 | direction | (len -1)), &pl022->sspdma_ctl);

	/* Wait for completion. */
	do {
		status = readl(&pl022->sspdma_status);
		lvl_irq_stat = readl(&pl022->sspdma_lvl_irq_stat);

		if (0 != (lvl_irq_stat & 0xe0))
			return -1;
	} while (0 == (status & 0x80000000));

	/* Write the DMA control register. */
	control = readl(&pl022->sspdma_ctl);
	control &= ~0x80000000;
	writel(control, &pl022->sspdma_ctl);

	/* Disable DMA */
	writel(0, &pl022->ssp_dmacr);

	/* Mask interrupts. */
	writel(0, &pl022->ssp_imsc);

#ifdef CONFIG_SPL_BUILD
	writel(pscb_val_pre, (PERIPH_SCB + 0x43800));
	writel(mscb_val_pre, (MMAP_SCB + 0x42800));
	flush_dcache_all();
#endif

	/* Clear out the RX fifo. */
	while (0x3 != readl(&pl022->ssp_sr))
		readl(&pl022->ssp_dr);

	/* Verify that the right number of bits got moved. */
	if ((len - 1) != (status & 0xffffff))
		return -1;

	return 0;
}

#endif	/* ENABLE_DMA */

int
spi_xfer(struct spi_slave *slave, unsigned int bitlen,
	 const void *dout, void *din, unsigned long flags)
{
	struct axxia_pl022_spi_slave *ps = to_pl022_spi(slave);
	struct axxia_pl022 *pl022 = (struct axxia_pl022 *)ps->regs;
	u32 len;
	u32 ret = 0;
	const u8 *txp = dout;
	u8 *rxp = din;
#ifdef ENABLE_DMA
	unsigned long address = (unsigned long)NULL;
	unsigned int direction = 0;
#endif	/* ENABLE_DMA */

	if (bitlen == 0)
		/* Finish any previously submitted transfers */
		goto out;

	/*
	 * TODO: The controller can do non-multiple-of-8 bit
	 * transfers, but this driver currently doesn't support it.
	 *
	 * It's also not clear how such transfers are supposed to be
	 * represented as a stream of bytes...this is a limitation of
	 * the current SPI interface.
	 */
	if (bitlen % 8) {
		ret = -1;

		/* Errors always terminate an ongoing transfer */
		flags |= SPI_XFER_END;
		goto out;
	}

	len = bitlen / 8;

	if (flags & SPI_XFER_BEGIN)
		spi_cs_activate(slave);

	/*
	  After writing the command, use DMA to read or write.

	  Whether this is a command or not is not explicitely known.  To
	  decide, use 'flags' and 'bitlen'.

	  If bitlen > 40 and flags is 2 (xfer end) use try to use DMA.

	  For DMA to work, the address and size must both be 32 bit
	  aligned.
	*/

#ifdef ENABLE_DMA

	if (NULL != txp && NULL == rxp) {
		address = (unsigned long)txp;
		direction = 0;
	} else if (NULL == txp && NULL != rxp) {
		address = (unsigned long)rxp;
		direction = 0x40000000;
	}

	if (40 < bitlen && (unsigned long)NULL != address &&
	    0 == (address %4) && 0 == (len % 4)) {
		unsigned int dma_address_hi;
		unsigned int dma_address_lo;
 		u32 dma_len;

		dma_len = len & ~0x3;
		len -= dma_len;
		dma_address_hi = (unsigned int)(address >> 32);
		dma_address_lo = (unsigned int)(address & 0xffffffff);

		if (0 != spi_dma_read(pl022, direction,
				      dma_address_hi, dma_address_lo,
				      dma_len)) {
			ret = -1;
			flags |= SPI_XFER_END;
			goto out;
		} else {
			if (NULL == txp)
				txp += dma_len;
			else
				rxp += dma_len;
		}
	} else {
		ret = spi_normal_read(pl022, txp, rxp, len);

		/* Errors always terminate an ongoing transfer. */
		if (0 != ret)
			flags |= SPI_XFER_END;
	}

#else  /* ENABLE_DMA */

	ret = spi_normal_read(pl022, txp, rxp, len);

	/* Errors always terminate an ongoing transfer. */
	if (0 != ret)
		flags |= SPI_XFER_END;

#endif /* ENABLE_DMA */

out:
	if (flags & SPI_XFER_END)
		spi_cs_deactivate(slave);

	return ret;
}
