#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Nov 27 16:05:02 2018
# Process ID: 71252
# Current directory: X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent69924 X:\Bureau\HDMI_3610\3610_4\1490679_1771119\lab4_vivado\lab4_vivado.xpr
# Log file: X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/vivado.log
# Journal file: X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk -hwspec X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk/design_1_wrapper.hdf
set_property  ip_repo_paths  {x:/Bureau/HDMI_3610/3610_4/1490679_1771119/ip_repo X:/Bureau/HDMI_3610/3610_4/1490679_1771119/sobellab4} [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_EN_CLK3_PORT {1} CONFIG.PCW_EN_RST3_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK3 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (142 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK3 (100 MHz)} Master {/sobel_filter_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK3 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (142 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK3 (100 MHz)} Master {/sobel_filter_0/m_axi_gmem1} Slave {/processing_system7_0/S_AXI_HP2} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (76 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (76 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (76 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/sobel_filter_0/s_axi_AXILiteS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins sobel_filter_0/s_axi_AXILiteS]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
file copy -force X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper.sysdef X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk/design_1_wrapper.hdf

file copy -force X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper.sysdef X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk/design_1_wrapper.hdf

file copy -force X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper.sysdef X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk/design_1_wrapper.hdf

launch_sdk -workspace X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk -hwspec X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk/design_1_wrapper.hdf
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper.sysdef X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk/design_1_wrapper.hdf

launch_sdk -workspace X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk -hwspec X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk/design_1_wrapper.hdf
open_bd_design {X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/design_1.bd}
