#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 18 18:02:59 2022
# Process ID: 12876
# Current directory: C:/Users/User/Documents/HLS/LabB/FFT/HLS/1_Subcomponents/1_bit_reverse/hls/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/bit_reverse/xsim_script.tcl}
# Log file: C:/Users/User/Documents/HLS/LabB/FFT/HLS/1_Subcomponents/1_bit_reverse/hls/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/User/Documents/HLS/LabB/FFT/HLS/1_Subcomponents/1_bit_reverse/hls/solution1/sim/verilog\xsim.jou
# Running On: BenWang, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 29939 MB
#-----------------------------------------------------------
source xsim.dir/bit_reverse/xsim_script.tcl
# xsim {bit_reverse} -autoloadwcfg -tclbatch {bit_reverse.tcl}
Time resolution is 1 ps
source bit_reverse.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "10085000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10145 ns : File "C:/Users/User/Documents/HLS/LabB/FFT/HLS/1_Subcomponents/1_bit_reverse/hls/solution1/sim/verilog/bit_reverse.autotb.v" Line 312
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 18 18:03:01 2022...
