#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xc32ee0 .scope module, "tbState" "tbState" 2 1;
 .timescale 0 0;
v0xc576f0_0 .net "Add", 0 0, v0xc56c10_0;  1 drivers
v0xc57800_0 .net "Addc", 0 0, v0xc56cd0_0;  1 drivers
v0xc57910_0 .net "B", 1 0, v0xc55060_0;  1 drivers
v0xc57a00_0 .net "Clock", 0 0, v0xc55150_0;  1 drivers
v0xc57b30_0 .net "Count", 0 0, v0xc56f40_0;  1 drivers
v0xc57c20_0 .net "Done", 0 0, v0xc55320_0;  1 drivers
v0xc57d10_0 .net "Load", 0 0, v0xc57100_0;  1 drivers
o0x7ff85b1e3498 .functor BUFZ 1, C4<z>; HiZ drive
v0xc57e00_0 .net "Reset", 0 0, o0x7ff85b1e3498;  0 drivers
v0xc57ea0_0 .net "Shift", 0 0, v0xc573a0_0;  1 drivers
v0xc57fd0_0 .net "Start", 0 0, v0xc556b0_0;  1 drivers
v0xc580c0_0 .net "State", 1 0, L_0xc582f0;  1 drivers
S_0xc32110 .scope module, "tb" "testState" 2 6, 3 2 0, S_0xc32ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "B"
    .port_info 1 /OUTPUT 1 "Done"
    .port_info 2 /OUTPUT 1 "Clock"
    .port_info 3 /OUTPUT 1 "Start"
    .port_info 4 /INPUT 2 "State"
    .port_info 5 /INPUT 1 "Shift"
    .port_info 6 /INPUT 1 "Count"
    .port_info 7 /INPUT 1 "Load"
    .port_info 8 /INPUT 1 "Add"
    .port_info 9 /INPUT 1 "Addc"
    .port_info 10 /INPUT 1 "Next"
v0xc33060_0 .net "Add", 0 0, v0xc56c10_0;  alias, 1 drivers
v0xc54fa0_0 .net "Addc", 0 0, v0xc56cd0_0;  alias, 1 drivers
v0xc55060_0 .var "B", 1 0;
v0xc55150_0 .var "Clock", 0 0;
v0xc55210_0 .net "Count", 0 0, v0xc56f40_0;  alias, 1 drivers
v0xc55320_0 .var "Done", 0 0;
v0xc553e0_0 .net "Load", 0 0, v0xc57100_0;  alias, 1 drivers
o0x7ff85b1e3168 .functor BUFZ 1, C4<z>; HiZ drive
v0xc554a0_0 .net "Next", 0 0, o0x7ff85b1e3168;  0 drivers
v0xc55560_0 .net "Shift", 0 0, v0xc573a0_0;  alias, 1 drivers
v0xc556b0_0 .var "Start", 0 0;
o0x7ff85b1e31f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0xc55770_0 .net "State", 1 0, o0x7ff85b1e31f8;  0 drivers
E_0xc35840 .event edge, v0xc55150_0;
S_0xc55a10 .scope module, "uut" "boothStates" 2 7, 4 18 0, S_0xc32ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "B"
    .port_info 1 /INPUT 1 "Done"
    .port_info 2 /INPUT 1 "Clock"
    .port_info 3 /INPUT 1 "Start"
    .port_info 4 /OUTPUT 2 "State"
    .port_info 5 /OUTPUT 1 "Shift"
    .port_info 6 /OUTPUT 1 "Count"
    .port_info 7 /OUTPUT 1 "Load"
    .port_info 8 /OUTPUT 1 "Add"
    .port_info 9 /OUTPUT 1 "Addc"
    .port_info 10 /INPUT 1 "Reset"
P_0xc55bb0 .param/l "S1" 1 4 26, C4<01>;
P_0xc55bf0 .param/l "S2" 1 4 26, C4<10>;
P_0xc55c30 .param/l "S3" 1 4 26, C4<11>;
v0xc56c10_0 .var "Add", 0 0;
v0xc56cd0_0 .var "Addc", 0 0;
v0xc56da0_0 .net "B", 1 0, v0xc55060_0;  alias, 1 drivers
v0xc56ea0_0 .net "Clock", 0 0, v0xc55150_0;  alias, 1 drivers
v0xc56f40_0 .var "Count", 0 0;
v0xc57030_0 .net "Done", 0 0, v0xc55320_0;  alias, 1 drivers
v0xc57100_0 .var "Load", 0 0;
v0xc571d0_0 .var "Next", 1 0;
v0xc57270_0 .net "Reset", 0 0, o0x7ff85b1e3498;  alias, 0 drivers
v0xc573a0_0 .var "Shift", 0 0;
v0xc57440_0 .net "Start", 0 0, v0xc556b0_0;  alias, 1 drivers
v0xc57510_0 .net "State", 1 0, L_0xc582f0;  alias, 1 drivers
E_0xc55ee0/0 .event edge, v0xc57510_0, v0xc556b0_0, v0xc55060_0, v0xc55320_0;
E_0xc55ee0/1 .event edge, v0xc56490_0;
E_0xc55ee0 .event/or E_0xc55ee0/0, E_0xc55ee0/1;
L_0xc58160 .part v0xc571d0_0, 0, 1;
L_0xc58200 .part v0xc571d0_0, 1, 1;
L_0xc582f0 .concat8 [ 1 1 0 0], v0xc563c0_0, v0xc56a10_0;
S_0xc55f20 .scope module, "s0" "dff" 4 28, 5 3 0, S_0xc55a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /OUTPUT 1 "q"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0xc56230_0 .net "clk", 0 0, v0xc55150_0;  alias, 1 drivers
v0xc56320_0 .net "d", 0 0, L_0xc58160;  1 drivers
v0xc563c0_0 .var "q", 0 0;
v0xc56490_0 .net "reset", 0 0, o0x7ff85b1e3498;  alias, 0 drivers
E_0xc561b0 .event posedge, v0xc55150_0;
S_0xc56600 .scope module, "s1" "dff" 4 29, 5 3 0, S_0xc55a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /OUTPUT 1 "q"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0xc56860_0 .net "clk", 0 0, v0xc55150_0;  alias, 1 drivers
v0xc56950_0 .net "d", 0 0, L_0xc58200;  1 drivers
v0xc56a10_0 .var "q", 0 0;
v0xc56ab0_0 .net "reset", 0 0, o0x7ff85b1e3498;  alias, 0 drivers
    .scope S_0xc32110;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc55150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc55060_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc556b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc55320_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0xc32110;
T_1 ;
    %wait E_0xc35840;
    %delay 10, 0;
    %load/vec4 v0xc55150_0;
    %inv;
    %assign/vec4 v0xc55150_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xc32110;
T_2 ;
    %vpi_call 3 17 "$monitor", $time, " ", "B = %b, Start = %b, Shift = %b, State =%b, Count=%b, Add=%b, Addc=%b,Clock=%b,Next=%b", v0xc55060_0, v0xc556b0_0, v0xc55560_0, v0xc55770_0, v0xc55210_0, v0xc33060_0, v0xc54fa0_0, v0xc55150_0, v0xc554a0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc556b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xc55060_0, 0, 2;
    %delay 20, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc55060_0, 0, 2;
    %delay 10, 0;
    %vpi_call 3 25 "$stop" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xc55f20;
T_3 ;
    %wait E_0xc561b0;
    %load/vec4 v0xc56490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc563c0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xc56320_0;
    %store/vec4 v0xc563c0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xc56600;
T_4 ;
    %wait E_0xc561b0;
    %load/vec4 v0xc56ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56a10_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xc56950_0;
    %store/vec4 v0xc56a10_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc55a10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc573a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0xc55a10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56f40_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0xc55a10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc57100_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0xc55a10;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c10_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0xc55a10;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56cd0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0xc55a10;
T_10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0xc55a10;
T_11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %end;
    .thread T_11;
    .scope S_0xc55a10;
T_12 ;
    %wait E_0xc55ee0;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0xc573a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0xc56f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0xc57100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0xc56c10_0, 0, 1;
    %store/vec4 v0xc56cd0_0, 0, 1;
    %load/vec4 v0xc57510_0;
    %store/vec4 v0xc571d0_0, 0, 2;
    %load/vec4 v0xc57510_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0xc57440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
T_12.5 ;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0xc56da0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0xc57030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc573a0_0, 0, 1;
    %jmp T_12.12;
T_12.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc573a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56f40_0, 0, 1;
T_12.12 ;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0xc57030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc573a0_0, 0, 1;
    %jmp T_12.14;
T_12.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc573a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56f40_0, 0, 1;
T_12.14 ;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56cd0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0xc57030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc573a0_0, 0, 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc573a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56f40_0, 0, 1;
T_12.16 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %load/vec4 v0xc57270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc571d0_0, 0, 2;
T_12.17 ;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_state.v";
    "testState.v";
    "state.v";
    "dff.v";
