Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed May 23 17:06:36 2018
| Host         : 310-2-21 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   125 |
| Unused register locations in slices containing registers |   279 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1068 |          262 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             357 |          108 |
| Yes          | No                    | No                     |             558 |          124 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             850 |          203 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                Enable Signal                                                                                               |                                                                                                    Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                            |                                                                                                                                                                                                                       |                1 |              2 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                            |                                                                                                                                                                                                                       |                1 |              2 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                     | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]  | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/E[0]                                                                                                  | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]  | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                |                                                                                                                                                                                                                       |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]  | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                   | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]  | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0] | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0] | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]  | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]  | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0] | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                       | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                         |                3 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                          | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                         | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                         |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                      | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                                                                       |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                           |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]  | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                  | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0] | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                |                                                                                                                                                                                                                       |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                                                                       |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0] | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                       | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                      | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                             |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                             |                3 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                      | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                 |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0] | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]   | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                1 |              5 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                 | design_2_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                     |                1 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/E[0]                                                                                                                                              | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/SR[0]                                                                                                                                                        |                3 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                  |                3 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/p_1_in                                                                                                           |                2 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                     | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[42] |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                          | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                          | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                          | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                         |                4 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                          | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/slv_reg1_reg[0][0]                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                    | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                                                                                          |                4 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                            | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in       |                                                                                                                                                                                                                       |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_0                                                                            |                                                                                                                                                                                                                       |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                             | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                         |                                                                                                                                                                                                                       |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                       | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                         |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                            |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                 |                                                                                                                                                                                                                       |                2 |             13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                         |                                                                                                                                                                                                                       |                4 |             13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34]_0[0]                                   |                                                                                                                                                                                                                       |                5 |             13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                            |                                                                                                                                                                                                                       |                2 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                              |                                                                                                                                                                                                                       |                2 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                   | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                   | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                   | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                   | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                   | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                   | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                   | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                   | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                    | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                    | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4           |                                                                                                                                                                                                                       |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                    | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                    | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                    | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                    | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                    | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                    | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                               | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                         |                4 |             15 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/u_float_dsp/U0/i_synth/sclr_i                                                                                                                                |                4 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                |                                                                                                                                                                                                                       |                8 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                              |                                                                                                                                                                                                                       |                7 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                 |                                                                                                                                                                                                                       |                5 |             20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/op_state[5]                                                                                                      |                5 |             22 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/E[0]                                                                                                                                              | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/SR[1]                                                                                                                                                        |               11 |             26 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                    |                                                                                                                                                                                                                       |                5 |             27 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                    |                                                                                                                                                                                                                       |                5 |             27 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                            |                                                                                                                                                                                                                       |                6 |             27 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                            |                                                                                                                                                                                                                       |                6 |             27 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |               11 |             27 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                               | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                         |                6 |             29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                             |                5 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                            |               10 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                         |               15 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                              | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/SR[0]                                                                                                                                                             |               12 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                      | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                         |                7 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/calc_done                                                                                                                                         | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/SR[0]                                                                                                                                                             |                9 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/u_float_dsp/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                           | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/dout_fb[31]_i_1_n_0                                                                                                                                          |                6 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       |                                                                                                                                                                                                                       |                8 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                        | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                            |                7 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                            |                                                                                                                                                                                                                       |               10 |             34 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                    | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                6 |             35 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                    | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                6 |             35 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_2[0]                                    |                                                                                                                                                                                                                       |                9 |             45 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                       |                                                                                                                                                                                                                       |                7 |             45 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                       |                                                                                                                                                                                                                       |               10 |             47 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                              |                                                                                                                                                                                                                       |                8 |             47 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                            |                                                                                                                                                                                                                       |                8 |             47 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                     |               14 |             47 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]                                    |                                                                                                                                                                                                                       |               12 |             47 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/SR[0]                                                                                                                                                             |               14 |             48 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_2_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |               15 |             60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            |                                                                                                                                                                                                                       |              274 |           1142 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 4      |                    32 |
| 5      |                     1 |
| 6      |                     4 |
| 8      |                    21 |
| 10     |                     1 |
| 12     |                     7 |
| 13     |                     3 |
| 14     |                    19 |
| 15     |                     1 |
| 16+    |                    34 |
+--------+-----------------------+


