<stg><name>acc16kmau</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="6">
<condition id="23">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="24">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="5">
<condition id="25">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="5" to="2">
<condition id="31">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="5">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:0  %r = alloca i32

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_size), !map !39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_addr), !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_free_target), !map !47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_1_cmd), !map !51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @acc16kmau_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %i = phi i32 [ 0, %0 ], [ %i_1, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:1  %tmp = sext i32 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %req_cmd_addr = getelementptr [1024 x i2]* @req_cmd, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="req_cmd_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="10">
<![CDATA[
._crit_edge:4  %cmd = load i2* %req_cmd_addr, align 1

]]></Node>
<StgValue><ssdm name="cmd"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:5  %req_list_addr = getelementptr [1024 x i14]* @req_list, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="req_list_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:6  %size = load i14* %req_list_addr, align 2

]]></Node>
<StgValue><ssdm name="size"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge:2  %tmp_cast = sext i32 %i to i33

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="10">
<![CDATA[
._crit_edge:4  %cmd = load i2* %req_cmd_addr, align 1

]]></Node>
<StgValue><ssdm name="cmd"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge:6  %size = load i14* %req_list_addr, align 2

]]></Node>
<StgValue><ssdm name="size"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:7  %tmp_1 = icmp eq i2 %cmd, -2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %i_1 = add nsw i32 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:9  br i1 %tmp_1, label %1, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_3 = icmp eq i2 %cmd, -1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:0  %tmp_4 = add i33 %tmp_cast, -100

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %tmp_5 = icmp ult i33 %tmp_4, 924

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_5, label %5, label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
:0  %r_load = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %r_load

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %req_size_addr = getelementptr [1024 x i13]* @req_size, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="req_size_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="10">
<![CDATA[
:1  %req_size_load = load i13* %req_size_addr, align 2

]]></Node>
<StgValue><ssdm name="req_size_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 1, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="14" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:0  %r_1 = call fastcc i32 @"HLS_malloc<1>"(i14 %size, i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd)

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="10">
<![CDATA[
:1  %req_size_load = load i13* %req_size_addr, align 2

]]></Node>
<StgValue><ssdm name="req_size_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="13" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call fastcc void @"HLS_free<1>"(i14 %size, i13 %req_size_load, i32* %alloc_1_size, i32* %alloc_1_free_target, i8* %alloc_1_cmd)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="13" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call fastcc void @"HLS_free<1>"(i14 %size, i13 %req_size_load, i32* %alloc_1_size, i32* %alloc_1_free_target, i8* %alloc_1_cmd)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="14" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:0  %r_1 = call fastcc i32 @"HLS_malloc<1>"(i14 %size, i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd)

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %r_1, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="alloc_1_size" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="alloc_1_size"/></StgValue>
</port>
<port id="58" name="alloc_1_addr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="alloc_1_addr"/></StgValue>
</port>
<port id="59" name="alloc_1_free_target" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="alloc_1_free_target"/></StgValue>
</port>
<port id="60" name="alloc_1_cmd" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="alloc_1_cmd"/></StgValue>
</port>
<port id="61" name="req_cmd" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="req_cmd"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="req_list" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="req_list"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="req_size" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="req_size"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="r" fromId="64" toId="7">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="66" toId="8">
</dataflow>
<dataflow id="68" from="alloc_1_size" to="StgValue_8" fromId="57" toId="8">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="66" toId="9">
</dataflow>
<dataflow id="70" from="alloc_1_addr" to="StgValue_9" fromId="58" toId="9">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="66" toId="10">
</dataflow>
<dataflow id="72" from="alloc_1_free_target" to="StgValue_10" fromId="59" toId="10">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="66" toId="11">
</dataflow>
<dataflow id="74" from="alloc_1_cmd" to="StgValue_11" fromId="60" toId="11">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecBitsMap" to="StgValue_12" fromId="66" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="StgValue_12" fromId="76" toId="12">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecTopModule" to="StgValue_13" fromId="78" toId="13">
</dataflow>
<dataflow id="81" from="acc16kmau_str" to="StgValue_13" fromId="80" toId="13">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecInterface" to="StgValue_14" fromId="82" toId="14">
</dataflow>
<dataflow id="84" from="alloc_1_size" to="StgValue_14" fromId="57" toId="14">
</dataflow>
<dataflow id="85" from="alloc_1_addr" to="StgValue_14" fromId="58" toId="14">
</dataflow>
<dataflow id="86" from="alloc_1_free_target" to="StgValue_14" fromId="59" toId="14">
</dataflow>
<dataflow id="87" from="alloc_1_cmd" to="StgValue_14" fromId="60" toId="14">
</dataflow>
<dataflow id="89" from="p_str" to="StgValue_14" fromId="88" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_76" to="StgValue_14" fromId="76" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_76" to="StgValue_14" fromId="76" toId="14">
</dataflow>
<dataflow id="93" from="p_str1" to="StgValue_14" fromId="92" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_76" to="StgValue_14" fromId="76" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_76" to="StgValue_14" fromId="76" toId="14">
</dataflow>
<dataflow id="96" from="p_str1" to="StgValue_14" fromId="92" toId="14">
</dataflow>
<dataflow id="97" from="p_str1" to="StgValue_14" fromId="92" toId="14">
</dataflow>
<dataflow id="98" from="p_str1" to="StgValue_14" fromId="92" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_76" to="StgValue_14" fromId="76" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_76" to="StgValue_14" fromId="76" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_76" to="StgValue_14" fromId="76" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_76" to="StgValue_14" fromId="76" toId="14">
</dataflow>
<dataflow id="103" from="p_str1" to="StgValue_14" fromId="92" toId="14">
</dataflow>
<dataflow id="104" from="p_str1" to="StgValue_14" fromId="92" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_76" to="i" fromId="76" toId="16">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="StgValue_15" to="i" fromId="15" toId="16">
</dataflow>
<dataflow id="107" from="i_1" to="i" fromId="26" toId="16">
<BackEdge/>
<condition id="40">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="StgValue_43" to="i" fromId="43" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="109" from="i" to="tmp" fromId="16" toId="17">
</dataflow>
<dataflow id="110" from="req_cmd" to="req_cmd_addr" fromId="61" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_111" to="req_cmd_addr" fromId="111" toId="18">
</dataflow>
<dataflow id="113" from="tmp" to="req_cmd_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="114" from="req_cmd_addr" to="cmd" fromId="18" toId="19">
</dataflow>
<dataflow id="115" from="req_list" to="req_list_addr" fromId="62" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_111" to="req_list_addr" fromId="111" toId="20">
</dataflow>
<dataflow id="117" from="tmp" to="req_list_addr" fromId="17" toId="20">
</dataflow>
<dataflow id="118" from="req_list_addr" to="size" fromId="20" toId="21">
</dataflow>
<dataflow id="119" from="i" to="tmp_cast" fromId="16" toId="22">
</dataflow>
<dataflow id="120" from="req_cmd_addr" to="cmd" fromId="18" toId="23">
</dataflow>
<dataflow id="121" from="req_list_addr" to="size" fromId="20" toId="24">
</dataflow>
<dataflow id="122" from="cmd" to="tmp_1" fromId="23" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="tmp_1" fromId="123" toId="25">
</dataflow>
<dataflow id="125" from="i" to="i_1" fromId="16" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_64" to="i_1" fromId="64" toId="26">
</dataflow>
<dataflow id="127" from="tmp_1" to="StgValue_27" fromId="25" toId="27">
</dataflow>
<dataflow id="128" from="cmd" to="tmp_3" fromId="23" toId="28">
</dataflow>
<dataflow id="130" from="StgValue_129" to="tmp_3" fromId="129" toId="28">
</dataflow>
<dataflow id="131" from="tmp_3" to="StgValue_29" fromId="28" toId="29">
</dataflow>
<dataflow id="132" from="tmp_cast" to="tmp_4" fromId="22" toId="30">
</dataflow>
<dataflow id="134" from="StgValue_133" to="tmp_4" fromId="133" toId="30">
</dataflow>
<dataflow id="135" from="tmp_4" to="tmp_5" fromId="30" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_136" to="tmp_5" fromId="136" toId="31">
</dataflow>
<dataflow id="138" from="tmp_5" to="StgValue_32" fromId="31" toId="32">
</dataflow>
<dataflow id="139" from="r" to="r_load" fromId="7" toId="33">
</dataflow>
<dataflow id="140" from="r_load" to="StgValue_34" fromId="33" toId="34">
</dataflow>
<dataflow id="141" from="req_size" to="req_size_addr" fromId="63" toId="35">
</dataflow>
<dataflow id="142" from="StgValue_111" to="req_size_addr" fromId="111" toId="35">
</dataflow>
<dataflow id="143" from="tmp" to="req_size_addr" fromId="17" toId="35">
</dataflow>
<dataflow id="144" from="req_size_addr" to="req_size_load" fromId="35" toId="36">
</dataflow>
<dataflow id="145" from="StgValue_64" to="StgValue_37" fromId="64" toId="37">
</dataflow>
<dataflow id="146" from="r" to="StgValue_37" fromId="7" toId="37">
</dataflow>
<dataflow id="148" from="HLS_malloc<1>" to="r_1" fromId="147" toId="38">
</dataflow>
<dataflow id="149" from="size" to="r_1" fromId="24" toId="38">
</dataflow>
<dataflow id="150" from="alloc_1_size" to="r_1" fromId="57" toId="38">
</dataflow>
<dataflow id="151" from="alloc_1_addr" to="r_1" fromId="58" toId="38">
</dataflow>
<dataflow id="152" from="alloc_1_free_target" to="r_1" fromId="59" toId="38">
</dataflow>
<dataflow id="153" from="alloc_1_cmd" to="r_1" fromId="60" toId="38">
</dataflow>
<dataflow id="154" from="req_size_addr" to="req_size_load" fromId="35" toId="39">
</dataflow>
<dataflow id="156" from="HLS_free<1>" to="StgValue_40" fromId="155" toId="40">
</dataflow>
<dataflow id="157" from="size" to="StgValue_40" fromId="24" toId="40">
</dataflow>
<dataflow id="158" from="req_size_load" to="StgValue_40" fromId="39" toId="40">
</dataflow>
<dataflow id="159" from="alloc_1_size" to="StgValue_40" fromId="57" toId="40">
</dataflow>
<dataflow id="160" from="alloc_1_free_target" to="StgValue_40" fromId="59" toId="40">
</dataflow>
<dataflow id="161" from="alloc_1_cmd" to="StgValue_40" fromId="60" toId="40">
</dataflow>
<dataflow id="162" from="HLS_free<1>" to="StgValue_41" fromId="155" toId="41">
</dataflow>
<dataflow id="163" from="size" to="StgValue_41" fromId="24" toId="41">
</dataflow>
<dataflow id="164" from="req_size_load" to="StgValue_41" fromId="39" toId="41">
</dataflow>
<dataflow id="165" from="alloc_1_size" to="StgValue_41" fromId="57" toId="41">
</dataflow>
<dataflow id="166" from="alloc_1_free_target" to="StgValue_41" fromId="59" toId="41">
</dataflow>
<dataflow id="167" from="alloc_1_cmd" to="StgValue_41" fromId="60" toId="41">
</dataflow>
<dataflow id="168" from="HLS_malloc<1>" to="r_1" fromId="147" toId="44">
</dataflow>
<dataflow id="169" from="size" to="r_1" fromId="24" toId="44">
</dataflow>
<dataflow id="170" from="alloc_1_size" to="r_1" fromId="57" toId="44">
</dataflow>
<dataflow id="171" from="alloc_1_addr" to="r_1" fromId="58" toId="44">
</dataflow>
<dataflow id="172" from="alloc_1_free_target" to="r_1" fromId="59" toId="44">
</dataflow>
<dataflow id="173" from="alloc_1_cmd" to="r_1" fromId="60" toId="44">
</dataflow>
<dataflow id="174" from="r_1" to="StgValue_45" fromId="44" toId="45">
</dataflow>
<dataflow id="175" from="r" to="StgValue_45" fromId="7" toId="45">
</dataflow>
<dataflow id="176" from="tmp_1" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="177" from="tmp_3" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="178" from="tmp_5" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="179" from="tmp_1" to="StgValue_5" fromId="25" toId="5">
</dataflow>
<dataflow id="180" from="tmp_3" to="StgValue_5" fromId="28" toId="5">
</dataflow>
<dataflow id="181" from="tmp_5" to="StgValue_5" fromId="31" toId="5">
</dataflow>
</dataflows>


</stg>
