	component bus_sys is
		port (
			clk_clk           : in  std_logic                     := 'X';             -- clk
			reset_reset_n     : in  std_logic                     := 'X';             -- reset_n
			read_read_addr    : in  std_logic_vector(19 downto 0) := (others => 'X'); -- read_addr
			read_read         : in  std_logic                     := 'X';             -- read
			read_oData        : out std_logic_vector(31 downto 0);                    -- oData
			read_waitrequest  : out std_logic;                                        -- waitrequest
			write_write_addr  : in  std_logic_vector(19 downto 0) := (others => 'X'); -- write_addr
			write_iData       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- iData
			write_write       : in  std_logic                     := 'X';             -- write
			write_waitrequest : out std_logic                                         -- waitrequest
		);
	end component bus_sys;

