{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714299833460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714299833468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 18:23:53 2024 " "Processing started: Sun Apr 28 18:23:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714299833468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299833468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299833468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714299833892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714299833892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/start_roll.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/start_roll.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_roll " "Found entity 1: start_roll" {  } { { "../rtl/start_roll.v" "" { Text "D:/study/github/FPGA/snake/rtl/start_roll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/counter_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_key " "Found entity 1: counter_key" {  } { { "../rtl/counter_key.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../rtl/led_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/my_snake.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/my_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_snake " "Found entity 1: my_snake" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844296 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ws2812_ctrl.v(4) " "Verilog HDL Declaration warning at ws2812_ctrl.v(4): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714299844298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/ws2812_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ws2812_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844299 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit test_top.v(28) " "Verilog HDL Declaration warning at test_top.v(28): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 28 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714299844301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/paj7620_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/paj7620_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 paj7620_cfg " "Found entity 1: paj7620_cfg" {  } { { "../rtl/paj7620_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/paj7620_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(23) " "Verilog HDL Declaration information at i2c_ctrl.v(23): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714299844308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVICE_ADDR device_addr i2c_ctrl.v(27) " "Verilog HDL Declaration information at i2c_ctrl.v(27): object \"DEVICE_ADDR\" differs only in case from object \"device_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714299844308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/ges_recognize.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ges_recognize.v" { { "Info" "ISGN_ENTITY_NAME" "1 ges_recognize " "Found entity 1: ges_recognize" {  } { { "../rtl/ges_recognize.v" "" { Text "D:/study/github/FPGA/snake/rtl/ges_recognize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844311 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit data_cfg.v(9) " "Verilog HDL Declaration warning at data_cfg.v(9): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714299844314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/data_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/data_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_cfg " "Found entity 1: data_cfg" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844315 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(14) " "Verilog HDL information at counter.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714299844316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299844317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299844317 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep beep.v(23) " "Verilog HDL Parameter Declaration warning at beep.v(23): Parameter Declaration in module \"beep\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714299844317 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(10) " "Verilog HDL Parameter Declaration warning at counter.v(10): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714299844329 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(11) " "Verilog HDL Parameter Declaration warning at counter.v(11): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714299844329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_top " "Elaborating entity \"test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714299844364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag test_top.v(43) " "Verilog HDL or VHDL warning at test_top.v(43): object \"flag\" assigned a value but never read" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714299844365 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sel test_top.v(10) " "Output port \"sel\" at test_top.v(10) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714299844367 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "state test_top.v(17) " "Output port \"state\" at test_top.v(17) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714299844367 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "next_state test_top.v(18) " "Output port \"next_state\" at test_top.v(18) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714299844367 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig test_top.v(22) " "Output port \"dig\" at test_top.v(22) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714299844367 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pwm test_top.v(25) " "Output port \"pwm\" at test_top.v(25) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714299844368 "|test_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_ctrl ws2812_ctrl:ws2812_ctrl_inst " "Elaborating entity \"ws2812_ctrl\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\"" {  } { { "../rtl/test_top.v" "ws2812_ctrl_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299844377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ws2812_ctrl.v(47) " "Verilog HDL assignment warning at ws2812_ctrl.v(47): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844378 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ws2812_ctrl.v(66) " "Verilog HDL assignment warning at ws2812_ctrl.v(66): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844378 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ws2812_ctrl.v(85) " "Verilog HDL assignment warning at ws2812_ctrl.v(85): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844378 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ws2812_ctrl.v(104) " "Verilog HDL assignment warning at ws2812_ctrl.v(104): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844378 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ws2812_ctrl.v(123) " "Verilog HDL assignment warning at ws2812_ctrl.v(123): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844379 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_cfg data_cfg:data_cfg_inst " "Elaborating entity \"data_cfg\" for hierarchy \"data_cfg:data_cfg_inst\"" {  } { { "../rtl/test_top.v" "data_cfg_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299844380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ges_pic data_cfg.v(10) " "Verilog HDL or VHDL warning at data_cfg.v(10): object \"ges_pic\" assigned a value but never read" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714299844381 "|test_top|data_cfg:data_cfg_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "data_cfg.v(97) " "Verilog HDL Case Statement information at data_cfg.v(97): all case item expressions in this case statement are onehot" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714299844413 "|test_top|data_cfg:data_cfg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_snake my_snake:my_snake_inst " "Elaborating entity \"my_snake\" for hierarchy \"my_snake:my_snake_inst\"" {  } { { "../rtl/test_top.v" "my_snake_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299844434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 my_snake.v(56) " "Verilog HDL assignment warning at my_snake.v(56): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844435 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(153) " "Verilog HDL assignment warning at my_snake.v(153): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844436 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(154) " "Verilog HDL assignment warning at my_snake.v(154): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844436 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(155) " "Verilog HDL assignment warning at my_snake.v(155): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844436 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(156) " "Verilog HDL assignment warning at my_snake.v(156): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844436 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(158) " "Verilog HDL assignment warning at my_snake.v(158): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844437 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(161) " "Verilog HDL assignment warning at my_snake.v(161): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844437 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(162) " "Verilog HDL assignment warning at my_snake.v(162): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844437 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(163) " "Verilog HDL assignment warning at my_snake.v(163): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844437 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(164) " "Verilog HDL assignment warning at my_snake.v(164): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844437 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(166) " "Verilog HDL assignment warning at my_snake.v(166): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844437 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(170) " "Verilog HDL assignment warning at my_snake.v(170): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844438 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(171) " "Verilog HDL assignment warning at my_snake.v(171): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844438 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(172) " "Verilog HDL assignment warning at my_snake.v(172): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844438 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(173) " "Verilog HDL assignment warning at my_snake.v(173): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844438 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(174) " "Verilog HDL assignment warning at my_snake.v(174): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844438 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(177) " "Verilog HDL assignment warning at my_snake.v(177): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844438 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(178) " "Verilog HDL assignment warning at my_snake.v(178): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844438 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(179) " "Verilog HDL assignment warning at my_snake.v(179): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844439 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(180) " "Verilog HDL assignment warning at my_snake.v(180): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844439 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(181) " "Verilog HDL assignment warning at my_snake.v(181): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844439 "|test_top|my_snake:my_snake_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paj7620_cfg paj7620_cfg:paj7620_cfg_inst " "Elaborating entity \"paj7620_cfg\" for hierarchy \"paj7620_cfg:paj7620_cfg_inst\"" {  } { { "../rtl/test_top.v" "paj7620_cfg_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299844452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/test_top.v" "i2c_ctrl_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299844454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2c_ctrl.v(84) " "Verilog HDL assignment warning at i2c_ctrl.v(84): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844457 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_ctrl.v(222) " "Verilog HDL assignment warning at i2c_ctrl.v(222): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844457 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_ctrl.v(442) " "Verilog HDL assignment warning at i2c_ctrl.v(442): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844457 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_ctrl.v(517) " "Verilog HDL assignment warning at i2c_ctrl.v(517): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844457 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_ctrl.v(532) " "Verilog HDL assignment warning at i2c_ctrl.v(532): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299844457 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(659) " "Verilog HDL Case Statement information at i2c_ctrl.v(659): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 659 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714299844457 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:led_ctrl_inst " "Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:led_ctrl_inst\"" {  } { { "../rtl/test_top.v" "led_ctrl_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299844459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst_2 " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst_2\"" {  } { { "../rtl/test_top.v" "counter_inst_2" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299844460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_roll start_roll:start_roll " "Elaborating entity \"start_roll\" for hierarchy \"start_roll:start_roll\"" {  } { { "../rtl/test_top.v" "start_roll" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299844462 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[47\] " "Net \"snake_body\[47\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[47\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[46\] " "Net \"snake_body\[46\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[46\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[45\] " "Net \"snake_body\[45\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[45\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[44\] " "Net \"snake_body\[44\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[44\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[43\] " "Net \"snake_body\[43\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[43\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[42\] " "Net \"snake_body\[42\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[42\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[41\] " "Net \"snake_body\[41\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[41\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[40\] " "Net \"snake_body\[40\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[40\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[39\] " "Net \"snake_body\[39\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[39\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[38\] " "Net \"snake_body\[38\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[38\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[37\] " "Net \"snake_body\[37\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[37\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[36\] " "Net \"snake_body\[36\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[36\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[35\] " "Net \"snake_body\[35\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[35\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[34\] " "Net \"snake_body\[34\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[34\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[33\] " "Net \"snake_body\[33\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[33\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[32\] " "Net \"snake_body\[32\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[32\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[31\] " "Net \"snake_body\[31\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[31\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[30\] " "Net \"snake_body\[30\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[30\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[29\] " "Net \"snake_body\[29\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[29\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[28\] " "Net \"snake_body\[28\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[28\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[27\] " "Net \"snake_body\[27\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[27\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[26\] " "Net \"snake_body\[26\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[26\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[25\] " "Net \"snake_body\[25\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[25\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[24\] " "Net \"snake_body\[24\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[24\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844493 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714299844493 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[47\] " "Net \"snake_body\[47\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[47\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[46\] " "Net \"snake_body\[46\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[46\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[45\] " "Net \"snake_body\[45\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[45\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[44\] " "Net \"snake_body\[44\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[44\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[43\] " "Net \"snake_body\[43\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[43\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[42\] " "Net \"snake_body\[42\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[42\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[41\] " "Net \"snake_body\[41\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[41\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[40\] " "Net \"snake_body\[40\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[40\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[39\] " "Net \"snake_body\[39\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[39\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[38\] " "Net \"snake_body\[38\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[38\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[37\] " "Net \"snake_body\[37\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[37\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[36\] " "Net \"snake_body\[36\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[36\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[35\] " "Net \"snake_body\[35\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[35\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[34\] " "Net \"snake_body\[34\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[34\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[33\] " "Net \"snake_body\[33\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[33\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[32\] " "Net \"snake_body\[32\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[32\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[31\] " "Net \"snake_body\[31\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[31\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[30\] " "Net \"snake_body\[30\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[30\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[29\] " "Net \"snake_body\[29\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[29\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[28\] " "Net \"snake_body\[28\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[28\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[27\] " "Net \"snake_body\[27\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[27\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[26\] " "Net \"snake_body\[26\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[26\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[25\] " "Net \"snake_body\[25\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[25\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[24\] " "Net \"snake_body\[24\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[24\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844494 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714299844494 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[47\] " "Net \"snake_body\[47\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[47\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[46\] " "Net \"snake_body\[46\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[46\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[45\] " "Net \"snake_body\[45\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[45\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[44\] " "Net \"snake_body\[44\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[44\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[43\] " "Net \"snake_body\[43\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[43\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[42\] " "Net \"snake_body\[42\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[42\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[41\] " "Net \"snake_body\[41\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[41\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[40\] " "Net \"snake_body\[40\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[40\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[39\] " "Net \"snake_body\[39\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[39\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[38\] " "Net \"snake_body\[38\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[38\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[37\] " "Net \"snake_body\[37\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[37\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[36\] " "Net \"snake_body\[36\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[36\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[35\] " "Net \"snake_body\[35\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[35\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[34\] " "Net \"snake_body\[34\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[34\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[33\] " "Net \"snake_body\[33\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[33\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[32\] " "Net \"snake_body\[32\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[32\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[31\] " "Net \"snake_body\[31\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[31\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[30\] " "Net \"snake_body\[30\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[30\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[29\] " "Net \"snake_body\[29\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[29\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[28\] " "Net \"snake_body\[28\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[28\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[27\] " "Net \"snake_body\[27\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[27\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[26\] " "Net \"snake_body\[26\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[26\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[25\] " "Net \"snake_body\[25\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[25\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "snake_body\[24\] " "Net \"snake_body\[24\]\" is missing source, defaulting to GND" {  } { { "../rtl/test_top.v" "snake_body\[24\]" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714299844496 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714299844496 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714299845028 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714299845038 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714299845039 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] GND " "Pin \"sel\[0\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] GND " "Pin \"sel\[1\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] GND " "Pin \"sel\[2\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] GND " "Pin \"sel\[3\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[4\] GND " "Pin \"sel\[4\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[5\] GND " "Pin \"sel\[5\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[0\] GND " "Pin \"state\[0\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[1\] GND " "Pin \"state\[1\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[2\] GND " "Pin \"state\[2\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[4\] GND " "Pin \"state\[4\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|state[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_state\[0\] GND " "Pin \"next_state\[0\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|next_state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_state\[1\] GND " "Pin \"next_state\[1\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|next_state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_state\[2\] GND " "Pin \"next_state\[2\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|next_state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_state\[3\] GND " "Pin \"next_state\[3\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|next_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_state\[4\] GND " "Pin \"next_state\[4\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|next_state[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[4\] GND " "Pin \"dig\[4\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|dig[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[5\] GND " "Pin \"dig\[5\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|dig[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[6\] GND " "Pin \"dig\[6\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|dig[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[7\] GND " "Pin \"dig\[7\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|dig[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pwm GND " "Pin \"pwm\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714299845172 "|test_top|pwm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714299845172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714299845240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714299846461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg " "Generated suppressed messages file D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299846506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714299846607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299846607 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key " "No output dependent on input pin \"key\"" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714299846667 "|test_top|key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714299846667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "565 " "Implemented 565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714299846667 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714299846667 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714299846667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "499 " "Implemented 499 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714299846667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714299846667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714299846688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 18:24:06 2024 " "Processing ended: Sun Apr 28 18:24:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714299846688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714299846688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714299846688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299846688 ""}
