
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation.v
# synth_design -part xc7z020clg484-3 -top activation -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top activation -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32035 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 245322 ; free virtual = 313126
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'activation' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation.v:49]
INFO: [Synth 8-6155] done synthesizing module 'activation' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation.v:49]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[31]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[30]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[29]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[28]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[27]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[26]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[25]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[24]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[23]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[22]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[21]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[20]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[19]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[18]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[17]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[16]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.297 ; gain = 81.660 ; free physical = 245300 ; free virtual = 313104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.297 ; gain = 81.660 ; free physical = 245299 ; free virtual = 313102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.293 ; gain = 89.656 ; free physical = 245299 ; free virtual = 313102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1607.316 ; gain = 133.680 ; free physical = 245203 ; free virtual = 313007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 32    
+---Registers : 
	              256 Bit    Registers := 7     
	                8 Bit    Registers := 31    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 32    
	   7 Input      4 Bit        Muxes := 32    
	  12 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module activation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 32    
+---Registers : 
	              256 Bit    Registers := 7     
	                8 Bit    Registers := 31    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 32    
	   7 Input      4 Bit        Muxes := 32    
	  12 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inp_data_flopped_reg[255:0]' into 'inp_data_flopped_reg[255:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation.v:84]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[31]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[30]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[29]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[28]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[27]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[26]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[25]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[24]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[23]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[22]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[21]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[20]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[19]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[18]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[17]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[16]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[0]
INFO: [Synth 8-3886] merging instance 'data_intercept_flopped_reg[2]' (FDRE) to 'data_intercept_flopped_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[255]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[254]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[253]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[252]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[251]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[247]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[246]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[245]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[244]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[243]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[239]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[238]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[237]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[236]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[235]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[231]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[230]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[229]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[228]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[227]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[223]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[222]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[221]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[220]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[219]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[215]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[214]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[213]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[212]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[211]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[207]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[206]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[205]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[204]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[203]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[199]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[198]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[197]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[196]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[195]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[191]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[190]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[189]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[188]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[187]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[183]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[182]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[181]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[180]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[179]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[175]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[174]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[173]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[172]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[171]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[167]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[166]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[165]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[164]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[163]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[159]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[158]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[157]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[156]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[155]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[151]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[150]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[149]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[148]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[147]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[143]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[142]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[141]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[140]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[139]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[135]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[134]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[133]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[132]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[131]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[127]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[126]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[125]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[124]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[123]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[119]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[118]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[117]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[116]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[115]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[111]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[110]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[109]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[108]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[107]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[103]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[102]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[101]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[100]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_slope_flopped_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_intercept_flopped_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_intercept_flopped_reg[255] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244976 ; free virtual = 312785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244976 ; free virtual = 312785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244971 ; free virtual = 312780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244967 ; free virtual = 312776
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244967 ; free virtual = 312776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244967 ; free virtual = 312775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244967 ; free virtual = 312775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244967 ; free virtual = 312775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244967 ; free virtual = 312775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   148|
|2     |LUT1   |     2|
|3     |LUT2   |   515|
|4     |LUT3   |    42|
|5     |LUT4   |   149|
|6     |LUT5   |   355|
|7     |LUT6   |   577|
|8     |FDRE   |  1476|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3264|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244967 ; free virtual = 312775
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244968 ; free virtual = 312777
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1831.613 ; gain = 357.977 ; free physical = 244978 ; free virtual = 312787
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'activation' is not ideal for floorplanning, since the cellview 'activation' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1893.773 ; gain = 0.000 ; free physical = 244874 ; free virtual = 312683
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1893.773 ; gain = 420.234 ; free physical = 244933 ; free virtual = 312742
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2420.410 ; gain = 526.637 ; free physical = 244443 ; free virtual = 312251
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2420.410 ; gain = 0.000 ; free physical = 244440 ; free virtual = 312249
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.422 ; gain = 0.000 ; free physical = 244420 ; free virtual = 312231
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244404 ; free virtual = 312213

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c5b006f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244403 ; free virtual = 312212

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c5b006f6

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244388 ; free virtual = 312198
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 57382348

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244386 ; free virtual = 312195
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1434b29e6

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244383 ; free virtual = 312192
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1434b29e6

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244382 ; free virtual = 312192
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d679943f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244384 ; free virtual = 312193
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d679943f

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244382 ; free virtual = 312191
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244382 ; free virtual = 312191
Ending Logic Optimization Task | Checksum: d679943f

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244382 ; free virtual = 312191

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d679943f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244379 ; free virtual = 312188

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d679943f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244379 ; free virtual = 312188

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244379 ; free virtual = 312188
Ending Netlist Obfuscation Task | Checksum: d679943f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244378 ; free virtual = 312188
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2516.484 ; gain = 0.000 ; free physical = 244378 ; free virtual = 312187
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d679943f
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module activation ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2532.477 ; gain = 0.000 ; free physical = 244325 ; free virtual = 312135
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.137 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2536.465 ; gain = 3.988 ; free physical = 244307 ; free virtual = 312116
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2718.637 ; gain = 186.160 ; free physical = 244247 ; free virtual = 312056
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2736.656 ; gain = 18.020 ; free physical = 244310 ; free virtual = 312119
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2736.656 ; gain = 204.180 ; free physical = 244310 ; free virtual = 312119

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244339 ; free virtual = 312148


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design activation ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1476
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d679943f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244339 ; free virtual = 312149
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d679943f
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2736.656 ; gain = 220.172 ; free physical = 244344 ; free virtual = 312153
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28053888 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d679943f

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244381 ; free virtual = 312190
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d679943f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244381 ; free virtual = 312190
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d679943f

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244380 ; free virtual = 312190
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d679943f

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244380 ; free virtual = 312189
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d679943f

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244380 ; free virtual = 312189

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244380 ; free virtual = 312189
Ending Netlist Obfuscation Task | Checksum: d679943f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244380 ; free virtual = 312189
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244340 ; free virtual = 312149
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ac7dfd6d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244340 ; free virtual = 312149
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244340 ; free virtual = 312149

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 281e3ce5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312142

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 3ec7f91c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244326 ; free virtual = 312136

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 3ec7f91c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244325 ; free virtual = 312135
Phase 1 Placer Initialization | Checksum: 3ec7f91c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244324 ; free virtual = 312133

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d72c3d52

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244312 ; free virtual = 312122

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244277 ; free virtual = 312087

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 41a882fb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244279 ; free virtual = 312089
Phase 2 Global Placement | Checksum: 71bab83f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244285 ; free virtual = 312095

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 71bab83f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244285 ; free virtual = 312095

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170dcaed9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244286 ; free virtual = 312095

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17beee289

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244285 ; free virtual = 312094

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 125678298

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244285 ; free virtual = 312094

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13ba2a554

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244280 ; free virtual = 312089

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dda0e524

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244279 ; free virtual = 312089

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 183198535

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244279 ; free virtual = 312089
Phase 3 Detail Placement | Checksum: 183198535

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244280 ; free virtual = 312089

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19f3d8a6c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 19f3d8a6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244267 ; free virtual = 312076
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.009. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17077ad1f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244264 ; free virtual = 312074
Phase 4.1 Post Commit Optimization | Checksum: 17077ad1f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244263 ; free virtual = 312072

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17077ad1f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244277 ; free virtual = 312086

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17077ad1f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244276 ; free virtual = 312085

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244276 ; free virtual = 312085
Phase 4.4 Final Placement Cleanup | Checksum: 1ec72d097

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244275 ; free virtual = 312085
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ec72d097

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244275 ; free virtual = 312084
Ending Placer Task | Checksum: 14620a649

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244288 ; free virtual = 312098
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244288 ; free virtual = 312098
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244259 ; free virtual = 312068
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244247 ; free virtual = 312057
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 244241 ; free virtual = 312054
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a1aa3768 ConstDB: 0 ShapeSum: a4766ee1 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "inp_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "activation_type" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "activation_type". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable_activation" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable_activation". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[213]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[213]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[212]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[212]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[211]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[211]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[210]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[210]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[209]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[209]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[233]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[233]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[232]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[232]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[208]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[208]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_available" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_available". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[222]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[222]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[218]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[218]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: fbd410a6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243977 ; free virtual = 311786
Post Restoration Checksum: NetGraph: 140f4951 NumContArr: e7c4c755 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fbd410a6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243972 ; free virtual = 311782

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fbd410a6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243939 ; free virtual = 311748

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fbd410a6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243938 ; free virtual = 311748
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12ae751eb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243933 ; free virtual = 311742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.038  | TNS=0.000  | WHS=0.088  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1029f827f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243936 ; free virtual = 311746

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10ac76b9c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243934 ; free virtual = 311743

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.731  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1577f9cb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243929 ; free virtual = 311739
Phase 4 Rip-up And Reroute | Checksum: 1577f9cb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243929 ; free virtual = 311739

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1577f9cb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243929 ; free virtual = 311739

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1577f9cb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243929 ; free virtual = 311739
Phase 5 Delay and Skew Optimization | Checksum: 1577f9cb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243929 ; free virtual = 311739

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1875fcc25

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243930 ; free virtual = 311740
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.731  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1875fcc25

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243930 ; free virtual = 311740
Phase 6 Post Hold Fix | Checksum: 1875fcc25

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243930 ; free virtual = 311740

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.132443 %
  Global Horizontal Routing Utilization  = 0.20284 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ff3c658b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243930 ; free virtual = 311739

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ff3c658b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243929 ; free virtual = 311739

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 193c57ca8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243929 ; free virtual = 311738

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.731  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 193c57ca8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243929 ; free virtual = 311738
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243960 ; free virtual = 311770

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243961 ; free virtual = 311770
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243961 ; free virtual = 311770
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243957 ; free virtual = 311767
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2736.656 ; gain = 0.000 ; free physical = 243954 ; free virtual = 311767
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2739.387 ; gain = 0.000 ; free physical = 243872 ; free virtual = 311682
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 08:01:29 2022...
