
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    finagle.wot.ece.northwestern.edu
Date:        Mon Feb  2 22:51:16 2026
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



log file: "/home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srr"
Running: rev_1 in foreground

Running edge_detect|rev_1

Running Flow: compile (Compile) on edge_detect|rev_1
# Mon Feb  2 22:51:19 2026

Running Flow: compile_flow (Compile Process) on edge_detect|rev_1
# Mon Feb  2 22:51:19 2026
License granted for 4 parallel jobs

Running: compiler (Compile Input) on edge_detect|rev_1
# Mon Feb  2 22:51:19 2026
Copied /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_comp.srs to /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srs

compiler completed
# Mon Feb  2 22:51:24 2026

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on edge_detect|rev_1
# Mon Feb  2 22:51:24 2026

multi_srs_gen completed
# Mon Feb  2 22:51:24 2026

Return Code: 0
Run Time:00h:00m:00s
Copied /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_mult.srs to /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srs
Complete: Compile Process on edge_detect|rev_1

Running: premap (Premap) on edge_detect|rev_1
# Mon Feb  2 22:51:24 2026

premap completed with warnings
# Mon Feb  2 22:51:25 2026

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on edge_detect|rev_1

Running Flow: map (Map) on edge_detect|rev_1
# Mon Feb  2 22:51:25 2026
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on edge_detect|rev_1
# Mon Feb  2 22:51:25 2026
Copied /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_m.srm to /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srm

fpga_mapper completed with warnings
# Mon Feb  2 22:51:29 2026

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on edge_detect|rev_1
Complete: Logic Synthesis on edge_detect|rev_1
0log file: "/home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srr"
Running: rev_1 in foreground

Running edge_detect|rev_1

Running Flow: compile (Compile) on edge_detect|rev_1
# Mon Feb  2 22:57:59 2026

Running Flow: compile_flow (Compile Process) on edge_detect|rev_1
# Mon Feb  2 22:57:59 2026
License granted for 4 parallel jobs

Running: compiler (Compile Input) on edge_detect|rev_1
# Mon Feb  2 22:57:59 2026
compiler exited with errors
Job failed on: edge_detect|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synlog/edge_detect_top_compiler.srr"
# Mon Feb  2 22:58:00 2026

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on edge_detect|rev_1
Complete: Compile on edge_detect|rev_1
Complete: Logic Synthesis on edge_detect|rev_1
2log file: "/home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srr"
Running: rev_1 in foreground

Running edge_detect|rev_1

Running Flow: compile (Compile) on edge_detect|rev_1
# Mon Feb  2 23:01:24 2026

Running Flow: compile_flow (Compile Process) on edge_detect|rev_1
# Mon Feb  2 23:01:24 2026
License granted for 4 parallel jobs

Running: compiler (Compile Input) on edge_detect|rev_1
# Mon Feb  2 23:01:24 2026
Copied /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_comp.srs to /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srs

compiler completed
# Mon Feb  2 23:01:32 2026

Return Code: 0
Run Time:00h:00m:08s

Running: multi_srs_gen (Multi-srs Generator) on edge_detect|rev_1
# Mon Feb  2 23:01:32 2026

multi_srs_gen completed
# Mon Feb  2 23:01:33 2026

Return Code: 0
Run Time:00h:00m:01s
Copied /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_mult.srs to /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srs
Complete: Compile Process on edge_detect|rev_1

Running: premap (Premap) on edge_detect|rev_1
# Mon Feb  2 23:01:33 2026

premap completed with warnings
# Mon Feb  2 23:01:36 2026

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on edge_detect|rev_1

Running Flow: map (Map) on edge_detect|rev_1
# Mon Feb  2 23:01:36 2026
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on edge_detect|rev_1
# Mon Feb  2 23:01:36 2026
Copied /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_m.srm to /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srm

fpga_mapper completed with warnings
# Mon Feb  2 23:01:48 2026

Return Code: 1
Run Time:00h:00m:12s
Complete: Map on edge_detect|rev_1
Complete: Logic Synthesis on edge_detect|rev_1
0log file: "/home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srr"
Running: rev_1 in foreground

Running edge_detect|rev_1

Running Flow: compile (Compile) on edge_detect|rev_1
# Mon Feb  2 23:07:46 2026

Running Flow: compile_flow (Compile Process) on edge_detect|rev_1
# Mon Feb  2 23:07:46 2026
License granted for 4 parallel jobs

Running: compiler (Compile Input) on edge_detect|rev_1
# Mon Feb  2 23:07:46 2026
Copied /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_comp.srs to /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srs

compiler completed
# Mon Feb  2 23:07:54 2026

Return Code: 0
Run Time:00h:00m:08s

Running: multi_srs_gen (Multi-srs Generator) on edge_detect|rev_1
# Mon Feb  2 23:07:54 2026

multi_srs_gen completed
# Mon Feb  2 23:07:55 2026

Return Code: 0
Run Time:00h:00m:01s
Copied /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_mult.srs to /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srs
Complete: Compile Process on edge_detect|rev_1

Running: premap (Premap) on edge_detect|rev_1
# Mon Feb  2 23:07:55 2026

premap completed with warnings
# Mon Feb  2 23:07:58 2026

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on edge_detect|rev_1

Running Flow: map (Map) on edge_detect|rev_1
# Mon Feb  2 23:07:58 2026
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on edge_detect|rev_1
# Mon Feb  2 23:07:58 2026
Copied /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_m.srm to /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.srm

fpga_mapper completed with warnings
# Mon Feb  2 23:08:10 2026

Return Code: 1
Run Time:00h:00m:12s
Complete: Map on edge_detect|rev_1
Complete: Logic Synthesis on edge_detect|rev_1
0FSM Viewer - mapped register encodings are not available
exit status=0
License checkin: synplifypremierdp
