// Seed: 1768921691
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output tri0 id_2,
    id_12,
    input wor id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    output wand id_8,
    input tri id_9,
    input tri0 id_10
);
  assign id_2 = id_6;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input uwire id_2,
    input wand id_3#(
        .id_14(1 - id_7),
        .id_15(-1),
        .id_16(-1),
        .id_17(-1'b0),
        .id_18(id_18),
        .id_19(-1),
        .id_20(1)
    ),
    output tri1 id_4,
    id_21,
    output supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    input wor id_8,
    output tri id_9,
    input uwire id_10,
    id_22,
    output supply0 id_11,
    output supply0 id_12
);
  wire id_23;
  assign id_21.id_6 = -1;
  module_0 modCall_1 (
      id_21,
      id_10,
      id_11,
      id_10,
      id_11,
      id_12,
      id_0,
      id_11,
      id_5,
      id_21,
      id_7
  );
  assign modCall_1.type_5 = 0;
endmodule
