{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.1991,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.19941,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000901265,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00188646,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000967324,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00188646,
	"finish__design__instance__count__class:fill_cell": 168,
	"finish__design__instance__area__class:fill_cell": 435.456,
	"finish__design__instance__count__class:other": 1412,
	"finish__design__instance__area__class:other": 17781.1,
	"finish__design__instance__count__class:clock_buffer": 9,
	"finish__design__instance__area__class:clock_buffer": 212.285,
	"finish__design__instance__count__class:timing_repair_buffer": 76,
	"finish__design__instance__area__class:timing_repair_buffer": 631.411,
	"finish__design__instance__count__class:inverter": 27,
	"finish__design__instance__area__class:inverter": 154.224,
	"finish__design__instance__count__class:clock_inverter": 5,
	"finish__design__instance__area__class:clock_inverter": 27.216,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 1651.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 297,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3231.45,
	"finish__design__instance__count": 2029,
	"finish__design__instance__area": 24124.3,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.228041,
	"finish__timing__hold__ws": 0.347391,
	"finish__clock__skew__setup": 0.00445458,
	"finish__clock__skew__hold": 0.00445458,
	"finish__timing__drv__max_slew_limit": 0.895576,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.8579,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0014154,
	"finish__power__switching__total": 0.00055718,
	"finish__power__leakage__total": 1.18331e-06,
	"finish__power__total": 0.00197376,
	"finish__design__io": 54,
	"finish__design__die__area": 37829.5,
	"finish__design__core__area": 24124.3,
	"finish__design__instance__count": 1861,
	"finish__design__instance__area": 23688.8,
	"finish__design__instance__count__stdcell": 1861,
	"finish__design__instance__area__stdcell": 23688.8,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.981949,
	"finish__design__instance__utilization__stdcell": 0.981949,
	"finish__design__rows": 24,
	"finish__design__rows:CoreSite": 24,
	"finish__design__sites": 13296,
	"finish__design__sites:CoreSite": 13296,
	"finish__flow__warnings__count": 11,
	"finish__flow__errors__count": 0
}