[01/18 07:02:24      0s] 
[01/18 07:02:24      0s] Cadence Innovus(TM) Implementation System.
[01/18 07:02:24      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/18 07:02:24      0s] 
[01/18 07:02:24      0s] Version:	v21.19-s058_1, built Thu Apr 4 09:59:17 PDT 2024
[01/18 07:02:24      0s] Options:	-stylus 
[01/18 07:02:24      0s] Date:		Sun Jan 18 07:02:24 2026
[01/18 07:02:24      0s] Host:		il2225ht25_shitongg (x86_64 w/Linux 5.15.0-164-generic) (12cores*48cpus*Intel(R) Xeon(R) CPU E7-8857 v2 @ 3.00GHz 30720KB)
[01/18 07:02:24      0s] OS:		Rocky Linux 8.10 (Green Obsidian)
[01/18 07:02:24      0s] 
[01/18 07:02:24      0s] License:
[01/18 07:02:24      0s] 		[07:02:24.290171] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se:27020@lic04.ug.kth.se:27020@lic05.ug.kth.se
[01/18 07:02:24      0s] 
[01/18 07:02:24      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/18 07:02:24      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[01/18 07:02:35     11s] 
[01/18 07:02:35     11s] 
[01/18 07:02:41     17s] Reset Parastics called with the command setExtractRCMode -reset[01/18 07:02:43     18s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
@(#)CDS: Innovus v21.19-s058_1 (64bit) 04/04/2024 09:59 (Linux 3.10.0-693.el7.x86_64)
[01/18 07:02:45     20s] @(#)CDS: NanoRoute 21.19-s058_1 NR231113-0413/21_19-UB (database version 18.20.605) {superthreading v2.17}
[01/18 07:02:45     20s] @(#)CDS: AAE 21.19-s004 (64bit) 04/04/2024 (Linux 3.10.0-693.el7.x86_64)
[01/18 07:02:45     20s] @(#)CDS: CTE 21.19-s010_1 () Mar 27 2024 01:55:37 ( )
[01/18 07:02:45     20s] @(#)CDS: SYNTECH 21.19-s002_1 () Sep  6 2023 22:17:00 ( )
[01/18 07:02:45     20s] @(#)CDS: CPE v21.19-s026
[01/18 07:02:45     20s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[01/18 07:02:45     20s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[01/18 07:02:45     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/18 07:02:45     20s] @(#)CDS: RCDB 11.15.0
[01/18 07:02:45     20s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[01/18 07:02:45     20s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[01/18 07:02:45     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2629991_il2225ht25_shitongg_shitongg_xEZ2nT.

[01/18 07:02:45     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2629991_il2225ht25_shitongg_shitongg_xEZ2nT.
[01/18 07:02:45     20s] 
[01/18 07:02:45     20s] Change the soft stacksize limit to 0.2%RAM (6192 mbytes). Set global soft_stack_size_limit to change the value.
[01/18 07:02:48     23s] 
[01/18 07:02:48     23s] **INFO:  MMMC transition support version v31-84 
[01/18 07:02:48     23s] 
[01/18 07:02:52     27s] @innovus 1> read_db ../db/hierarchical/drra_wrapper.dat/
[01/18 07:03:23     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
#% Begin load design ... (date=01/18 07:03:23, mem=956.5M)
[01/18 07:03:23     37s] Set Default Net Delay as 1000 ps.
[01/18 07:03:23     37s] Set Default Net Load as 0.5 pF. 
[01/18 07:03:23     37s] Set Default Input Pin Transition as 0.1 ps.
[01/18 07:03:23     37s] Set Using Default Delay Limit as 1000.
[01/18 07:03:23     37s] Set Default Input Pin Transition as 0.1 ps.
[01/18 07:03:23     37s] Loading design 'drra_wrapper' saved by 'Innovus' '21.19-s058_1' on 'Sat Jan 17 23:55:52 2026'.
[01/18 07:03:24     38s] Reading LIBSET_WC timing library '/opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz' ...
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_TAPZBX8_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_TAPX8_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_NOM1COLCAPPX1_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_NOM1COLCAPNX1_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX8_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX64_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX5_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX4_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX3_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX32_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX2_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX1_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX16_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX128_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPRX9_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPRX11_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPLX9_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPLX11_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVENRX9_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVENRX11_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 07:04:43    160s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[01/18 07:04:45    161s] Read 959 cells in library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[01/18 07:04:45    161s] Reading LIBSET_BC timing library '/opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_FFG_0P72V_0P00V_0P00V_0P00V_M40C_ccs.lib.gz' ...
[01/18 07:06:06    286s] Read 959 cells in library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_FFG_0P72V_0P00V_0P00V_0P00V_M40C' 
[01/18 07:06:07    287s] Ending "PreSetAnalysisView" (total cpu=0:04:09, real=0:02:43, peak res=2019.9M, current mem=1028.2M)
[01/18 07:06:07    287s] 
[01/18 07:06:07    287s] Loading LEF file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/22FDSOI_10M_2Mx_4Cx_2Bx_2Jx_LB_104cpp_tech.lef ...
[01/18 07:06:07    287s] 
[01/18 07:06:07    287s] Loading LEF file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef ...
[01/18 07:06:07    287s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE' and 'SC8T_104CPP_BASE_CSC_SOURCE' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 07:06:07    287s] If it's defined multiple times for the same pair of types, only the last one
[01/18 07:06:07    287s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 07:06:07    287s] definitions to avoid this warning message.
[01/18 07:06:07    287s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_DRAIN' and 'SC8T_104CPP_BASE_CSC_SOURCE' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 07:06:07    287s] If it's defined multiple times for the same pair of types, only the last one
[01/18 07:06:07    287s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 07:06:07    287s] definitions to avoid this warning message.
[01/18 07:06:07    287s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_DRAIN' and 'SC8T_104CPP_BASE_CSC_DRAIN' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 07:06:07    287s] If it's defined multiple times for the same pair of types, only the last one
[01/18 07:06:07    287s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 07:06:07    287s] definitions to avoid this warning message.
[01/18 07:06:07    287s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' and 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 07:06:07    287s] If it's defined multiple times for the same pair of types, only the last one
[01/18 07:06:07    287s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 07:06:07    287s] definitions to avoid this warning message.
[01/18 07:06:07    287s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE' and 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 07:06:07    287s] If it's defined multiple times for the same pair of types, only the last one
[01/18 07:06:07    287s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 07:06:07    287s] definitions to avoid this warning message.
[01/18 07:06:07    287s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' and 'SC8T_104CPP_BASE_CSC_DRAIN' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 07:06:07    287s] If it's defined multiple times for the same pair of types, only the last one
[01/18 07:06:07    287s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 07:06:07    287s] definitions to avoid this warning message.
[01/18 07:06:07    287s] Set DBUPerIGU to M1 pitch 104.
[01/18 07:06:07    287s] [07:06:07.064785] Periodic Lic check successful
[01/18 07:06:07    287s] [07:06:07.064808] Feature usage summary:
[01/18 07:06:07    287s] [07:06:07.064808] Innovus_Impl_System
[01/18 07:06:07    287s] [07:06:07.064810] Innovus_20nm_Opt
[01/18 07:06:07    287s] 
[01/18 07:06:07    287s] This command "read_db ../db/hierarchical/drra_wrapper.dat/" required an extra checkout of license invs_20nm.
[01/18 07:06:07    287s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X1_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X1_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X0P5_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X1_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-201' for more detail.
[01/18 07:06:07    287s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[01/18 07:06:07    287s] To increase the message display limit, refer to the product command reference manual.
[01/18 07:06:07    287s] **WARN: (IMPLF-200):	Pin 'A' in macro 'SC8T_ANTENNAX11_CSC28L' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 07:06:07    287s] Type 'man IMPLF-200' for more detail.
[01/18 07:06:07    287s] 
[01/18 07:06:07    287s] ##  Check design process and node:  
[01/18 07:06:07    287s] ##  Both design process and tech node are not set.
[01/18 07:06:07    287s] 
[01/18 07:06:07    287s] Loading view definition file from /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/viewDefinition.tcl
[01/18 07:06:08    287s] % Begin Load netlist data ... (date=01/18 07:06:07, mem=1038.5M)
[01/18 07:06:08    287s] *** Begin netlist parsing (mem=1687.4M) ***
[01/18 07:06:08    287s] Created 959 new cells from 2 timing libraries.
[01/18 07:06:08    287s] Reading netlist ...
[01/18 07:06:08    287s] Backslashed names will retain backslash and a trailing blank character.
[01/18 07:06:08    287s] Reading verilogBinary netlist '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.v.bin'
[01/18 07:06:10    289s] 
[01/18 07:06:10    289s] *** Memory Usage v#1 (Current mem = 1864.387M, initial mem = 494.961M) ***
[01/18 07:06:10    289s] *** End netlist parsing (cpu=0:00:02.1, real=0:00:02.0, mem=1864.4M) ***
[01/18 07:06:10    290s] % End Load netlist data ... (date=01/18 07:06:10, total cpu=0:00:02.2, real=0:00:02.0, peak res=1359.2M, current mem=1359.2M)
[01/18 07:06:10    290s] Set top cell to drra_wrapper.
[01/18 07:06:11    291s] Hooked 1918 DB cells to tlib cells.
[01/18 07:06:11    291s] Ending "BindLib:" (total cpu=0:00:00.8, real=0:00:01.0, peak res=1446.1M, current mem=1446.1M)
[01/18 07:06:11    291s] Starting recursive module instantiation check.
[01/18 07:06:12    291s] No recursion found.
[01/18 07:06:12    291s] Building hierarchical netlist for Cell drra_wrapper ...
[01/18 07:06:12    294s] *** Netlist is unique.
[01/18 07:06:12    294s] Setting Std. cell height to 640 DBU (smallest netlist inst).
[01/18 07:06:12    294s] ** info: there are 5263 modules.
[01/18 07:06:12    294s] ** info: there are 600428 stdCell insts.
[01/18 07:06:13    294s] 
[01/18 07:06:13    294s] *** Memory Usage v#1 (Current mem = 2497.801M, initial mem = 494.961M) ***
[01/18 07:06:13    295s] *info: set bottom ioPad orient R0
[01/18 07:06:13    295s] 
[01/18 07:06:13    295s] Honor LEF defined pitches for advanced node
[01/18 07:06:13    295s] Start create_tracks
[01/18 07:06:14    296s] Loading preference file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/gui.pref.tcl ...
[01/18 07:06:14    296s] Effort level <high> specified for reg2reg path_group
[01/18 07:06:14    296s] Slack adjustment of -0 applied on reg2reg path_group
[01/18 07:06:14    296s] add_rings command will ignore shorts while creating rings.
[01/18 07:06:14    296s] add_rings command will disallow rings to go over rows.
[01/18 07:06:14    296s] add_rings command will consider rows while creating rings.
[01/18 07:06:14    296s] The ring targets are set to core/block ring wires.
[01/18 07:06:14    296s] **WARN: (IMPTB-413):	Option "budget_virtual_opt_engine" of the set_db command doesn't regenerate Timing Graph, if it already exists.
[01/18 07:06:14    296s] add_stripes will allow jog to connect padcore ring and block ring.
[01/18 07:06:14    296s] 
[01/18 07:06:14    296s] Stripes will not extend to closest target.
[01/18 07:06:14    296s] When breaking rings, the power planner will consider the existence of blocks.
[01/18 07:06:14    296s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/18 07:06:14    296s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/18 07:06:14    296s] Stripes will not be created over regions without power planning wires.
[01/18 07:06:14    296s] Offset for stripe breaking is set to 0.
[01/18 07:06:14    296s] Stripes will stop at the boundary of the specified area.
[01/18 07:06:14    296s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/18 07:06:14    296s] Change floorplan default-technical-site to 'SC8T_104CPP_CMOS22FDX'.
[01/18 07:06:14    296s] 
[01/18 07:06:14    296s] Loading LEF file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.lef.info.gz ...
[01/18 07:06:15    296s] Extraction setup Delayed 
[01/18 07:06:15    296s] *Info: initialize multi-corner CTS.
[01/18 07:06:15    297s] Reading LIBSET_TC timing library '/opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C_ccs.lib.gz' ...
[01/18 07:07:35    418s] Read 959 cells in library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C' 
[01/18 07:07:36    419s] Ending "SetAnalysisView" (total cpu=0:02:03, real=0:01:21, peak res=2767.6M, current mem=1814.6M)
[01/18 07:07:36    420s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/18 07:07:36    420s] 
[01/18 07:07:36    420s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[01/18 07:07:37    420s] Summary for sequential cells identification: 
[01/18 07:07:37    420s]   Identified SBFF number: 75
[01/18 07:07:37    420s]   Identified MBFF number: 0
[01/18 07:07:37    420s]   Identified SB Latch number: 0
[01/18 07:07:37    420s]   Identified MB Latch number: 0
[01/18 07:07:37    420s]   Not identified SBFF number: 0
[01/18 07:07:37    420s]   Not identified MBFF number: 0
[01/18 07:07:37    420s]   Not identified SB Latch number: 0
[01/18 07:07:37    420s]   Not identified MB Latch number: 0
[01/18 07:07:37    420s]   Number of sequential cells which are not FFs: 26
[01/18 07:07:37    420s] Total number of combinational cells: 808
[01/18 07:07:37    420s] Total number of sequential cells: 101
[01/18 07:07:37    420s] Total number of tristate cells: 4
[01/18 07:07:37    420s] Total number of level shifter cells: 0
[01/18 07:07:37    420s] Total number of power gating cells: 0
[01/18 07:07:37    420s] Total number of isolation cells: 0
[01/18 07:07:37    420s] Total number of power switch cells: 0
[01/18 07:07:37    420s] Total number of pulse generator cells: 0
[01/18 07:07:37    420s] Total number of always on buffers: 0
[01/18 07:07:37    420s] Total number of retention cells: 0
[01/18 07:07:37    420s] Total number of physical cells: 46
[01/18 07:07:37    420s] List of usable buffers: SC8T_BUFX0P5_A_CSC28L SC8T_BUFX0P5_CSC28L SC8T_BUFX10_CSC28L SC8T_BUFX12_CSC28L SC8T_BUFX16_CSC28L SC8T_BUFX1P5_CSC28L SC8T_BUFX1_A_CSC28L SC8T_BUFX1_MR_CSC28L SC8T_BUFX1_CSC28L SC8T_BUFX20_CSC28L SC8T_BUFX24_CSC28L SC8T_BUFX2_CSC28L SC8T_BUFX3_CSC28L SC8T_BUFX4_MR_CSC28L SC8T_BUFX4_CSC28L SC8T_BUFX6_CSC28L SC8T_BUFX8_CSC28L SC8T_CKBUFX10_CSC28L SC8T_CKBUFX12_CSC28L SC8T_CKBUFX16_CSC28L SC8T_CKBUFX1_MR_CSC28L SC8T_CKBUFX1_CSC28L SC8T_CKBUFX20_CSC28L SC8T_CKBUFX24_CSC28L SC8T_CKBUFX2_CSC28L SC8T_CKBUFX4_CSC28L SC8T_CKBUFX6_CSC28L SC8T_CKBUFX8_CSC28L
[01/18 07:07:37    420s] Total number of usable buffers: 28
[01/18 07:07:37    420s] List of unusable buffers:
[01/18 07:07:37    420s] Total number of unusable buffers: 0
[01/18 07:07:37    420s] List of usable inverters: SC8T_INVX0P5_CSC28L SC8T_INVX10_CSC28L SC8T_INVX12_CSC28L SC8T_INVX16_CSC28L SC8T_INVX1P5_CSC28L SC8T_INVX1_3CPP_CSC28L SC8T_INVX1_MR_CSC28L SC8T_INVX1_CSC28L SC8T_INVX20_CSC28L SC8T_INVX24_CSC28L SC8T_INVX2_CSC28L SC8T_INVX3_CSC28L SC8T_INVX4_CSC28L SC8T_INVX6_CSC28L SC8T_INVX8_CSC28L SC8T_CKINVX10_CSC28L SC8T_CKINVX12_CSC28L SC8T_CKINVX16_CSC28L SC8T_CKINVX1_MR_CSC28L SC8T_CKINVX1_CSC28L SC8T_CKINVX20_CSC28L SC8T_CKINVX24_CSC28L SC8T_CKINVX2_CSC28L SC8T_CKINVX4_CSC28L SC8T_CKINVX6_CSC28L SC8T_CKINVX8_CSC28L
[01/18 07:07:37    420s] Total number of usable inverters: 26
[01/18 07:07:37    420s] List of unusable inverters:
[01/18 07:07:37    420s] Total number of unusable inverters: 0
[01/18 07:07:37    420s] List of identified usable delay cells: SC8T_DLY100X1_CSC28L SC8T_DLY40X1_CSC28L SC8T_DLY60X1_CSC28L SC8T_DLY80X1_CSC28L
[01/18 07:07:37    420s] Total number of identified usable delay cells: 4
[01/18 07:07:37    420s] List of identified unusable delay cells:
[01/18 07:07:37    420s] Total number of identified unusable delay cells: 0
[01/18 07:07:37    420s] 
[01/18 07:07:37    420s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[01/18 07:07:37    420s] 
[01/18 07:07:37    420s] TimeStamp Deleting Cell Server Begin ...
[01/18 07:07:37    420s] 
[01/18 07:07:37    420s] TimeStamp Deleting Cell Server End ...
[01/18 07:07:37    420s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2314.8M, current mem=2314.8M)
[01/18 07:07:37    420s] 
[01/18 07:07:37    420s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[01/18 07:07:37    420s] Summary for sequential cells identification: 
[01/18 07:07:37    420s]   Identified SBFF number: 75
[01/18 07:07:37    420s]   Identified MBFF number: 0
[01/18 07:07:37    420s]   Identified SB Latch number: 0
[01/18 07:07:37    420s]   Identified MB Latch number: 0
[01/18 07:07:37    420s]   Not identified SBFF number: 0
[01/18 07:07:37    420s]   Not identified MBFF number: 0
[01/18 07:07:37    420s]   Not identified SB Latch number: 0
[01/18 07:07:37    420s]   Not identified MB Latch number: 0
[01/18 07:07:37    420s]   Number of sequential cells which are not FFs: 26
[01/18 07:07:37    420s] 
[01/18 07:07:37    420s] Trim Metal Layers:
[01/18 07:07:37    420s]  Visiting view : AVF_RCWORST
[01/18 07:07:37    420s]    : PowerDomain = none : Weighted F : unweighted  = 11.10 (1.000) with rcCorner = 0
[01/18 07:07:37    420s]    : PowerDomain = none : Weighted F : unweighted  = 7.90 (1.000) with rcCorner = -1
[01/18 07:07:37    420s]  Visiting view : AVF_RCBEST
[01/18 07:07:37    420s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 1
[01/18 07:07:37    420s]    : PowerDomain = none : Weighted F : unweighted  = 5.60 (1.000) with rcCorner = -1
[01/18 07:07:37    420s]  Visiting view : AVF_RCTYP
[01/18 07:07:37    420s]    : PowerDomain = none : Weighted F : unweighted  = 7.30 (1.000) with rcCorner = 2
[01/18 07:07:37    420s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/18 07:07:37    420s] 
[01/18 07:07:37    420s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[01/18 07:07:37    420s] 
[01/18 07:07:37    420s] TimeStamp Deleting Cell Server Begin ...
[01/18 07:07:37    420s] 
[01/18 07:07:37    420s] TimeStamp Deleting Cell Server End ...
[01/18 07:07:37    420s] Reading floorplan file - /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.gz (mem = 3040.2M).
[01/18 07:07:37    420s] % Begin Load floorplan data ... (date=01/18 07:07:37, mem=2316.8M)
[01/18 07:07:38    420s] *info: reset 651343 existing net BottomPreferredLayer and AvoidDetour
[01/18 07:07:38    421s] Deleting old partition specification.
[01/18 07:07:38    421s] Set FPlanBox to (0 0 1690000 430000)
[01/18 07:07:38    421s] 
[01/18 07:07:38    421s] Honor LEF defined pitches for advanced node
[01/18 07:07:38    421s] Start create_tracks
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s]  ... processed partition successfully.
[01/18 07:07:38    421s] Reading binary special route file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.spr.gz (Created by Innovus v21.19-s058_1 on Sat Jan 17 23:55:42 2026, version: 1)
[01/18 07:07:38    421s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2320.7M, current mem=2320.7M)
[01/18 07:07:38    421s] Reading partition pin assignment from the file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_bot_5.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_5] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_bot_1.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_1] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_top_2.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_2] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_top_left_corner.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_left_corner] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_top_3.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_3] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_bot_4.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_4] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_top_right_corner.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_right_corner] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_bot_0.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_0] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_top_1.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_1] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_top_5.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_5] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_bot_2.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_2] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_bot_3.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_3] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_bot_right_corner.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_right_corner] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_bot_left_corner.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_left_corner] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_top_0.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_0] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Reading pin assignment for the partition Silago_top_4.
[01/18 07:07:38    421s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_4] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 07:07:38    421s] Set (Silago_bot_inst_2_1) in fence {(430.0400000000 , 10.0000000000) (630.0320000000 , 209.6800000000)}
[01/18 07:07:38    421s] Set (Silago_bot_inst_6_1) in fence {(1270.0480000000 , 10.0000000000) (1470.0400000000 , 209.6800000000)}
[01/18 07:07:38    421s] Set (Silago_top_inst_5_0) in fence {(1059.9680000000 , 219.9200000000) (1259.9600000000 , 420.2400000000)}
[01/18 07:07:38    421s] Set (Silago_top_l_corner_inst_0_0) in fence {(9.9840000000 , 219.9200000000) (209.9760000000 , 420.2400000000)}
[01/18 07:07:38    421s] Set (Silago_top_inst_4_0) in fence {(849.9920000000 , 219.9200000000) (1049.9840000000 , 420.2400000000)}
[01/18 07:07:38    421s] Set (Silago_bot_inst_3_1) in fence {(640.0160000000 , 10.0000000000) (840.0080000000 , 209.6800000000)}
[01/18 07:07:38    421s] Set (Silago_top_r_corner_inst_7_0) in fence {(1480.0240000000 , 219.9200000000) (1680.0160000000 , 420.2400000000)}
[01/18 07:07:38    421s] Set (Silago_bot_inst_1_1) in fence {(219.9600000000 , 10.0000000000) (419.9520000000 , 209.6800000000)}
[01/18 07:07:38    421s] Set (Silago_top_inst_6_0) in fence {(1270.0480000000 , 219.9200000000) (1470.0400000000 , 420.2400000000)}
[01/18 07:07:38    421s] Set (Silago_top_inst_2_0) in fence {(430.0400000000 , 219.9200000000) (630.0320000000 , 420.2400000000)}
[01/18 07:07:38    421s] Set (Silago_bot_inst_5_1) in fence {(1059.9680000000 , 10.0000000000) (1259.9600000000 , 209.6800000000)}
[01/18 07:07:38    421s] Set (Silago_bot_inst_4_1) in fence {(849.9920000000 , 10.0000000000) (1049.9840000000 , 209.6800000000)}
[01/18 07:07:38    421s] Set (Silago_bot_r_corner_inst_7_1) in fence {(1480.0240000000 , 10.0000000000) (1680.0160000000 , 209.6800000000)}
[01/18 07:07:38    421s] Set (Silago_bot_l_corner_inst_0_1) in fence {(9.9840000000 , 10.0000000000) (209.9760000000 , 209.6800000000)}
[01/18 07:07:38    421s] Set (Silago_top_inst_1_0) in fence {(219.9600000000 , 219.9200000000) (419.9520000000 , 420.2400000000)}
[01/18 07:07:38    421s] Set (Silago_top_inst_3_0) in fence {(640.0160000000 , 219.9200000000) (840.0080000000 , 420.2400000000)}
[01/18 07:07:39    422s] Extracting standard cell pins and blockage ...... 
[01/18 07:07:39    422s] Pin and blockage extraction finished
[01/18 07:07:39    422s] Delete all existing relative floorplan constraints.
[01/18 07:07:39    422s] % End Load floorplan data ... (date=01/18 07:07:39, total cpu=0:00:01.4, real=0:00:02.0, peak res=2320.7M, current mem=2319.8M)
[01/18 07:07:39    422s] Reading congestion map file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.route.congmap.gz ...
[01/18 07:07:39    422s] % Begin Load SymbolTable ... (date=01/18 07:07:39, mem=2319.9M)
[01/18 07:07:39    422s] Suppress "**WARN ..." messages.
[01/18 07:07:39    422s] routingBox: (0 0) (1690000 430000)
[01/18 07:07:39    422s] coreBox:    (9984 10000) (1680016 420000)
[01/18 07:07:39    422s] Un-suppress "**WARN ..." messages.
[01/18 07:07:41    424s] % End Load SymbolTable ... (date=01/18 07:07:41, total cpu=0:00:01.9, real=0:00:02.0, peak res=2392.5M, current mem=2392.5M)
[01/18 07:07:41    424s] Loading place ...
[01/18 07:07:41    424s] % Begin Load placement data ... (date=01/18 07:07:41, mem=2392.5M)
[01/18 07:07:41    424s] Reading placement file - /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.place.gz.
[01/18 07:07:41    424s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Sat Jan 17 23:55:43 2026, version# 2) ...
[01/18 07:07:42    425s] Read Views for adaptive view pruning ...
[01/18 07:07:42    425s] Read 0 views from Binary DB for adaptive view pruning
[01/18 07:07:42    425s] *** Completed restorePlace (cpu=0:00:01.2 real=0:00:01.0 mem=3112.6M) ***
[01/18 07:07:42    425s] Total net length = 9.415e+06 (4.615e+06 4.800e+06) (ext = 3.306e+06)
[01/18 07:07:42    425s] % End Load placement data ... (date=01/18 07:07:42, total cpu=0:00:01.3, real=0:00:01.0, peak res=2468.6M, current mem=2468.6M)
[01/18 07:07:43    425s] Reading PG file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on       Sat Jan 17 23:55:42 2026)
[01/18 07:07:43    425s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3109.6M) ***
[01/18 07:07:43    426s] % Begin Load routing data ... (date=01/18 07:07:43, mem=2468.7M)
[01/18 07:07:43    426s] Reading routing file - /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.route.gz.
[01/18 07:07:43    426s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Sat Jan 17 23:55:43 2026 Format: 20.1) ...
[01/18 07:07:51    433s] *** Total 634735 nets are successfully restored.
[01/18 07:07:51    433s] *** Completed restoreRoute (cpu=0:00:07.7 real=0:00:08.0 mem=4205.3M) ***
[01/18 07:07:51    434s] % End Load routing data ... (date=01/18 07:07:51, total cpu=0:00:07.9, real=0:00:08.0, peak res=3568.3M, current mem=3564.1M)
[01/18 07:07:51    434s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[01/18 07:07:51    434s] Reading property file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.prop
[01/18 07:07:51    434s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4205.4M) ***
[01/18 07:07:52    434s] add_rings command will ignore shorts while creating rings.
[01/18 07:07:52    434s] add_rings command will disallow rings to go over rows.
[01/18 07:07:52    434s] add_rings command will consider rows while creating rings.
[01/18 07:07:52    434s] The ring targets are set to core/block ring wires.
[01/18 07:07:52    434s] add_stripes will allow jog to connect padcore ring and block ring.
[01/18 07:07:52    434s] 
[01/18 07:07:52    434s] Stripes will not extend to closest target.
[01/18 07:07:52    434s] When breaking rings, the power planner will consider the existence of blocks.
[01/18 07:07:52    434s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/18 07:07:52    434s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/18 07:07:52    434s] Stripes will not be created over regions without power planning wires.
[01/18 07:07:52    434s] Offset for stripe breaking is set to 0.
[01/18 07:07:52    434s] Stripes will stop at the boundary of the specified area.
[01/18 07:07:52    434s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/18 07:07:52    434s] **WARN: (IMPTB-413):	Option "budget_virtual_opt_engine" of the set_db command doesn't regenerate Timing Graph, if it already exists.
[01/18 07:07:52    434s] Change floorplan default-technical-site to 'SC8T_104CPP_CMOS22FDX'.
[01/18 07:07:52    434s] Loading preRoute extraction data from directory '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/extraction/' ...
[01/18 07:07:52    434s] Restore PreRoute RC Grid meta data successful.
[01/18 07:07:52    434s] Extraction setup Started 
[01/18 07:07:52    434s] 
[01/18 07:07:52    434s] Trim Metal Layers:
[01/18 07:07:52    434s] Initializing multi-corner RC extraction with 3 active RC Corners ...
[01/18 07:07:52    434s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[01/18 07:07:52    434s] __QRC_SADV_USE_LE__ is set 0
[01/18 07:07:53    435s] Metal Layer Id 1 is M1 
[01/18 07:07:53    435s] Metal Layer Id 2 is M2 
[01/18 07:07:53    435s] Metal Layer Id 3 is C1 
[01/18 07:07:53    435s] Metal Layer Id 4 is C2 
[01/18 07:07:53    435s] Metal Layer Id 5 is C3 
[01/18 07:07:53    435s] Metal Layer Id 6 is C4 
[01/18 07:07:53    435s] Metal Layer Id 7 is BA 
[01/18 07:07:53    435s] Metal Layer Id 8 is BB 
[01/18 07:07:53    435s] Metal Layer Id 9 is JA 
[01/18 07:07:53    435s] Metal Layer Id 10 is JB 
[01/18 07:07:53    435s] Metal Layer Id 11 is LB 
[01/18 07:07:53    435s] Via Layer Id 33 is CA 
[01/18 07:07:53    435s] Via Layer Id 34 is V1 
[01/18 07:07:53    435s] Via Layer Id 35 is AY 
[01/18 07:07:53    435s] Via Layer Id 36 is A1 
[01/18 07:07:53    435s] Via Layer Id 37 is A2 
[01/18 07:07:53    435s] Via Layer Id 38 is A3 
[01/18 07:07:53    435s] Via Layer Id 39 is WT 
[01/18 07:07:53    435s] Via Layer Id 40 is WA 
[01/18 07:07:53    435s] Via Layer Id 41 is YR 
[01/18 07:07:53    435s] Via Layer Id 42 is XD 
[01/18 07:07:53    435s] Via Layer Id 43 is VV 
[01/18 07:07:53    435s] 
[01/18 07:07:53    435s] Trim Metal Layers:
[01/18 07:07:53    435s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/18 07:07:53    435s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/18 07:07:53    435s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/18 07:07:53    435s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/18 07:07:53    435s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/18 07:07:53    435s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/18 07:07:53    435s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/18 07:07:53    435s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/18 07:07:53    435s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/18 07:07:53    435s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/18 07:07:53    435s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/18 07:07:53    435s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/18 07:07:53    435s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/18 07:07:53    435s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/18 07:07:53    435s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/18 07:07:53    435s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/18 07:07:53    435s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/18 07:07:53    435s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/18 07:07:53    435s] Generating auto layer map file.
[01/18 07:07:53    435s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/18 07:07:53    435s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/18 07:07:53    435s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/18 07:07:53    435s] Metal Layer Id 1 mapped to 5 
[01/18 07:07:53    435s] Via Layer Id 1 mapped to 6 
[01/18 07:07:53    435s] Metal Layer Id 2 mapped to 7 
[01/18 07:07:53    435s] Via Layer Id 2 mapped to 8 
[01/18 07:07:53    435s] Metal Layer Id 3 mapped to 9 
[01/18 07:07:53    435s] Via Layer Id 3 mapped to 10 
[01/18 07:07:53    435s] Metal Layer Id 4 mapped to 11 
[01/18 07:07:53    435s] Via Layer Id 4 mapped to 12 
[01/18 07:07:53    435s] Metal Layer Id 5 mapped to 13 
[01/18 07:07:53    435s] Via Layer Id 5 mapped to 14 
[01/18 07:07:53    435s] Metal Layer Id 6 mapped to 15 
[01/18 07:07:53    435s] Via Layer Id 6 mapped to 16 
[01/18 07:07:53    435s] Metal Layer Id 7 mapped to 17 
[01/18 07:07:53    435s] Via Layer Id 7 mapped to 18 
[01/18 07:07:53    435s] Metal Layer Id 8 mapped to 19 
[01/18 07:07:53    435s] Via Layer Id 8 mapped to 20 
[01/18 07:07:53    435s] Metal Layer Id 9 mapped to 21 
[01/18 07:07:53    435s] Via Layer Id 9 mapped to 22 
[01/18 07:07:53    435s] Metal Layer Id 10 mapped to 23 
[01/18 07:07:53    435s] Via Layer Id 10 mapped to 24 
[01/18 07:07:53    435s] Metal Layer Id 11 mapped to 25 
[01/18 07:07:54    436s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/18 07:07:54    436s] eee: Reading patterns meta data.
[01/18 07:07:54    436s] Restore PreRoute Pattern Extraction data successful in header.
[01/18 07:07:54    436s] Loading preRoute extracted patterns from file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.techData.gz' ...
[01/18 07:07:54    436s] readViaRC viaRead:598, nrVia:598
[01/18 07:07:54    436s] isWireRCValid Validate checksum:4136160, FromFile:4136160accessWirePatterns Pattern count:23220, FromFile:23220 Checksum:4136160, FromFile:4136160
[01/18 07:07:54    436s] readViaRC viaRead:598, nrVia:598
[01/18 07:07:54    436s] isWireRCValid Validate checksum:7916328, FromFile:7916328accessWirePatterns Pattern count:23220, FromFile:23220 Checksum:7916328, FromFile:7916328
[01/18 07:07:54    436s] readViaRC viaRead:598, nrVia:598
[01/18 07:07:54    436s] isWireRCValid Validate checksum:11696496, FromFile:11696496accessWirePatterns Pattern count:23220, FromFile:23220 Checksum:11696496, FromFile:11696496
[01/18 07:07:54    436s] eee: PatternAvail:1, PreRoutePatternReadFailed:0
[01/18 07:07:54    436s] Restore PreRoute Pattern Extraction data successful.
[01/18 07:07:54    436s] Completed (cpu: 0:00:01.8 real: 0:00:02.0)
[01/18 07:07:54    436s] Set Shrink Factor to 1.00000
[01/18 07:07:54    436s] Summary of Active RC-Corners : 
[01/18 07:07:54    436s]  
[01/18 07:07:54    436s]  Analysis View: AVF_RCWORST
[01/18 07:07:54    436s]     RC-Corner Name        : rc_worst
[01/18 07:07:54    436s]     RC-Corner Index       : 0
[01/18 07:07:54    436s]     RC-Corner Temperature : 25 Celsius
[01/18 07:07:54    436s]     RC-Corner Cap Table   : ''
[01/18 07:07:54    436s]     RC-Corner PreRoute Res Factor         : 1
[01/18 07:07:54    436s]     RC-Corner PreRoute Cap Factor         : 1
[01/18 07:07:54    436s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/18 07:07:54    436s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/18 07:07:54    436s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/18 07:07:54    436s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/18 07:07:54    436s]     RC-Corner Technology file: '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_worst/qrcTechFile'
[01/18 07:07:54    436s]  
[01/18 07:07:54    436s]  Analysis View: AVF_RCBEST
[01/18 07:07:54    436s]     RC-Corner Name        : rc_best
[01/18 07:07:54    436s]     RC-Corner Index       : 1
[01/18 07:07:54    436s]     RC-Corner Temperature : 25 Celsius
[01/18 07:07:54    436s]     RC-Corner Cap Table   : ''
[01/18 07:07:54    436s]     RC-Corner PreRoute Res Factor         : 1
[01/18 07:07:54    436s]     RC-Corner PreRoute Cap Factor         : 1
[01/18 07:07:54    436s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/18 07:07:54    436s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/18 07:07:54    436s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/18 07:07:54    436s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/18 07:07:54    436s]     RC-Corner Technology file: '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_best/qrcTechFile'
[01/18 07:07:54    436s]  
[01/18 07:07:54    436s]  Analysis View: AVF_RCTYP
[01/18 07:07:54    436s]     RC-Corner Name        : rc_typ
[01/18 07:07:54    436s]     RC-Corner Index       : 2
[01/18 07:07:54    436s]     RC-Corner Temperature : 25 Celsius
[01/18 07:07:54    436s]     RC-Corner Cap Table   : ''
[01/18 07:07:54    436s]     RC-Corner PreRoute Res Factor         : 1
[01/18 07:07:54    436s]     RC-Corner PreRoute Cap Factor         : 1
[01/18 07:07:54    436s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/18 07:07:54    436s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/18 07:07:54    436s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/18 07:07:54    436s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/18 07:07:54    436s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/18 07:07:54    436s]     RC-Corner Technology file: '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile'
[01/18 07:07:54    436s] Technology file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_worst/qrcTechFile' associated with first view 'AVF_RCWORST' will be used as the primary corner for the multi-corner extraction.
[01/18 07:07:54    436s] 
[01/18 07:07:54    436s] Trim Metal Layers:
[01/18 07:07:56    438s] LayerId::1 widthSet size::1
[01/18 07:07:56    438s] LayerId::2 widthSet size::1
[01/18 07:07:56    438s] LayerId::3 widthSet size::1
[01/18 07:07:56    438s] LayerId::4 widthSet size::1
[01/18 07:07:56    438s] LayerId::5 widthSet size::1
[01/18 07:07:56    438s] LayerId::6 widthSet size::1
[01/18 07:07:56    438s] LayerId::7 widthSet size::1
[01/18 07:07:56    438s] LayerId::8 widthSet size::1
[01/18 07:07:56    438s] LayerId::9 widthSet size::1
[01/18 07:07:56    438s] LayerId::10 widthSet size::1
[01/18 07:07:56    438s] LayerId::11 widthSet size::1
[01/18 07:07:56    438s] Checksum of RCGrid density data read::(132 132) passed::1
[01/18 07:07:56    438s] Restore PreRoute RC Grid data successful.
[01/18 07:07:56    438s] eee: pegSigSF::1.070000
[01/18 07:07:56    438s] Restored RC grid for preRoute extraction.
[01/18 07:07:56    438s] Initializing multi-corner resistance tables ...
[01/18 07:07:56    438s] ReadRoutingBlockageFactor status::1
[01/18 07:07:56    438s] Restore PreRoute Blockage data successful.
[01/18 07:07:56    438s] eee: Reading Grid unit RC.
[01/18 07:07:56    438s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc_worst
[01/18 07:07:56    438s] RCCorner in design data Name::rc_worst Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_worst/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:56    438s] RCCorner in saved data Name::rc_worst Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_worst/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:56    438s] Unit RC read checksum: 807576, count: 807576, status: 1
[01/18 07:07:57    438s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc_best
[01/18 07:07:57    438s] RCCorner in design data Name::rc_best Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_best/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:57    438s] RCCorner in saved data Name::rc_worst Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_worst/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:57    438s] RCCorner in design data Name::rc_best Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_best/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:57    438s] RCCorner in saved data Name::rc_best Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_best/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:57    438s] Unit RC read checksum: 807576, count: 807576, status: 1
[01/18 07:07:57    438s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc_typ
[01/18 07:07:57    438s] RCCorner in design data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:57    438s] RCCorner in saved data Name::rc_worst Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_worst/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:57    438s] RCCorner in design data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:57    438s] RCCorner in saved data Name::rc_best Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_best/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:57    438s] RCCorner in design data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:57    438s] RCCorner in saved data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 07:07:57    438s] Unit RC read checksum: 807576, count: 807576, status: 1
[01/18 07:07:57    438s] Number of RC corner to be extracted::0
[01/18 07:07:57    438s] eee: l::1 avDens::0.006826 usedTrk::7208.211564 availTrk::1056000.000000 sigTrk::7208.211564
[01/18 07:07:57    438s] eee: l::2 avDens::0.190206 usedTrk::251011.185008 availTrk::1319680.000000 sigTrk::251011.185008
[01/18 07:07:57    438s] eee: l::3 avDens::0.416672 usedTrk::484598.424520 availTrk::1163022.222222 sigTrk::484598.424520
[01/18 07:07:57    438s] eee: l::4 avDens::0.292778 usedTrk::337987.642204 availTrk::1154417.777778 sigTrk::337987.642204
[01/18 07:07:57    438s] eee: l::5 avDens::0.001571 usedTrk::21.895312 availTrk::13937.777778 sigTrk::21.895312
[01/18 07:07:57    438s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 07:07:57    438s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 07:07:57    438s] eee: l::8 avDens::0.008475 usedTrk::1346.625000 availTrk::158897.777778 sigTrk::1346.625000
[01/18 07:07:57    438s] eee: l::9 avDens::0.039551 usedTrk::297.000000 availTrk::7509.333333 sigTrk::297.000000
[01/18 07:07:57    438s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 07:07:57    438s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 07:07:57    438s] {RT rc_worst 0 11 11 {7 0} {9 0} {10 0} 3}
[01/18 07:07:59    439s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.381025 uaWl=1.000000 uaWlH=0.305686 aWlH=0.000000 lMod=0 pMax=0.839000 pMod=82 wcR=0.665400 newSi=0.001600 wHLS=1.663500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[01/18 07:07:59    439s] Restore PreRoute all RC Grid data successful.[01/18 07:07:59    439s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[01/18 07:07:59    439s] Start generating vias ..
#create default rule from bind_ndr_rule rule=0x7f39cdf1ac10 0x7f38f5f37558
[01/18 07:08:03    444s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.060000 is less than the previous entry 0.080000.
[01/18 07:08:03    444s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.064000 is less than the previous entry 0.080000.
[01/18 07:08:03    444s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.060000 is less than the previous entry 0.080000.
[01/18 07:08:03    444s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.068000 is less than the previous entry 0.080000.
[01/18 07:08:03    444s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.068000 is less than the previous entry 0.080000.
[01/18 07:08:03    444s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.074000 is less than the previous entry 0.080000.
[01/18 07:08:04    444s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1214050215 routing_via=1
[01/18 07:08:04    444s] Extracting standard cell pins and blockage ...... 
[01/18 07:08:04    445s] Pin and blockage extraction finished
[01/18 07:08:04    445s] Via generation completed successfully.
[01/18 07:08:04    445s] __QRC_SADV_USE_LE__ is set 0
[01/18 07:08:05    446s] Metal Layer Id 1 is M1 
[01/18 07:08:05    446s] Metal Layer Id 2 is M2 
[01/18 07:08:05    446s] Metal Layer Id 3 is C1 
[01/18 07:08:05    446s] Metal Layer Id 4 is C2 
[01/18 07:08:05    446s] Metal Layer Id 5 is C3 
[01/18 07:08:05    446s] Metal Layer Id 6 is C4 
[01/18 07:08:05    446s] Metal Layer Id 7 is BA 
[01/18 07:08:05    446s] Metal Layer Id 8 is BB 
[01/18 07:08:05    446s] Metal Layer Id 9 is JA 
[01/18 07:08:05    446s] Metal Layer Id 10 is JB 
[01/18 07:08:05    446s] Metal Layer Id 11 is LB 
[01/18 07:08:05    446s] Via Layer Id 33 is CA 
[01/18 07:08:05    446s] Via Layer Id 34 is V1 
[01/18 07:08:05    446s] Via Layer Id 35 is AY 
[01/18 07:08:05    446s] Via Layer Id 36 is A1 
[01/18 07:08:05    446s] Via Layer Id 37 is A2 
[01/18 07:08:05    446s] Via Layer Id 38 is A3 
[01/18 07:08:05    446s] Via Layer Id 39 is WT 
[01/18 07:08:05    446s] Via Layer Id 40 is WA 
[01/18 07:08:05    446s] Via Layer Id 41 is YR 
[01/18 07:08:05    446s] Via Layer Id 42 is XD 
[01/18 07:08:05    446s] Via Layer Id 43 is VV 
[01/18 07:08:05    446s] 
[01/18 07:08:05    446s] Trim Metal Layers:
[01/18 07:08:05    446s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/18 07:08:05    446s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/18 07:08:05    446s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/18 07:08:05    446s] Generating auto layer map file.
[01/18 07:08:05    446s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/18 07:08:05    446s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/18 07:08:05    446s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/18 07:08:05    446s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/18 07:08:05    446s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/18 07:08:05    446s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/18 07:08:05    446s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/18 07:08:05    446s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/18 07:08:05    446s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/18 07:08:05    446s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/18 07:08:05    446s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/18 07:08:05    446s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/18 07:08:05    446s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/18 07:08:05    446s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/18 07:08:05    446s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/18 07:08:05    446s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/18 07:08:05    446s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/18 07:08:05    446s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/18 07:08:05    446s] Metal Layer Id 1 mapped to 5 
[01/18 07:08:05    446s] Via Layer Id 1 mapped to 6 
[01/18 07:08:05    446s] Metal Layer Id 2 mapped to 7 
[01/18 07:08:05    446s] Via Layer Id 2 mapped to 8 
[01/18 07:08:05    446s] Metal Layer Id 3 mapped to 9 
[01/18 07:08:05    446s] Via Layer Id 3 mapped to 10 
[01/18 07:08:05    446s] Metal Layer Id 4 mapped to 11 
[01/18 07:08:05    446s] Via Layer Id 4 mapped to 12 
[01/18 07:08:05    446s] Metal Layer Id 5 mapped to 13 
[01/18 07:08:05    446s] Via Layer Id 5 mapped to 14 
[01/18 07:08:05    446s] Metal Layer Id 6 mapped to 15 
[01/18 07:08:05    446s] Via Layer Id 6 mapped to 16 
[01/18 07:08:05    446s] Metal Layer Id 7 mapped to 17 
[01/18 07:08:05    446s] Via Layer Id 7 mapped to 18 
[01/18 07:08:05    446s] Metal Layer Id 8 mapped to 19 
[01/18 07:08:05    446s] Via Layer Id 8 mapped to 20 
[01/18 07:08:05    446s] Metal Layer Id 9 mapped to 21 
[01/18 07:08:05    446s] Via Layer Id 9 mapped to 22 
[01/18 07:08:05    446s] Metal Layer Id 10 mapped to 23 
[01/18 07:08:05    446s] Via Layer Id 10 mapped to 24 
[01/18 07:08:05    446s] Metal Layer Id 11 mapped to 25 
[01/18 07:08:05    446s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/18 07:08:05    446s] eee: Reading patterns meta data.
[01/18 07:08:05    446s] eee: PatternAvail:0, PreRoutePatternReadFailed:3
[01/18 07:08:05    446s] Restore PreRoute Pattern Extraction data failed.
[01/18 07:08:05    446s] Initializing preRoute extraction patterns for new vias... [01/18 07:08:06    447s] Metal Layer Id 1 is M1 
[01/18 07:08:06    447s] Metal Layer Id 2 is M2 
[01/18 07:08:06    447s] Metal Layer Id 3 is C1 
[01/18 07:08:06    447s] Metal Layer Id 4 is C2 
[01/18 07:08:06    447s] Metal Layer Id 5 is C3 
[01/18 07:08:06    447s] Metal Layer Id 6 is C4 
[01/18 07:08:06    447s] Metal Layer Id 7 is BA 
[01/18 07:08:06    447s] Metal Layer Id 8 is BB 
[01/18 07:08:06    447s] Metal Layer Id 9 is JA 
[01/18 07:08:06    447s] Metal Layer Id 10 is JB 
[01/18 07:08:06    447s] Metal Layer Id 11 is LB 
[01/18 07:08:06    447s] Via Layer Id 33 is CA 
[01/18 07:08:06    447s] Via Layer Id 34 is V1 
[01/18 07:08:06    447s] Via Layer Id 35 is AY 
[01/18 07:08:06    447s] Via Layer Id 36 is A1 
[01/18 07:08:06    447s] Via Layer Id 37 is A2 
[01/18 07:08:06    447s] Via Layer Id 38 is A3 
[01/18 07:08:06    447s] Via Layer Id 39 is WT 
[01/18 07:08:06    447s] Via Layer Id 40 is WA 
[01/18 07:08:06    447s] Via Layer Id 41 is YR 
[01/18 07:08:06    447s] Via Layer Id 42 is XD 
[01/18 07:08:06    447s] Via Layer Id 43 is VV 
[01/18 07:08:06    447s] 
[01/18 07:08:06    447s] Trim Metal Layers:
[01/18 07:08:06    447s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/18 07:08:06    447s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/18 07:08:06    447s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/18 07:08:06    447s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
Generating auto layer map file.
[01/18 07:08:06    447s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/18 07:08:06    447s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/18 07:08:06    447s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/18 07:08:06    447s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/18 07:08:06    447s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/18 07:08:06    447s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/18 07:08:06    447s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/18 07:08:06    447s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/18 07:08:06    447s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/18 07:08:06    447s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/18 07:08:06    447s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/18 07:08:06    447s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/18 07:08:06    447s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/18 07:08:06    447s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/18 07:08:06    447s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/18 07:08:06    447s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/18 07:08:06    447s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/18 07:08:06    447s] Metal Layer Id 1 mapped to 5 
[01/18 07:08:06    447s] Via Layer Id 1 mapped to 6 
[01/18 07:08:06    447s] Metal Layer Id 2 mapped to 7 
[01/18 07:08:06    447s] Via Layer Id 2 mapped to 8 
[01/18 07:08:06    447s] Metal Layer Id 3 mapped to 9 
[01/18 07:08:06    447s] Via Layer Id 3 mapped to 10 
[01/18 07:08:06    447s] Metal Layer Id 4 mapped to 11 
[01/18 07:08:06    447s] Via Layer Id 4 mapped to 12 
[01/18 07:08:06    447s] Metal Layer Id 5 mapped to 13 
[01/18 07:08:06    447s] Via Layer Id 5 mapped to 14 
[01/18 07:08:06    447s] Metal Layer Id 6 mapped to 15 
[01/18 07:08:06    447s] Via Layer Id 6 mapped to 16 
[01/18 07:08:06    447s] Metal Layer Id 7 mapped to 17 
[01/18 07:08:06    447s] Via Layer Id 7 mapped to 18 
[01/18 07:08:06    447s] Metal Layer Id 8 mapped to 19 
[01/18 07:08:06    447s] Via Layer Id 8 mapped to 20 
[01/18 07:08:06    447s] Metal Layer Id 9 mapped to 21 
[01/18 07:08:06    447s] Via Layer Id 9 mapped to 22 
[01/18 07:08:06    447s] Metal Layer Id 10 mapped to 23 
[01/18 07:08:06    447s] Via Layer Id 10 mapped to 24 
[01/18 07:08:06    447s] Metal Layer Id 11 mapped to 25 
[01/18 07:08:08    449s] Metal Layer Id 1 is M1 
[01/18 07:08:08    449s] Metal Layer Id 2 is M2 
[01/18 07:08:08    449s] Metal Layer Id 3 is C1 
[01/18 07:08:08    449s] Metal Layer Id 4 is C2 
[01/18 07:08:08    449s] Metal Layer Id 5 is C3 
[01/18 07:08:08    449s] Metal Layer Id 6 is C4 
[01/18 07:08:08    449s] Metal Layer Id 7 is BA 
[01/18 07:08:08    449s] Metal Layer Id 8 is BB 
[01/18 07:08:08    449s] Metal Layer Id 9 is JA 
[01/18 07:08:08    449s] Metal Layer Id 10 is JB 
[01/18 07:08:08    449s] Metal Layer Id 11 is LB 
[01/18 07:08:08    449s] Via Layer Id 33 is CA 
[01/18 07:08:08    449s] Via Layer Id 34 is V1 
[01/18 07:08:08    449s] Via Layer Id 35 is AY 
[01/18 07:08:08    449s] Via Layer Id 36 is A1 
[01/18 07:08:08    449s] Via Layer Id 37 is A2 
[01/18 07:08:08    449s] Via Layer Id 38 is A3 
[01/18 07:08:08    449s] Via Layer Id 39 is WT 
[01/18 07:08:08    449s] Via Layer Id 40 is WA 
[01/18 07:08:08    449s] Via Layer Id 41 is YR 
[01/18 07:08:08    449s] Via Layer Id 42 is XD 
[01/18 07:08:08    449s] Via Layer Id 43 is VV 
[01/18 07:08:08    449s] 
[01/18 07:08:08    449s] Trim Metal Layers:
[01/18 07:08:08    449s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/18 07:08:08    449s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/18 07:08:08    449s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/18 07:08:08    449s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/18 07:08:08    449s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/18 07:08:08    449s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/18 07:08:08    449s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/18 07:08:08    449s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/18 07:08:08    449s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/18 07:08:08    449s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/18 07:08:08    449s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/18 07:08:08    449s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/18 07:08:08    449s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/18 07:08:08    449s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/18 07:08:08    449s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/18 07:08:08    449s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/18 07:08:08    449s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/18 07:08:08    449s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/18 07:08:08    449s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/18 07:08:08    449s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/18 07:08:08    449s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/18 07:08:08    449s] Metal Layer Id 1 mapped to 5 
[01/18 07:08:08    449s] Via Layer Id 1 mapped to 6 
[01/18 07:08:08    449s] Metal Layer Id 2 mapped to 7 
[01/18 07:08:08    449s] Via Layer Id 2 mapped to 8 
[01/18 07:08:08    449s] Metal Layer Id 3 mapped to 9 
[01/18 07:08:08    449s] Via Layer Id 3 mapped to 10 
[01/18 07:08:08    449s] Metal Layer Id 4 mapped to 11 
[01/18 07:08:08    449s] Generating auto layer map file.
[01/18 07:08:08    449s] Via Layer Id 4 mapped to 12 
[01/18 07:08:08    449s] Metal Layer Id 5 mapped to 13 
[01/18 07:08:08    449s] Via Layer Id 5 mapped to 14 
[01/18 07:08:08    449s] Metal Layer Id 6 mapped to 15 
[01/18 07:08:08    449s] Via Layer Id 6 mapped to 16 
[01/18 07:08:08    449s] Metal Layer Id 7 mapped to 17 
[01/18 07:08:08    449s] Via Layer Id 7 mapped to 18 
[01/18 07:08:08    449s] Metal Layer Id 8 mapped to 19 
[01/18 07:08:08    449s] Via Layer Id 8 mapped to 20 
[01/18 07:08:08    449s] Metal Layer Id 9 mapped to 21 
[01/18 07:08:08    449s] Via Layer Id 9 mapped to 22 
[01/18 07:08:08    449s] Metal Layer Id 10 mapped to 23 
[01/18 07:08:08    449s] Via Layer Id 10 mapped to 24 
[01/18 07:08:08    449s] Metal Layer Id 11 mapped to 25 
[01/18 07:08:10    450s] Metal Layer Id 1 is M1 
[01/18 07:08:10    450s] Metal Layer Id 2 is M2 
[01/18 07:08:10    450s] Metal Layer Id 3 is C1 
[01/18 07:08:10    450s] Metal Layer Id 4 is C2 
[01/18 07:08:10    450s] Metal Layer Id 5 is C3 
[01/18 07:08:10    450s] Metal Layer Id 6 is C4 
[01/18 07:08:10    450s] Metal Layer Id 7 is BA 
[01/18 07:08:10    450s] Metal Layer Id 8 is BB 
[01/18 07:08:10    450s] Metal Layer Id 9 is JA 
[01/18 07:08:10    450s] Metal Layer Id 10 is JB 
[01/18 07:08:10    450s] Metal Layer Id 11 is LB 
[01/18 07:08:10    450s] Via Layer Id 33 is CA 
[01/18 07:08:10    450s] Via Layer Id 34 is V1 
[01/18 07:08:10    450s] Via Layer Id 35 is AY 
[01/18 07:08:10    450s] Via Layer Id 36 is A1 
[01/18 07:08:10    450s] Via Layer Id 37 is A2 
[01/18 07:08:10    450s] Via Layer Id 38 is A3 
[01/18 07:08:10    450s] Via Layer Id 39 is WT 
[01/18 07:08:10    450s] Via Layer Id 40 is WA 
[01/18 07:08:10    450s] Via Layer Id 41 is YR 
[01/18 07:08:10    450s] Via Layer Id 42 is XD 
[01/18 07:08:10    450s] Via Layer Id 43 is VV 
[01/18 07:08:10    450s] 
[01/18 07:08:10    450s] Trim Metal Layers:
[01/18 07:08:10    450s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/18 07:08:10    450s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/18 07:08:10    450s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/18 07:08:10    450s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/18 07:08:10    450s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/18 07:08:10    450s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/18 07:08:10    450s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/18 07:08:10    450s] Generating auto layer map file.
[01/18 07:08:10    450s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/18 07:08:10    450s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/18 07:08:10    450s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/18 07:08:10    450s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/18 07:08:10    450s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/18 07:08:10    450s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/18 07:08:10    450s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/18 07:08:10    450s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/18 07:08:10    450s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/18 07:08:10    450s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/18 07:08:10    450s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/18 07:08:10    450s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/18 07:08:10    450s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/18 07:08:10    450s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/18 07:08:10    450s] Metal Layer Id 1 mapped to 5 
[01/18 07:08:10    450s] Via Layer Id 1 mapped to 6 
[01/18 07:08:10    450s] Metal Layer Id 2 mapped to 7 
[01/18 07:08:10    450s] Via Layer Id 2 mapped to 8 
[01/18 07:08:10    450s] Metal Layer Id 3 mapped to 9 
[01/18 07:08:10    450s] Via Layer Id 3 mapped to 10 
[01/18 07:08:10    450s] Metal Layer Id 4 mapped to 11 
[01/18 07:08:10    450s] Via Layer Id 4 mapped to 12 
[01/18 07:08:10    450s] Metal Layer Id 5 mapped to 13 
[01/18 07:08:10    450s] Via Layer Id 5 mapped to 14 
[01/18 07:08:10    450s] Metal Layer Id 6 mapped to 15 
[01/18 07:08:10    450s] Via Layer Id 6 mapped to 16 
[01/18 07:08:10    450s] Metal Layer Id 7 mapped to 17 
[01/18 07:08:10    450s] Via Layer Id 7 mapped to 18 
[01/18 07:08:10    450s] Metal Layer Id 8 mapped to 19 
[01/18 07:08:10    450s] Via Layer Id 8 mapped to 20 
[01/18 07:08:10    450s] Metal Layer Id 9 mapped to 21 
[01/18 07:08:10    450s] Via Layer Id 9 mapped to 22 
[01/18 07:08:10    450s] Metal Layer Id 10 mapped to 23 
[01/18 07:08:10    450s] Via Layer Id 10 mapped to 24 
[01/18 07:08:10    450s] Metal Layer Id 11 mapped to 25 
[01/18 07:08:10    450s] Completed (cpu: 0:00:05.7 real: 0:00:06.0)
[01/18 07:08:10    451s] % Begin Load power constraints ... (date=01/18 07:08:10, mem=3680.9M)
[01/18 07:08:10    451s] source /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper_power_constraints.tcl
[01/18 07:08:10    451s] % End Load power constraints ... (date=01/18 07:08:10, total cpu=0:00:00.2, real=0:00:00.0, peak res=3680.9M, current mem=3680.9M)
[01/18 07:08:11    451s] % Begin load AAE data ... (date=01/18 07:08:11, mem=3682.0M)
[01/18 07:08:15    455s] AAE DB initialization (MEM=4541.39 CPU=0:00:02.8 REAL=0:00:03.0) 
[01/18 07:08:15    455s] % End load AAE data ... (date=01/18 07:08:15, total cpu=0:00:04.3, real=0:00:04.0, peak res=3883.5M, current mem=3883.5M)
[01/18 07:08:15    455s] 
[01/18 07:08:15    455s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[01/18 07:08:15    455s] Summary for sequential cells identification: 
[01/18 07:08:15    455s]   Identified SBFF number: 75
[01/18 07:08:15    455s]   Identified MBFF number: 0
[01/18 07:08:15    455s]   Identified SB Latch number: 0
[01/18 07:08:15    455s]   Identified MB Latch number: 0
[01/18 07:08:15    455s]   Not identified SBFF number: 0
[01/18 07:08:15    455s]   Not identified MBFF number: 0
[01/18 07:08:15    455s]   Not identified SB Latch number: 0
[01/18 07:08:15    455s]   Not identified MB Latch number: 0
[01/18 07:08:15    455s]   Number of sequential cells which are not FFs: 26
[01/18 07:08:15    455s] Total number of combinational cells: 808
[01/18 07:08:15    455s] Total number of sequential cells: 101
[01/18 07:08:15    455s] Total number of tristate cells: 4
[01/18 07:08:15    455s] Total number of level shifter cells: 0
[01/18 07:08:15    455s] Total number of power gating cells: 0
[01/18 07:08:15    455s] Total number of isolation cells: 0
[01/18 07:08:15    455s] Total number of power switch cells: 0
[01/18 07:08:15    455s] Total number of pulse generator cells: 0
[01/18 07:08:15    455s] Total number of always on buffers: 0
[01/18 07:08:15    455s] Total number of retention cells: 0
[01/18 07:08:15    455s] Total number of physical cells: 46
[01/18 07:08:15    455s] List of usable buffers: SC8T_BUFX0P5_A_CSC28L SC8T_BUFX0P5_CSC28L SC8T_BUFX10_CSC28L SC8T_BUFX12_CSC28L SC8T_BUFX16_CSC28L SC8T_BUFX1P5_CSC28L SC8T_BUFX1_A_CSC28L SC8T_BUFX1_MR_CSC28L SC8T_BUFX1_CSC28L SC8T_BUFX20_CSC28L SC8T_BUFX24_CSC28L SC8T_BUFX2_CSC28L SC8T_BUFX3_CSC28L SC8T_BUFX4_MR_CSC28L SC8T_BUFX4_CSC28L SC8T_BUFX6_CSC28L SC8T_BUFX8_CSC28L SC8T_CKBUFX10_CSC28L SC8T_CKBUFX12_CSC28L SC8T_CKBUFX16_CSC28L SC8T_CKBUFX1_MR_CSC28L SC8T_CKBUFX1_CSC28L SC8T_CKBUFX20_CSC28L SC8T_CKBUFX24_CSC28L SC8T_CKBUFX2_CSC28L SC8T_CKBUFX4_CSC28L SC8T_CKBUFX6_CSC28L SC8T_CKBUFX8_CSC28L
[01/18 07:08:15    455s] Total number of usable buffers: 28
[01/18 07:08:15    455s] List of unusable buffers:
[01/18 07:08:15    455s] Total number of unusable buffers: 0
[01/18 07:08:15    455s] List of usable inverters: SC8T_INVX0P5_CSC28L SC8T_INVX10_CSC28L SC8T_INVX12_CSC28L SC8T_INVX16_CSC28L SC8T_INVX1P5_CSC28L SC8T_INVX1_3CPP_CSC28L SC8T_INVX1_MR_CSC28L SC8T_INVX1_CSC28L SC8T_INVX20_CSC28L SC8T_INVX24_CSC28L SC8T_INVX2_CSC28L SC8T_INVX3_CSC28L SC8T_INVX4_CSC28L SC8T_INVX6_CSC28L SC8T_INVX8_CSC28L SC8T_CKINVX10_CSC28L SC8T_CKINVX12_CSC28L SC8T_CKINVX16_CSC28L SC8T_CKINVX1_MR_CSC28L SC8T_CKINVX1_CSC28L SC8T_CKINVX20_CSC28L SC8T_CKINVX24_CSC28L SC8T_CKINVX2_CSC28L SC8T_CKINVX4_CSC28L SC8T_CKINVX6_CSC28L SC8T_CKINVX8_CSC28L
[01/18 07:08:15    455s] Total number of usable inverters: 26
[01/18 07:08:15    455s] List of unusable inverters:
[01/18 07:08:15    455s] Total number of unusable inverters: 0
[01/18 07:08:15    455s] List of identified usable delay cells: SC8T_DLY100X1_CSC28L SC8T_DLY40X1_CSC28L SC8T_DLY60X1_CSC28L SC8T_DLY80X1_CSC28L
[01/18 07:08:15    455s] Total number of identified usable delay cells: 4
[01/18 07:08:15    455s] List of identified unusable delay cells:
[01/18 07:08:15    455s] Total number of identified unusable delay cells: [01/18 07:08:15    455s] 
[01/18 07:08:15    455s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
0
[01/18 07:08:15    456s] 
[01/18 07:08:15    456s] TimeStamp Deleting Cell Server Begin ...
[01/18 07:08:15    456s] 
[01/18 07:08:15    456s] TimeStamp Deleting Cell Server End ...
[01/18 07:08:15    456s] #% End load design ... (date=01/18 07:08:15, total cpu=0:06:59, real=0:04:52, peak res=3884.3M, current mem=3845.6M)
[01/18 07:08:15    456s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/18 07:08:16    456s] 
[01/18 07:08:16    456s] *** Summary of all messages that are not suppressed in this session:
[01/18 07:08:16    456s] Severity  ID               Count  Summary                                  
[01/18 07:08:16    456s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/18 07:08:16    456s] WARNING   IMPLF-201          944  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/18 07:08:16    456s] WARNING   IMPLF-378            6  The spacing for cell edge type '%s' and ...
[01/18 07:08:16    456s] WARNING   IMPPTN-845          16  Could not load the pin information from ...
[01/18 07:08:16    456s] WARNING   IMPTB-413            2  Option "%s" of the set_db command doesn'...
[01/18 07:08:16    456s] WARNING   NRFL-374             6  %s spacing table is not monotonically in...
[01/18 07:08:16    456s] WARNING   TECHLIB-302        141  No function defined for cell '%s'. The c...
[01/18 07:08:16    456s] *** Message Summary: 1116 warning(s), 0 error(s)
[01/18 07:08:16    456s] 
[01/18 07:08:16    456s] 0
[01/18 07:08:16    456s] @innovus 2> gui_select -point {67.01000 378.53400}
[01/18 07:08:18    460s] @innovus 3> gui_select -rect {1059.00200 -16.88000 1061.87900 -41.12900}
[01/18 07:10:48    559s] @innovus 4> gui_pan 11.94600 -454.59800
[01/18 07:11:01    633s] @innovus 5> report_power
[01/18 07:18:53    906s] env CDS_WORKAREA is set to /home/shitongg/IL2225/SiLagoNN/phy/scr

[01/18 07:18:53    906s] Power Net Detected:
[01/18 07:18:53    906s]         Voltage	    Name
[01/18 07:18:53    906s]              0V	    VSS
[01/18 07:18:53    906s]           0.72V	    VDD
[01/18 07:18:53    906s] Using Power View: AVF_RCWORST.
[01/18 07:18:54    907s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/18 07:18:55    908s] #################################################################################
[01/18 07:18:55    908s] # Design Stage: PostRoute
[01/18 07:18:55    908s] # Design Name: drra_wrapper
[01/18 07:18:55    908s] # Design Mode: 90nm
[01/18 07:18:55    908s] # Analysis Mode: MMMC Non-OCV 
[01/18 07:18:55    908s] # Parasitics Mode: No SPEF/RCDB 
[01/18 07:18:55    908s] # Signoff Settings: SI Off 
[01/18 07:18:55    908s] #################################################################################
[01/18 07:18:55    908s] Extraction called for design 'drra_wrapper' of instances=600428 and nets=651343 using extraction engine 'pre_route' .
[01/18 07:18:55    908s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/18 07:18:55    908s] Type 'man IMPEXT-3530' for more detail.
[01/18 07:18:55    908s] pre_route RC Extraction called for design drra_wrapper.
[01/18 07:18:55    908s] RC Extraction called in multi-corner(3) mode.
[01/18 07:18:55    908s] RCMode: PreRoute
[01/18 07:18:55    908s]       RC Corner Indexes            0       1       2   
[01/18 07:18:55    908s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[01/18 07:18:55    908s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[01/18 07:18:55    908s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[01/18 07:18:55    908s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[01/18 07:18:55    908s] Shrink Factor                : 1.00000
[01/18 07:18:55    908s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 07:18:55    908s] Using Quantus QRC technology file ...
[01/18 07:18:55    908s] 
[01/18 07:18:55    908s] Trim Metal Layers:
[01/18 07:18:58    911s] LayerId::1 widthSet size::1
[01/18 07:18:58    911s] LayerId::2 widthSet size::1
[01/18 07:18:58    911s] LayerId::3 widthSet size::1
[01/18 07:18:58    911s] LayerId::4 widthSet size::1
[01/18 07:18:58    911s] LayerId::5 widthSet size::1
[01/18 07:18:58    911s] LayerId::6 widthSet size::1
[01/18 07:18:58    911s] LayerId::7 widthSet size::1
[01/18 07:18:58    911s] LayerId::8 widthSet size::1
[01/18 07:18:58    911s] LayerId::9 widthSet size::1
[01/18 07:18:58    911s] LayerId::10 widthSet size::1
[01/18 07:18:58    911s] LayerId::11 widthSet size::1
[01/18 07:18:58    911s] eee: pegSigSF::1.070000
[01/18 07:18:58    911s] Updating RC grid for preRoute extraction ...
[01/18 07:18:58    911s] Initializing multi-corner resistance tables ...
[01/18 07:18:59    912s] eee: l::1 avDens::0.006826 usedTrk::7208.211564 availTrk::1056000.000000 sigTrk::7208.211564
[01/18 07:18:59    912s] eee: l::2 avDens::0.190206 usedTrk::251011.185008 availTrk::1319680.000000 sigTrk::251011.185008
[01/18 07:18:59    912s] eee: l::3 avDens::0.416672 usedTrk::484598.424520 availTrk::1163022.222222 sigTrk::484598.424520
[01/18 07:18:59    912s] eee: l::4 avDens::0.292778 usedTrk::337987.642204 availTrk::1154417.777778 sigTrk::337987.642204
[01/18 07:18:59    912s] eee: l::5 avDens::0.001571 usedTrk::21.895312 availTrk::13937.777778 sigTrk::21.895312
[01/18 07:18:59    912s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 07:18:59    912s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 07:18:59    912s] eee: l::8 avDens::0.008475 usedTrk::1346.625000 availTrk::158897.777778 sigTrk::1346.625000
[01/18 07:18:59    912s] eee: l::9 avDens::0.039551 usedTrk::297.000000 availTrk::7509.333333 sigTrk::297.000000
[01/18 07:18:59    912s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 07:18:59    912s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 07:18:59    912s] {RT rc_worst 0 11 11 {7 0} {9 0} {10 0} 3}
[01/18 07:19:00    913s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.381025 uaWl=1.000000 uaWlH=0.305686 aWlH=0.000000 lMod=0 pMax=0.839000 pMod=82 wcR=0.665400 newSi=0.001600 wHLS=1.663500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[01/18 07:19:12    925s] PreRoute RC Extraction DONE (CPU Time: 0:00:17.0  Real Time: 0:00:17.0  MEM: 5295.758M)
[01/18 07:19:53    966s] Calculate delays in BcWc mode...
[01/18 07:19:55    968s] Topological Sorting (REAL = 0:00:02.0, MEM = 5790.8M, InitMEM = 5782.2M)
[01/18 07:19:55    968s] Start delay calculation (fullDC) (1 T). (MEM=5790.77)
[01/18 07:20:02    975s] Start AAE Lib Loading. (MEM=5827.32)
[01/18 07:20:02    975s] End AAE Lib Loading. (MEM=5876.02 CPU=0:00:00.1 Real=0:00:00.0)
[01/18 07:20:03    976s] End AAE Lib Interpolated Model. (MEM=5876.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 07:20:44   1018s] **WARN: (IMPESI-5043):	Net clk is a highRC net with RC value of 0.00022341 and detailed analysis will be skipped for this net.
[01/18 07:20:46   1020s] **WARN: (IMPESI-5043):	Net rst_n is a highRC net with RC value of 0.000218226 and detailed analysis will be skipped for this net.
[01/18 07:20:49   1023s] **WARN: (IMPESI-3014):	The RC network is incomplete for net addr_valid_bot[0][0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:50   1023s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][1][1][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:50   1023s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][1][0][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:50   1023s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][1][5][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:50   1023s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][1][4][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:50   1023s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][1][3][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:50   1023s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][1][2][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:50   1024s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_op_control[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:52   1026s] **WARN: (IMPESI-3014):	The RC network is incomplete for net instr_ld_bot[0][0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:52   1026s] **WARN: (IMPESI-3014):	The RC network is incomplete for net row_right[0][1][0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:52   1026s] **WARN: (IMPESI-3014):	The RC network is incomplete for net col_right[0][1][0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:52   1026s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][0][1][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:52   1026s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][0][0][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:52   1026s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][0][5][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:52   1026s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][0][4][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:52   1026s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][0][3][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:52   1026s] **WARN: (IMPESI-3014):	The RC network is incomplete for net sel_r_seg[0][0][2][4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:53   1027s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_op_control[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:54   1028s] **WARN: (IMPESI-3014):	The RC network is incomplete for net col_right[1][0][1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:20:54   1028s] **WARN: (IMPESI-3014):	The RC network is incomplete for net col_right[1][0][0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[01/18 07:25:12   1288s] Total number of fetched objects 636733
[01/18 07:25:12   1288s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[01/18 07:25:19   1295s] End Timing Check Calculation. (CPU Time=0:00:06.6, Real Time=0:00:07.0)
[01/18 07:25:19   1295s] End delay calculation. (MEM=6801.79 CPU=0:04:40 REAL=0:04:37)
[01/18 07:25:20   1296s] End delay calculation (fullDC). (MEM=6801.79 CPU=0:05:28 REAL=0:05:25)
[01/18 07:25:20   1296s] *** CDM Built up (cpu=0:06:28  real=0:06:25  mem= 6801.8M) ***
[01/18 07:25:46   1323s] Set Default Frequency 100MHz.
[01/18 07:25:46   1323s] 
[01/18 07:25:46   1323s] Begin Power Analysis
[01/18 07:25:46   1323s] 
[01/18 07:25:48   1324s]              0V	    VSS
[01/18 07:25:48   1324s]           0.72V	    VDD
[01/18 07:25:48   1324s] 
[01/18 07:25:48   1324s] Warning:
[01/18 07:25:48   1324s]   There are 2 power/gnd nets that are not connected
[01/18 07:25:48   1324s] VSS VDD ...
[01/18 07:25:48   1324s] Use 'globalNetConnect' to define rail connections.
[01/18 07:25:48   1324s] ** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
[01/18 07:25:48   1324s] VSS VDD ...
[01/18 07:25:48   1324s] Use 'globalNetConnect' to define rail connections.
[01/18 07:25:48   1324s] 
[01/18 07:25:48   1324s] 
[01/18 07:25:48   1324s] 
[01/18 07:25:48   1324s] Begin Processing Timing Library for Power Calculation
[01/18 07:25:48   1324s] 
[01/18 07:25:48   1324s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5611.29MB/8310.44MB/5611.29MB)
[01/18 07:25:48   1324s] 
[01/18 07:25:48   1324s] 
[01/18 07:25:48   1324s] 
[01/18 07:25:48   1324s] Begin Processing Power Net/Grid for Power Calculation
[01/18 07:25:48   1324s] 
[01/18 07:25:48   1324s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5611.29MB/8310.44MB/5611.29MB)
[01/18 07:25:48   1324s] 
[01/18 07:25:48   1324s] Begin Processing Timing Window Data for Power Calculation
[01/18 07:25:48   1324s] 
[01/18 07:25:55   1332s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=5614.38MB/8310.44MB/5614.38MB)
[01/18 07:25:55   1332s] 
[01/18 07:25:56   1333s] Begin Processing User Attributes
[01/18 07:25:56   1333s] 
[01/18 07:25:56   1333s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5614.51MB/8310.44MB/5614.51MB)
[01/18 07:25:56   1333s] 
[01/18 07:25:56   1333s] Begin Processing Signal Activity
[01/18 07:25:56   1333s] 
[01/18 07:26:00   1337s] 
[01/18 07:26:00   1337s] Starting Levelizing
[01/18 07:26:00   1337s] 2026-Jan-18 07:26:00 (2026-Jan-18 07:26:00 GMT)
[01/18 07:26:01   1338s] 2026-Jan-18 07:26:01 (2026-Jan-18 07:26:01 GMT): 10%
[01/18 07:26:02   1338s] 2026-Jan-18 07:26:02 (2026-Jan-18 07:26:02 GMT): 20%
[01/18 07:26:02   1339s] 2026-Jan-18 07:26:02 (2026-Jan-18 07:26:02 GMT): 30%
[01/18 07:26:03   1340s] 2026-Jan-18 07:26:03 (2026-Jan-18 07:26:03 GMT): 40%
[01/18 07:26:03   1340s] 2026-Jan-18 07:26:03 (2026-Jan-18 07:26:03 GMT): 50%
[01/18 07:26:04   1341s] 2026-Jan-18 07:26:04 (2026-Jan-18 07:26:04 GMT): 60%
[01/18 07:26:05   1341s] 2026-Jan-18 07:26:05 (2026-Jan-18 07:26:05 GMT): 70%
[01/18 07:26:05   1342s] 2026-Jan-18 07:26:05 (2026-Jan-18 07:26:05 GMT): 80%
[01/18 07:26:06   1343s] 2026-Jan-18 07:26:06 (2026-Jan-18 07:26:06 GMT): 90%
[01/18 07:26:08   1345s] 
[01/18 07:26:08   1345s] Finished Levelizing
[01/18 07:26:08   1345s] 2026-Jan-18 07:26:08 (2026-Jan-18 07:26:08 GMT)
[01/18 07:26:08   1345s] 
[01/18 07:26:08   1345s] Starting Activity Propagation
[01/18 07:26:08   1345s] 2026-Jan-18 07:26:08 (2026-Jan-18 07:26:08 GMT)
[01/18 07:26:10   1347s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[01/18 07:26:10   1347s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[01/18 07:26:10   1347s] 
[01/18 07:26:17   1353s] 2026-Jan-18 07:26:17 (2026-Jan-18 07:26:17 GMT): 10%
[01/18 07:26:21   1357s] 2026-Jan-18 07:26:21 (2026-Jan-18 07:26:21 GMT): 20%
[01/18 07:26:25   1362s] 2026-Jan-18 07:26:25 (2026-Jan-18 07:26:25 GMT): 30%
[01/18 07:26:31   1368s] 2026-Jan-18 07:26:31 (2026-Jan-18 07:26:31 GMT): 40%
[01/18 07:26:35   1372s] 2026-Jan-18 07:26:35 (2026-Jan-18 07:26:35 GMT): 50%
[01/18 07:26:38   1375s] 2026-Jan-18 07:26:38 (2026-Jan-18 07:26:38 GMT): 60%
[01/18 07:26:42   1379s] 2026-Jan-18 07:26:42 (2026-Jan-18 07:26:42 GMT): 70%
[01/18 07:26:46   1383s] 2026-Jan-18 07:26:46 (2026-Jan-18 07:26:46 GMT): 80%
[01/18 07:26:50   1387s] 2026-Jan-18 07:26:50 (2026-Jan-18 07:26:50 GMT): 90%
[01/18 07:26:52   1389s] 
[01/18 07:26:52   1389s] Finished Activity Propagation
[01/18 07:26:52   1389s] 2026-Jan-18 07:26:52 (2026-Jan-18 07:26:52 GMT)
[01/18 07:26:53   1390s] Ended Processing Signal Activity: (cpu=0:00:57, real=0:00:56, mem(process/total/peak)=5653.78MB/8342.44MB/5653.78MB)
[01/18 07:26:53   1390s] 
[01/18 07:26:53   1390s] Begin Power Computation
[01/18 07:26:53   1390s] 
[01/18 07:26:53   1390s]       ----------------------------------------------------------
[01/18 07:26:53   1390s]       # of cell(s) missing both power/leakage table: 0
[01/18 07:26:53   1390s]       # of cell(s) missing power table: 2
[01/18 07:26:53   1390s]       # of cell(s) missing leakage table: 0
[01/18 07:26:53   1390s]       ----------------------------------------------------------
[01/18 07:26:53   1390s] CellName                                  Missing Table(s)
[01/18 07:26:53   1390s] SC8T_TIEHIX1_CSC28L                       internal power, 
[01/18 07:26:53   1390s] SC8T_TIELOX1_CSC28L                       internal power, 
[01/18 07:26:53   1390s] 
[01/18 07:26:53   1390s] 
[01/18 07:26:53   1390s] 
[01/18 07:26:53   1390s] Starting Calculating power
[01/18 07:26:53   1390s] 2026-Jan-18 07:26:53 (2026-Jan-18 07:26:53 GMT)
[01/18 07:26:53   1390s]  ... Calculating switching power
[01/18 07:26:53   1390s]   Cannot locate supply power rail for net 'noc_bus_out[0][0][BUS_ENABLE]'
[01/18 07:26:53   1390s] of instance Silago_top_l_corner_inst_0_0/u_bus_selector/U144
[01/18 07:26:53   1390s]   Cannot locate supply power rail for net
[01/18 07:26:53   1390s] 'noc_bus_out[0][0][INSTR_CODE][1]' of instance
[01/18 07:26:53   1390s] Silago_top_l_corner_inst_0_0/u_bus_selector/U142
[01/18 07:26:53   1390s]   Cannot locate supply power rail for net
[01/18 07:26:53   1390s] 'noc_bus_out[0][0][INSTR_CODE][0]' of instance
[01/18 07:26:53   1390s] Silago_top_l_corner_inst_0_0/u_bus_selector/U140
[01/18 07:26:53   1390s]   Cannot locate supply power rail for net
[01/18 07:26:53   1390s] 'noc_bus_out[0][0][INSTRUCTION][59]' of instance
[01/18 07:26:53   1390s] Silago_top_l_corner_inst_0_0/u_bus_selector/U138
[01/18 07:26:53   1390s]   Cannot locate supply power rail for net
[01/18 07:26:53   1390s] 'noc_bus_out[0][0][INSTRUCTION][58]' of instance
[01/18 07:26:53   1390s] Silago_top_l_corner_inst_0_0/u_bus_selector/U145
[01/18 07:26:53   1390s]   only first five unconnected nets are listed...
[01/18 07:26:55   1392s] 2026-Jan-18 07:26:55 (2026-Jan-18 07:26:55 GMT): 10%
[01/18 07:26:57   1394s] 2026-Jan-18 07:26:57 (2026-Jan-18 07:26:57 GMT): 20%
[01/18 07:26:59   1396s] 2026-Jan-18 07:26:59 (2026-Jan-18 07:26:59 GMT): 30%
[01/18 07:27:01   1398s] 2026-Jan-18 07:27:01 (2026-Jan-18 07:27:01 GMT): 40%
[01/18 07:27:03   1400s] 2026-Jan-18 07:27:03 (2026-Jan-18 07:27:03 GMT): 50%
[01/18 07:27:03   1401s]  ... Calculating internal and leakage power
[01/18 07:27:03   1401s] ** WARN:  (VOLTUS_POWR-2047): The following cell(s) power_level (rail net name) cannot be mapped. Check if the connections of the power/ground pin to the external rails have been specified. The power will be distributed to the default rail.
[01/18 07:27:03   1401s] 
[01/18 07:27:03   1401s] POWER LEVEL         CELL                              INSTANCE
[01/18 07:27:03   1401s] VDD                 SC8T_NR2IAX1_CSC28L               Silago_top_l_corner_inst_0_0/u_data_selector/U66
[01/18 07:27:03   1401s] VDD                 SC8T_INVX1_CSC28L                 Silago_top_l_corner_inst_0_0/u_data_selector/U68
[01/18 07:27:03   1401s] VDD                 SC8T_AOI22X1_CSC28L               Silago_top_l_corner_inst_0_0/u_data_selector/U69
[01/18 07:27:04   1401s] VDD                 SC8T_NR2X1_CSC28L                 Silago_top_l_corner_inst_0_0/u_bus_selector/U19
[01/18 07:27:04   1401s] VDD                 SC8T_OR2X1_CSC28L                 Silago_top_l_corner_inst_0_0/u_bus_selector/U144
[01/18 07:27:04   1401s] VDD                 SC8T_DFFRQX1_CSC28L               Silago_top_l_corner_inst_0_0/u_addres_assign/lock_reg
[01/18 07:27:04   1401s] VDD                 SC8T_TIELOX1_CSC28L               Silago_top_l_corner_inst_0_0/u_addres_assign/U3
[01/18 07:27:04   1401s] VDD                 SC8T_DFFSQX1_CSC28L               Silago_top_l_corner_inst_0_0/SILEGO_cell/config_swb/\sel_r_int_reg[0][5] 
[01/18 07:27:04   1401s] VDD                 SC8T_AN2X1_CSC28L                 Silago_top_l_corner_inst_0_0/SILEGO_cell/config_swb/U2
[01/18 07:27:04   1401s] VDD                 SC8T_ND2X1_MR_CSC28L              Silago_top_l_corner_inst_0_0/SILEGO_cell/config_swb/U18
[01/18 07:27:32   1430s] 2026-Jan-18 07:27:32 (2026-Jan-18 07:27:32 GMT): 60%
[01/18 07:28:05   1463s] 2026-Jan-18 07:28:05 (2026-Jan-18 07:28:05 GMT): 70%
[01/18 07:28:38   1496s] 2026-Jan-18 07:28:38 (2026-Jan-18 07:28:38 GMT): 80%
[01/18 07:29:10   1528s] 2026-Jan-18 07:29:10 (2026-Jan-18 07:29:10 GMT): 90%
[01/18 07:29:44   1562s] 
[01/18 07:29:44   1562s] Finished Calculating power
[01/18 07:29:44   1562s] 2026-Jan-18 07:29:44 (2026-Jan-18 07:29:44 GMT)
[01/18 07:29:44   1562s]       # of MSMV cell(s) missing power_level: 0
[01/18 07:29:44   1562s] Ended Power Computation: (cpu=0:02:51, real=0:02:50, mem(process/total/peak)=5655.54MB/8350.44MB/5655.54MB)
[01/18 07:29:44   1562s] 
[01/18 07:29:44   1562s] Begin Processing User Attributes
[01/18 07:29:44   1562s] 
[01/18 07:29:44   1562s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5655.67MB/8350.44MB/5655.67MB)
[01/18 07:29:44   1562s] 
[01/18 07:29:44   1562s] Ended Power Analysis: (cpu=0:03:59, real=0:03:57, mem(process/total/peak)=5655.73MB/8350.44MB/5655.73MB)
[01/18 07:29:44   1562s] 
[01/18 07:29:44   1562s] Begin Boundary Leakage Calculation
[01/18 07:29:44   1562s] Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
[01/18 07:29:44   1562s] mem(process/total/peak)=5655.73MB/8350.44MB/5655.73MB)
[01/18 07:29:44   1562s] Begin Static Power Report Generation
[01/18 07:29:44   1562s] *----------------------------------------------------------------------------------------
[01/18 07:29:44   1562s] *	Innovus 21.19-s058_1 (64bit) 04/04/2024 09:59 (Linux 3.10.0-693.el7.x86_64)
[01/18 07:29:44   1562s] *	
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] * 	Date & Time:	2026-Jan-18 07:29:44 (2026-Jan-18 07:29:44 GMT)
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *----------------------------------------------------------------------------------------
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *	Design: drra_wrapper
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *	Liberty Libraries used:
[01/18 07:29:44   1562s] *	        AVF_RCWORST: /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *	Parasitic Files used:
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *       Power View : AVF_RCWORST
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *       User-Defined Activity : N.A.
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *       Activity File: N.A.
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *       Hierarchical Global Activity: N.A.
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *       Global Activity: N.A.
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *       Sequential Element Activity: N.A.
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *       Primary Input Activity: 0.200000
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *       Default icg ratio: N.A.
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *       Global Comb ClockGate Ratio: N.A.
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *	Power Units = 1mW
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *	Time Units = 1e-12 secs
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] *       report_power
[01/18 07:29:44   1562s] *
[01/18 07:29:44   1562s] -----------------------------------------------------------------------------------------
[01/18 07:29:49   1568s] *



[01/18 07:29:49   1568s] Total Power
[01/18 07:29:49   1568s] -----------------------------------------------------------------------------------------
[01/18 07:29:49   1568s] Total Internal Power:        3.08293641 	   36.9356%
[01/18 07:29:49   1568s] *
[01/18 07:29:49   1568s] 
[01/18 07:29:49   1568s] 
[01/18 07:29:49   1568s] 
[01/18 07:29:49   1568s] Total Switching Power:       2.06927677 	   24.7913%
[01/18 07:29:49   1568s] Total Leakage Power:         3.19457613 	   38.2731%
[01/18 07:29:49   1568s] Total Power
[01/18 07:29:49   1568s] -----------------------------------------------------------------------------------------
[01/18 07:29:49   1568s] Total Internal Power:        3.08293641 	   36.9356%
[01/18 07:29:49   1568s] Total Power:                 8.34678931
[01/18 07:29:49   1568s] Total Switching Power:       2.06927677 	   24.7913%
[01/18 07:29:49   1568s] Total Leakage Power:         3.19457613 	   38.2731%
[01/18 07:29:49   1568s] -----------------------------------------------------------------------------------------
[01/18 07:29:49   1568s] Total Power:                 8.34678931
[01/18 07:29:49   1568s] -----------------------------------------------------------------------------------------
[01/18 07:29:49   1568s] 
[01/18 07:29:49   1568s] 
[01/18 07:29:49   1568s] Group                           Internal   Switching     Leakage       Total  Percentage 
[01/18 07:29:49   1568s]                                 Power      Power         Power         Power  (%)        
[01/18 07:29:49   1568s] -----------------------------------------------------------------------------------------
[01/18 07:29:49   1568s] Sequential                         1.672       0.196        1.12       2.988       35.79
[01/18 07:29:49   1568s] Macro                                  0           0           0           0           0
[01/18 07:29:49   1568s] IO                                     0           0    1.19e-06    1.19e-06   1.426e-05
[01/18 07:29:49   1568s] Combinational                      1.411       1.873       2.075       5.359       64.21
[01/18 07:29:49   1568s] Clock (Combinational)                  0           0           0           0           0
[01/18 07:29:49   1568s] Clock (Sequential)                     0           0           0           0           0
[01/18 07:29:49   1568s] -----------------------------------------------------------------------------------------
[01/18 07:29:49   1568s] Total                              3.083       2.069       3.195       8.347         100
[01/18 07:29:49   1568s] -----------------------------------------------------------------------------------------
[01/18 07:29:49   1568s] 
[01/18 07:29:49   1568s] 
[01/18 07:29:49   1568s] Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
[01/18 07:29:49   1568s]                                 Power      Power         Power         Power  (%)        
[01/18 07:29:49   1568s] -----------------------------------------------------------------------------------------
[01/18 07:29:49   1568s] Default                  0.72      3.083       2.069       3.195       8.347         100
[01/18 07:29:49   1568s]  
[01/18 07:29:49   1568s]  
[01/18 07:29:49   1568s] -----------------------------------------------------------------------------------------
[01/18 07:29:49   1568s] *	Power Distribution Summary: 
[01/18 07:29:49   1568s] *              Highest Average Power: Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/u_fa_PartRem_1_1_30 (SC8T_FAX1_A_MR_CSC28L):        0.0006249
[01/18 07:29:49   1568s] *              Highest Leakage Power: Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114/U2_6 (SC8T_XOR3X1_MR_CSC28L):        2.196e-05
[01/18 07:29:54   1572s] *                Total Cap:      1.90593e-09 F
[01/18 07:29:54   1572s] *                Total instances in design: 600428
[01/18 07:29:54   1572s] *                Total instances in design with no power:     0
[01/18 07:29:54   1572s] *                Total instances in design with no activty:     0
[01/18 07:29:54   1572s] 
[01/18 07:29:54   1572s] *                Total Fillers and Decap:     0
[01/18 07:29:54   1572s] -----------------------------------------------------------------------------------------
[01/18 07:29:54   1572s]  
[01/18 07:29:54   1572s] ** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design
[01/18 07:29:54   1572s] 
[01/18 07:29:54   1572s] Ended Static Power Report Generation: (cpu=0:00:10, real=0:00:09,
[01/18 07:29:54   1572s] mem(process/total/peak)=5776.50MB/8518.44MB/5776.50MB)
[01/18 07:29:54   1572s] 
[01/18 07:29:54   1572s] 1
[01/18 07:29:54   1572s] @innovus 6> gui_select -point {847.08000 204.79700}
[01/18 07:30:54   1591s] @innovus 7> report_clock_trees
**ERROR: (IMPCCOPT-2004):	Cannot run 'report_clock_trees' as no clock trees are defined.
[01/18 07:33:11   1634s] 
[01/18 07:33:11   1634s] 
[01/18 07:33:11   1634s] @innovus 8> exit

[01/18 07:36:12   1689s] *** Memory Usage v#1 (Current mem = 6732.793M, initial mem = 494.961M) ***
[01/18 07:36:12   1689s] 
[01/18 07:36:12   1689s] *** Summary of all messages that are not suppressed in this session:
[01/18 07:36:12   1689s] Severity  ID               Count  Summary                                  
[01/18 07:36:12   1689s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/18 07:36:12   1689s] WARNING   IMPLF-201          944  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/18 07:36:12   1689s] WARNING   IMPLF-378            6  The spacing for cell edge type '%s' and ...
[01/18 07:36:12   1689s] WARNING   IMPPTN-845          16  Could not load the pin information from ...
[01/18 07:36:12   1689s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/18 07:36:12   1689s] WARNING   IMPESI-5043          2  Net %s is a highRC net with RC value of ...
[01/18 07:36:12   1689s] WARNING   IMPESI-3014       2053  The RC network is incomplete for net %s....
[01/18 07:36:12   1689s] WARNING   IMPTB-413            2  Option "%s" of the set_db command doesn'...
[01/18 07:36:12   1689s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[01/18 07:36:12   1689s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[01/18 07:36:12   1689s] WARNING   NRFL-374             6  %s spacing table is not monotonically in...
[01/18 07:36:12   1689s] WARNING   TECHLIB-302        141  No function defined for cell '%s'. The c...
[01/18 07:36:12   1689s] *** Message Summary: 3173 warning(s), 1 error(s)
[01/18 07:36:12   1689s] 
[01/18 07:36:12   1689s] --- Ending "Innovus" (totcpu=0:28:09, real=0:33:48, mem=6732.8M) ---
