Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Oct 28 13:45:21 2021
| Host         : DESKTOP-ROGFEQL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------+-------------------+------------------+----------------+--------------+
|         Clock Signal        |  Enable Signal  |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------+-------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/U0/clk_out1 |                 | vga_driver/hsync0 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1 | vga_driver/eqOp |                   |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/U0/clk_out1 | vga_driver/eqOp | vga_driver/v_cnt0 |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/U0/clk_out1 |                 | vga_driver/clear  |                4 |             11 |         2.75 |
|  vga_driver/vga_vsync_OBUF  |                 |                   |                7 |             20 |         2.86 |
|  clk_wiz_0_inst/U0/clk_out1 |                 |                   |               10 |             27 |         2.70 |
+-----------------------------+-----------------+-------------------+------------------+----------------+--------------+


