Source Block: hdl/library/common/ad_dcfilter.v@71:81@HdlIdDef
  input   [15:0]  dcfilt_offset;

  // internal registers

  reg     [15:0]  dc_offset = 'd0;
  reg     [15:0]  dc_offset_d = 'd0;
  reg             valid_d = 'd0;
  reg     [15:0]  data_d = 'd0;
  reg             valid_2d = 'd0;
  reg     [15:0]  data_2d = 'd0;
  reg     [15:0]  data_dcfilt = 'd0;

Diff Content:
- 76   reg     [15:0]  dc_offset_d = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_dcfilter.v@75:85
  reg     [15:0]  dc_offset = 'd0;
  reg     [15:0]  dc_offset_d = 'd0;
  reg             valid_d = 'd0;
  reg     [15:0]  data_d = 'd0;
  reg             valid_2d = 'd0;
  reg     [15:0]  data_2d = 'd0;
  reg     [15:0]  data_dcfilt = 'd0;
  reg             valid_out = 'd0;
  reg     [15:0]  data_out = 'd0;

  // internal signals

Clone Blocks 2:
hdl/library/common/ad_dcfilter.v@74:84

  reg     [15:0]  dc_offset = 'd0;
  reg     [15:0]  dc_offset_d = 'd0;
  reg             valid_d = 'd0;
  reg     [15:0]  data_d = 'd0;
  reg             valid_2d = 'd0;
  reg     [15:0]  data_2d = 'd0;
  reg     [15:0]  data_dcfilt = 'd0;
  reg             valid_out = 'd0;
  reg     [15:0]  data_out = 'd0;


Clone Blocks 3:
hdl/library/common/ad_dcfilter.v@73:83
  // internal registers

  reg     [15:0]  dc_offset = 'd0;
  reg     [15:0]  dc_offset_d = 'd0;
  reg             valid_d = 'd0;
  reg     [15:0]  data_d = 'd0;
  reg             valid_2d = 'd0;
  reg     [15:0]  data_2d = 'd0;
  reg     [15:0]  data_dcfilt = 'd0;
  reg             valid_out = 'd0;
  reg     [15:0]  data_out = 'd0;

Clone Blocks 4:
hdl/library/common/ad_dcfilter.v@72:82

  // internal registers

  reg     [15:0]  dc_offset = 'd0;
  reg     [15:0]  dc_offset_d = 'd0;
  reg             valid_d = 'd0;
  reg     [15:0]  data_d = 'd0;
  reg             valid_2d = 'd0;
  reg     [15:0]  data_2d = 'd0;
  reg     [15:0]  data_dcfilt = 'd0;
  reg             valid_out = 'd0;

Clone Blocks 5:
hdl/library/common/altera/ad_dcfilter_alt.v@70:80
  input   [15:0]  dcfilt_coeff;
  input   [15:0]  dcfilt_offset;

  // internal registers

  reg             valid_d = 'd0;
  reg     [15:0]  data_d = 'd0;
  reg             valid_2d = 'd0;
  reg     [15:0]  data_2d = 'd0;
  reg             valid_out = 'd0;
  reg     [15:0]  data_out = 'd0;

Clone Blocks 6:
hdl/library/common/ad_dcfilter.v@76:86
  reg     [15:0]  dc_offset_d = 'd0;
  reg             valid_d = 'd0;
  reg     [15:0]  data_d = 'd0;
  reg             valid_2d = 'd0;
  reg     [15:0]  data_2d = 'd0;
  reg     [15:0]  data_dcfilt = 'd0;
  reg             valid_out = 'd0;
  reg     [15:0]  data_out = 'd0;

  // internal signals


Clone Blocks 7:
hdl/library/common/ad_dcfilter.v@70:80
  input   [15:0]  dcfilt_coeff;
  input   [15:0]  dcfilt_offset;

  // internal registers

  reg     [15:0]  dc_offset = 'd0;
  reg     [15:0]  dc_offset_d = 'd0;
  reg             valid_d = 'd0;
  reg     [15:0]  data_d = 'd0;
  reg             valid_2d = 'd0;
  reg     [15:0]  data_2d = 'd0;

