ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM2_Init:
  28              	.LFB240:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
  49:Core/Src/tim.c ****   htim1.Init.Period = 1400;
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 700;
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
  84:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  85:Core/Src/tim.c ****   {
  86:Core/Src/tim.c ****     Error_Handler();
  87:Core/Src/tim.c ****   }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 3


  88:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  89:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****     Error_Handler();
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 100:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 101:Core/Src/tim.c ****   {
 102:Core/Src/tim.c ****     Error_Handler();
 103:Core/Src/tim.c ****   }
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 107:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c **** }
 110:Core/Src/tim.c **** /* TIM2 init function */
 111:Core/Src/tim.c **** void MX_TIM2_Init(void)
 112:Core/Src/tim.c **** {
  29              		.loc 1 112 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 56
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8FB0     		sub	sp, sp, #60
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 64
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 118 3 view .LVU1
  41              		.loc 1 118 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0A93     		str	r3, [sp, #40]
  44 0008 0B93     		str	r3, [sp, #44]
  45 000a 0C93     		str	r3, [sp, #48]
  46 000c 0D93     		str	r3, [sp, #52]
 119:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 119 3 is_stmt 1 view .LVU3
  48              		.loc 1 119 27 is_stmt 0 view .LVU4
  49 000e 0893     		str	r3, [sp, #32]
  50 0010 0993     		str	r3, [sp, #36]
 120:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  51              		.loc 1 120 3 is_stmt 1 view .LVU5
  52              		.loc 1 120 22 is_stmt 0 view .LVU6
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 4


  53 0012 0193     		str	r3, [sp, #4]
  54 0014 0293     		str	r3, [sp, #8]
  55 0016 0393     		str	r3, [sp, #12]
  56 0018 0493     		str	r3, [sp, #16]
  57 001a 0593     		str	r3, [sp, #20]
  58 001c 0693     		str	r3, [sp, #24]
  59 001e 0793     		str	r3, [sp, #28]
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 125:Core/Src/tim.c ****   htim2.Instance = TIM2;
  60              		.loc 1 125 3 is_stmt 1 view .LVU7
  61              		.loc 1 125 18 is_stmt 0 view .LVU8
  62 0020 2048     		ldr	r0, .L13
  63 0022 4FF08042 		mov	r2, #1073741824
  64 0026 0260     		str	r2, [r0]
 126:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  65              		.loc 1 126 3 is_stmt 1 view .LVU9
  66              		.loc 1 126 24 is_stmt 0 view .LVU10
  67 0028 4360     		str	r3, [r0, #4]
 127:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  68              		.loc 1 127 3 is_stmt 1 view .LVU11
  69              		.loc 1 127 26 is_stmt 0 view .LVU12
  70 002a 8360     		str	r3, [r0, #8]
 128:Core/Src/tim.c ****   htim2.Init.Period = 1400-1;
  71              		.loc 1 128 3 is_stmt 1 view .LVU13
  72              		.loc 1 128 21 is_stmt 0 view .LVU14
  73 002c 40F27752 		movw	r2, #1399
  74 0030 C260     		str	r2, [r0, #12]
 129:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  75              		.loc 1 129 3 is_stmt 1 view .LVU15
  76              		.loc 1 129 28 is_stmt 0 view .LVU16
  77 0032 0361     		str	r3, [r0, #16]
 130:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  78              		.loc 1 130 3 is_stmt 1 view .LVU17
  79              		.loc 1 130 32 is_stmt 0 view .LVU18
  80 0034 8361     		str	r3, [r0, #24]
 131:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  81              		.loc 1 131 3 is_stmt 1 view .LVU19
  82              		.loc 1 131 7 is_stmt 0 view .LVU20
  83 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
  84              	.LVL0:
  85              		.loc 1 131 6 discriminator 1 view .LVU21
  86 003a 20BB     		cbnz	r0, .L8
  87              	.L2:
 132:Core/Src/tim.c ****   {
 133:Core/Src/tim.c ****     Error_Handler();
 134:Core/Src/tim.c ****   }
 135:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  88              		.loc 1 135 3 is_stmt 1 view .LVU22
  89              		.loc 1 135 34 is_stmt 0 view .LVU23
  90 003c 4FF48053 		mov	r3, #4096
  91 0040 0A93     		str	r3, [sp, #40]
 136:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  92              		.loc 1 136 3 is_stmt 1 view .LVU24
  93              		.loc 1 136 7 is_stmt 0 view .LVU25
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 5


  94 0042 0AA9     		add	r1, sp, #40
  95 0044 1748     		ldr	r0, .L13
  96 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  97              	.LVL1:
  98              		.loc 1 136 6 discriminator 1 view .LVU26
  99 004a F8B9     		cbnz	r0, .L9
 100              	.L3:
 137:Core/Src/tim.c ****   {
 138:Core/Src/tim.c ****     Error_Handler();
 139:Core/Src/tim.c ****   }
 140:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 101              		.loc 1 140 3 is_stmt 1 view .LVU27
 102              		.loc 1 140 7 is_stmt 0 view .LVU28
 103 004c 1548     		ldr	r0, .L13
 104 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 105              	.LVL2:
 106              		.loc 1 140 6 discriminator 1 view .LVU29
 107 0052 F0B9     		cbnz	r0, .L10
 108              	.L4:
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 109              		.loc 1 144 3 is_stmt 1 view .LVU30
 110              		.loc 1 144 37 is_stmt 0 view .LVU31
 111 0054 0023     		movs	r3, #0
 112 0056 0893     		str	r3, [sp, #32]
 145:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 113              		.loc 1 145 3 is_stmt 1 view .LVU32
 114              		.loc 1 145 33 is_stmt 0 view .LVU33
 115 0058 0993     		str	r3, [sp, #36]
 146:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 116              		.loc 1 146 3 is_stmt 1 view .LVU34
 117              		.loc 1 146 7 is_stmt 0 view .LVU35
 118 005a 08A9     		add	r1, sp, #32
 119 005c 1148     		ldr	r0, .L13
 120 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 121              	.LVL3:
 122              		.loc 1 146 6 discriminator 1 view .LVU36
 123 0062 C8B9     		cbnz	r0, .L11
 124              	.L5:
 147:Core/Src/tim.c ****   {
 148:Core/Src/tim.c ****     Error_Handler();
 149:Core/Src/tim.c ****   }
 150:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 125              		.loc 1 150 3 is_stmt 1 view .LVU37
 126              		.loc 1 150 20 is_stmt 0 view .LVU38
 127 0064 6023     		movs	r3, #96
 128 0066 0193     		str	r3, [sp, #4]
 151:Core/Src/tim.c ****   sConfigOC.Pulse = 700;
 129              		.loc 1 151 3 is_stmt 1 view .LVU39
 130              		.loc 1 151 19 is_stmt 0 view .LVU40
 131 0068 4FF42F73 		mov	r3, #700
 132 006c 0293     		str	r3, [sp, #8]
 152:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 133              		.loc 1 152 3 is_stmt 1 view .LVU41
 134              		.loc 1 152 24 is_stmt 0 view .LVU42
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 6


 135 006e 0023     		movs	r3, #0
 136 0070 0393     		str	r3, [sp, #12]
 153:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 137              		.loc 1 153 3 is_stmt 1 view .LVU43
 138              		.loc 1 153 24 is_stmt 0 view .LVU44
 139 0072 0593     		str	r3, [sp, #20]
 154:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 140              		.loc 1 154 3 is_stmt 1 view .LVU45
 141              		.loc 1 154 7 is_stmt 0 view .LVU46
 142 0074 0C22     		movs	r2, #12
 143 0076 01A9     		add	r1, sp, #4
 144 0078 0A48     		ldr	r0, .L13
 145 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 146              	.LVL4:
 147              		.loc 1 154 6 discriminator 1 view .LVU47
 148 007e 70B9     		cbnz	r0, .L12
 149              	.L1:
 155:Core/Src/tim.c ****   {
 156:Core/Src/tim.c ****     Error_Handler();
 157:Core/Src/tim.c ****   }
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c **** }
 150              		.loc 1 162 1 view .LVU48
 151 0080 0FB0     		add	sp, sp, #60
 152              	.LCFI2:
 153              		.cfi_remember_state
 154              		.cfi_def_cfa_offset 4
 155              		@ sp needed
 156 0082 5DF804FB 		ldr	pc, [sp], #4
 157              	.L8:
 158              	.LCFI3:
 159              		.cfi_restore_state
 133:Core/Src/tim.c ****   }
 160              		.loc 1 133 5 is_stmt 1 view .LVU49
 161 0086 FFF7FEFF 		bl	Error_Handler
 162              	.LVL5:
 163 008a D7E7     		b	.L2
 164              	.L9:
 138:Core/Src/tim.c ****   }
 165              		.loc 1 138 5 view .LVU50
 166 008c FFF7FEFF 		bl	Error_Handler
 167              	.LVL6:
 168 0090 DCE7     		b	.L3
 169              	.L10:
 142:Core/Src/tim.c ****   }
 170              		.loc 1 142 5 view .LVU51
 171 0092 FFF7FEFF 		bl	Error_Handler
 172              	.LVL7:
 173 0096 DDE7     		b	.L4
 174              	.L11:
 148:Core/Src/tim.c ****   }
 175              		.loc 1 148 5 view .LVU52
 176 0098 FFF7FEFF 		bl	Error_Handler
 177              	.LVL8:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 7


 178 009c E2E7     		b	.L5
 179              	.L12:
 156:Core/Src/tim.c ****   }
 180              		.loc 1 156 5 view .LVU53
 181 009e FFF7FEFF 		bl	Error_Handler
 182              	.LVL9:
 183              		.loc 1 162 1 is_stmt 0 view .LVU54
 184 00a2 EDE7     		b	.L1
 185              	.L14:
 186              		.align	2
 187              	.L13:
 188 00a4 00000000 		.word	htim2
 189              		.cfi_endproc
 190              	.LFE240:
 192              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_TIM_Base_MspInit
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	HAL_TIM_Base_MspInit:
 200              	.LVL10:
 201              	.LFB241:
 163:Core/Src/tim.c **** 
 164:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 165:Core/Src/tim.c **** {
 202              		.loc 1 165 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 8
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 165 1 is_stmt 0 view .LVU56
 207 0000 00B5     		push	{lr}
 208              	.LCFI4:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 14, -4
 211 0002 83B0     		sub	sp, sp, #12
 212              	.LCFI5:
 213              		.cfi_def_cfa_offset 16
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 214              		.loc 1 167 3 is_stmt 1 view .LVU57
 215              		.loc 1 167 20 is_stmt 0 view .LVU58
 216 0004 0368     		ldr	r3, [r0]
 217              		.loc 1 167 5 view .LVU59
 218 0006 154A     		ldr	r2, .L21
 219 0008 9342     		cmp	r3, r2
 220 000a 05D0     		beq	.L19
 168:Core/Src/tim.c ****   {
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 172:Core/Src/tim.c ****     /* TIM1 clock enable */
 173:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 174:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 177:Core/Src/tim.c ****   }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 8


 178:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 221              		.loc 1 178 8 is_stmt 1 view .LVU60
 222              		.loc 1 178 10 is_stmt 0 view .LVU61
 223 000c B3F1804F 		cmp	r3, #1073741824
 224 0010 0FD0     		beq	.L20
 225              	.LVL11:
 226              	.L15:
 179:Core/Src/tim.c ****   {
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 183:Core/Src/tim.c ****     /* TIM2 clock enable */
 184:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 187:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 188:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 189:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 192:Core/Src/tim.c ****   }
 193:Core/Src/tim.c **** }
 227              		.loc 1 193 1 view .LVU62
 228 0012 03B0     		add	sp, sp, #12
 229              	.LCFI6:
 230              		.cfi_remember_state
 231              		.cfi_def_cfa_offset 4
 232              		@ sp needed
 233 0014 5DF804FB 		ldr	pc, [sp], #4
 234              	.LVL12:
 235              	.L19:
 236              	.LCFI7:
 237              		.cfi_restore_state
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 238              		.loc 1 173 5 is_stmt 1 view .LVU63
 239              	.LBB2:
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 240              		.loc 1 173 5 view .LVU64
 241 0018 0023     		movs	r3, #0
 242 001a 0093     		str	r3, [sp]
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 243              		.loc 1 173 5 view .LVU65
 244 001c 104B     		ldr	r3, .L21+4
 245 001e 5A6C     		ldr	r2, [r3, #68]
 246 0020 42F00102 		orr	r2, r2, #1
 247 0024 5A64     		str	r2, [r3, #68]
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 248              		.loc 1 173 5 view .LVU66
 249 0026 5B6C     		ldr	r3, [r3, #68]
 250 0028 03F00103 		and	r3, r3, #1
 251 002c 0093     		str	r3, [sp]
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 252              		.loc 1 173 5 view .LVU67
 253 002e 009B     		ldr	r3, [sp]
 254              	.LBE2:
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 255              		.loc 1 173 5 view .LVU68
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 9


 256 0030 EFE7     		b	.L15
 257              	.L20:
 184:Core/Src/tim.c **** 
 258              		.loc 1 184 5 view .LVU69
 259              	.LBB3:
 184:Core/Src/tim.c **** 
 260              		.loc 1 184 5 view .LVU70
 261 0032 0022     		movs	r2, #0
 262 0034 0192     		str	r2, [sp, #4]
 184:Core/Src/tim.c **** 
 263              		.loc 1 184 5 view .LVU71
 264 0036 03F50E33 		add	r3, r3, #145408
 265 003a 196C     		ldr	r1, [r3, #64]
 266 003c 41F00101 		orr	r1, r1, #1
 267 0040 1964     		str	r1, [r3, #64]
 184:Core/Src/tim.c **** 
 268              		.loc 1 184 5 view .LVU72
 269 0042 1B6C     		ldr	r3, [r3, #64]
 270 0044 03F00103 		and	r3, r3, #1
 271 0048 0193     		str	r3, [sp, #4]
 184:Core/Src/tim.c **** 
 272              		.loc 1 184 5 view .LVU73
 273 004a 019B     		ldr	r3, [sp, #4]
 274              	.LBE3:
 184:Core/Src/tim.c **** 
 275              		.loc 1 184 5 view .LVU74
 187:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 276              		.loc 1 187 5 view .LVU75
 277 004c 0521     		movs	r1, #5
 278 004e 1C20     		movs	r0, #28
 279              	.LVL13:
 187:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 280              		.loc 1 187 5 is_stmt 0 view .LVU76
 281 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 282              	.LVL14:
 188:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 283              		.loc 1 188 5 is_stmt 1 view .LVU77
 284 0054 1C20     		movs	r0, #28
 285 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 286              	.LVL15:
 287              		.loc 1 193 1 is_stmt 0 view .LVU78
 288 005a DAE7     		b	.L15
 289              	.L22:
 290              		.align	2
 291              	.L21:
 292 005c 00000140 		.word	1073807360
 293 0060 00380240 		.word	1073887232
 294              		.cfi_endproc
 295              	.LFE241:
 297              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 298              		.align	1
 299              		.global	HAL_TIM_MspPostInit
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 304              	HAL_TIM_MspPostInit:
 305              	.LVL16:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 10


 306              	.LFB242:
 194:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 195:Core/Src/tim.c **** {
 307              		.loc 1 195 1 is_stmt 1 view -0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 32
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 311              		.loc 1 195 1 is_stmt 0 view .LVU80
 312 0000 70B5     		push	{r4, r5, r6, lr}
 313              	.LCFI8:
 314              		.cfi_def_cfa_offset 16
 315              		.cfi_offset 4, -16
 316              		.cfi_offset 5, -12
 317              		.cfi_offset 6, -8
 318              		.cfi_offset 14, -4
 319 0002 88B0     		sub	sp, sp, #32
 320              	.LCFI9:
 321              		.cfi_def_cfa_offset 48
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 322              		.loc 1 197 3 is_stmt 1 view .LVU81
 323              		.loc 1 197 20 is_stmt 0 view .LVU82
 324 0004 0023     		movs	r3, #0
 325 0006 0393     		str	r3, [sp, #12]
 326 0008 0493     		str	r3, [sp, #16]
 327 000a 0593     		str	r3, [sp, #20]
 328 000c 0693     		str	r3, [sp, #24]
 329 000e 0793     		str	r3, [sp, #28]
 198:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 330              		.loc 1 198 3 is_stmt 1 view .LVU83
 331              		.loc 1 198 15 is_stmt 0 view .LVU84
 332 0010 0268     		ldr	r2, [r0]
 333              		.loc 1 198 5 view .LVU85
 334 0012 224B     		ldr	r3, .L27
 335 0014 9A42     		cmp	r2, r3
 336 0016 01D0     		beq	.L26
 337              	.LVL17:
 338              	.L23:
 199:Core/Src/tim.c ****   {
 200:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 205:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 206:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 207:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 208:Core/Src/tim.c ****     PA7     ------> TIM1_CH1N
 209:Core/Src/tim.c ****     PB1     ------> TIM1_CH3N
 210:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 211:Core/Src/tim.c ****     PE13     ------> TIM1_CH3
 212:Core/Src/tim.c ****     */
 213:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 214:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 217:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 11


 218:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 221:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 222:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 223:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 225:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_13;
 228:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 229:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 230:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 231:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 232:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 237:Core/Src/tim.c ****   }
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c **** }
 339              		.loc 1 239 1 view .LVU86
 340 0018 08B0     		add	sp, sp, #32
 341              	.LCFI10:
 342              		.cfi_remember_state
 343              		.cfi_def_cfa_offset 16
 344              		@ sp needed
 345 001a 70BD     		pop	{r4, r5, r6, pc}
 346              	.LVL18:
 347              	.L26:
 348              	.LCFI11:
 349              		.cfi_restore_state
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 350              		.loc 1 204 5 is_stmt 1 view .LVU87
 351              	.LBB4:
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 352              		.loc 1 204 5 view .LVU88
 353 001c 0024     		movs	r4, #0
 354 001e 0094     		str	r4, [sp]
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 355              		.loc 1 204 5 view .LVU89
 356 0020 03F59C33 		add	r3, r3, #79872
 357 0024 1A6B     		ldr	r2, [r3, #48]
 358 0026 42F00102 		orr	r2, r2, #1
 359 002a 1A63     		str	r2, [r3, #48]
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 360              		.loc 1 204 5 view .LVU90
 361 002c 1A6B     		ldr	r2, [r3, #48]
 362 002e 02F00102 		and	r2, r2, #1
 363 0032 0092     		str	r2, [sp]
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 364              		.loc 1 204 5 view .LVU91
 365 0034 009A     		ldr	r2, [sp]
 366              	.LBE4:
 204:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 367              		.loc 1 204 5 view .LVU92
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 12


 205:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 368              		.loc 1 205 5 view .LVU93
 369              	.LBB5:
 205:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 370              		.loc 1 205 5 view .LVU94
 371 0036 0194     		str	r4, [sp, #4]
 205:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 372              		.loc 1 205 5 view .LVU95
 373 0038 1A6B     		ldr	r2, [r3, #48]
 374 003a 42F00202 		orr	r2, r2, #2
 375 003e 1A63     		str	r2, [r3, #48]
 205:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 376              		.loc 1 205 5 view .LVU96
 377 0040 1A6B     		ldr	r2, [r3, #48]
 378 0042 02F00202 		and	r2, r2, #2
 379 0046 0192     		str	r2, [sp, #4]
 205:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 380              		.loc 1 205 5 view .LVU97
 381 0048 019A     		ldr	r2, [sp, #4]
 382              	.LBE5:
 205:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 383              		.loc 1 205 5 view .LVU98
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 384              		.loc 1 206 5 view .LVU99
 385              	.LBB6:
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 386              		.loc 1 206 5 view .LVU100
 387 004a 0294     		str	r4, [sp, #8]
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 388              		.loc 1 206 5 view .LVU101
 389 004c 1A6B     		ldr	r2, [r3, #48]
 390 004e 42F01002 		orr	r2, r2, #16
 391 0052 1A63     		str	r2, [r3, #48]
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 392              		.loc 1 206 5 view .LVU102
 393 0054 1B6B     		ldr	r3, [r3, #48]
 394 0056 03F01003 		and	r3, r3, #16
 395 005a 0293     		str	r3, [sp, #8]
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 396              		.loc 1 206 5 view .LVU103
 397 005c 029B     		ldr	r3, [sp, #8]
 398              	.LBE6:
 206:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 399              		.loc 1 206 5 view .LVU104
 213:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 400              		.loc 1 213 5 view .LVU105
 213:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 401              		.loc 1 213 25 is_stmt 0 view .LVU106
 402 005e 8023     		movs	r3, #128
 403 0060 0393     		str	r3, [sp, #12]
 214:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 404              		.loc 1 214 5 is_stmt 1 view .LVU107
 214:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 405              		.loc 1 214 26 is_stmt 0 view .LVU108
 406 0062 0225     		movs	r5, #2
 407 0064 0495     		str	r5, [sp, #16]
 215:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 13


 408              		.loc 1 215 5 is_stmt 1 view .LVU109
 216:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 409              		.loc 1 216 5 view .LVU110
 217:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 410              		.loc 1 217 5 view .LVU111
 217:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 411              		.loc 1 217 31 is_stmt 0 view .LVU112
 412 0066 0126     		movs	r6, #1
 413 0068 0796     		str	r6, [sp, #28]
 218:Core/Src/tim.c **** 
 414              		.loc 1 218 5 is_stmt 1 view .LVU113
 415 006a 03A9     		add	r1, sp, #12
 416 006c 0C48     		ldr	r0, .L27+4
 417              	.LVL19:
 218:Core/Src/tim.c **** 
 418              		.loc 1 218 5 is_stmt 0 view .LVU114
 419 006e FFF7FEFF 		bl	HAL_GPIO_Init
 420              	.LVL20:
 220:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 421              		.loc 1 220 5 is_stmt 1 view .LVU115
 220:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422              		.loc 1 220 25 is_stmt 0 view .LVU116
 423 0072 0395     		str	r5, [sp, #12]
 221:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 424              		.loc 1 221 5 is_stmt 1 view .LVU117
 221:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 425              		.loc 1 221 26 is_stmt 0 view .LVU118
 426 0074 0495     		str	r5, [sp, #16]
 222:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 427              		.loc 1 222 5 is_stmt 1 view .LVU119
 222:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 428              		.loc 1 222 26 is_stmt 0 view .LVU120
 429 0076 0594     		str	r4, [sp, #20]
 223:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 430              		.loc 1 223 5 is_stmt 1 view .LVU121
 223:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 431              		.loc 1 223 27 is_stmt 0 view .LVU122
 432 0078 0694     		str	r4, [sp, #24]
 224:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 433              		.loc 1 224 5 is_stmt 1 view .LVU123
 224:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 434              		.loc 1 224 31 is_stmt 0 view .LVU124
 435 007a 0796     		str	r6, [sp, #28]
 225:Core/Src/tim.c **** 
 436              		.loc 1 225 5 is_stmt 1 view .LVU125
 437 007c 03A9     		add	r1, sp, #12
 438 007e 0948     		ldr	r0, .L27+8
 439 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 440              	.LVL21:
 227:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 441              		.loc 1 227 5 view .LVU126
 227:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442              		.loc 1 227 25 is_stmt 0 view .LVU127
 443 0084 4FF40853 		mov	r3, #8704
 444 0088 0393     		str	r3, [sp, #12]
 228:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 445              		.loc 1 228 5 is_stmt 1 view .LVU128
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 14


 228:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 446              		.loc 1 228 26 is_stmt 0 view .LVU129
 447 008a 0495     		str	r5, [sp, #16]
 229:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 448              		.loc 1 229 5 is_stmt 1 view .LVU130
 229:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 449              		.loc 1 229 26 is_stmt 0 view .LVU131
 450 008c 0594     		str	r4, [sp, #20]
 230:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 451              		.loc 1 230 5 is_stmt 1 view .LVU132
 230:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 452              		.loc 1 230 27 is_stmt 0 view .LVU133
 453 008e 0694     		str	r4, [sp, #24]
 231:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 454              		.loc 1 231 5 is_stmt 1 view .LVU134
 231:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 455              		.loc 1 231 31 is_stmt 0 view .LVU135
 456 0090 0796     		str	r6, [sp, #28]
 232:Core/Src/tim.c **** 
 457              		.loc 1 232 5 is_stmt 1 view .LVU136
 458 0092 03A9     		add	r1, sp, #12
 459 0094 0448     		ldr	r0, .L27+12
 460 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 461              	.LVL22:
 462              		.loc 1 239 1 is_stmt 0 view .LVU137
 463 009a BDE7     		b	.L23
 464              	.L28:
 465              		.align	2
 466              	.L27:
 467 009c 00000140 		.word	1073807360
 468 00a0 00000240 		.word	1073872896
 469 00a4 00040240 		.word	1073873920
 470 00a8 00100240 		.word	1073876992
 471              		.cfi_endproc
 472              	.LFE242:
 474              		.section	.text.MX_TIM1_Init,"ax",%progbits
 475              		.align	1
 476              		.global	MX_TIM1_Init
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 481              	MX_TIM1_Init:
 482              	.LFB239:
  32:Core/Src/tim.c **** 
 483              		.loc 1 32 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 88
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487 0000 30B5     		push	{r4, r5, lr}
 488              	.LCFI12:
 489              		.cfi_def_cfa_offset 12
 490              		.cfi_offset 4, -12
 491              		.cfi_offset 5, -8
 492              		.cfi_offset 14, -4
 493 0002 97B0     		sub	sp, sp, #92
 494              	.LCFI13:
 495              		.cfi_def_cfa_offset 104
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 15


  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 496              		.loc 1 38 3 view .LVU139
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 497              		.loc 1 38 26 is_stmt 0 view .LVU140
 498 0004 0024     		movs	r4, #0
 499 0006 1294     		str	r4, [sp, #72]
 500 0008 1394     		str	r4, [sp, #76]
 501 000a 1494     		str	r4, [sp, #80]
 502 000c 1594     		str	r4, [sp, #84]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 503              		.loc 1 39 3 is_stmt 1 view .LVU141
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 504              		.loc 1 39 27 is_stmt 0 view .LVU142
 505 000e 1094     		str	r4, [sp, #64]
 506 0010 1194     		str	r4, [sp, #68]
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 507              		.loc 1 40 3 is_stmt 1 view .LVU143
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 508              		.loc 1 40 22 is_stmt 0 view .LVU144
 509 0012 0994     		str	r4, [sp, #36]
 510 0014 0A94     		str	r4, [sp, #40]
 511 0016 0B94     		str	r4, [sp, #44]
 512 0018 0C94     		str	r4, [sp, #48]
 513 001a 0D94     		str	r4, [sp, #52]
 514 001c 0E94     		str	r4, [sp, #56]
 515 001e 0F94     		str	r4, [sp, #60]
  41:Core/Src/tim.c **** 
 516              		.loc 1 41 3 is_stmt 1 view .LVU145
  41:Core/Src/tim.c **** 
 517              		.loc 1 41 34 is_stmt 0 view .LVU146
 518 0020 2025     		movs	r5, #32
 519 0022 2A46     		mov	r2, r5
 520 0024 2146     		mov	r1, r4
 521 0026 01A8     		add	r0, sp, #4
 522 0028 FFF7FEFF 		bl	memset
 523              	.LVL23:
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 524              		.loc 1 46 3 is_stmt 1 view .LVU147
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 525              		.loc 1 46 18 is_stmt 0 view .LVU148
 526 002c 3948     		ldr	r0, .L47
 527 002e 3A4B     		ldr	r3, .L47+4
 528 0030 0360     		str	r3, [r0]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 529              		.loc 1 47 3 is_stmt 1 view .LVU149
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 530              		.loc 1 47 24 is_stmt 0 view .LVU150
 531 0032 4460     		str	r4, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.Period = 1400;
 532              		.loc 1 48 3 is_stmt 1 view .LVU151
  48:Core/Src/tim.c ****   htim1.Init.Period = 1400;
 533              		.loc 1 48 26 is_stmt 0 view .LVU152
 534 0034 8560     		str	r5, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 535              		.loc 1 49 3 is_stmt 1 view .LVU153
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 536              		.loc 1 49 21 is_stmt 0 view .LVU154
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 16


 537 0036 4FF4AF63 		mov	r3, #1400
 538 003a C360     		str	r3, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 539              		.loc 1 50 3 is_stmt 1 view .LVU155
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 540              		.loc 1 50 28 is_stmt 0 view .LVU156
 541 003c 0461     		str	r4, [r0, #16]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 542              		.loc 1 51 3 is_stmt 1 view .LVU157
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 543              		.loc 1 51 32 is_stmt 0 view .LVU158
 544 003e 4461     		str	r4, [r0, #20]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 545              		.loc 1 52 3 is_stmt 1 view .LVU159
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 546              		.loc 1 52 32 is_stmt 0 view .LVU160
 547 0040 8461     		str	r4, [r0, #24]
  53:Core/Src/tim.c ****   {
 548              		.loc 1 53 3 is_stmt 1 view .LVU161
  53:Core/Src/tim.c ****   {
 549              		.loc 1 53 7 is_stmt 0 view .LVU162
 550 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 551              	.LVL24:
  53:Core/Src/tim.c ****   {
 552              		.loc 1 53 6 discriminator 1 view .LVU163
 553 0046 0028     		cmp	r0, #0
 554 0048 4BD1     		bne	.L39
 555              	.L30:
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 556              		.loc 1 57 3 is_stmt 1 view .LVU164
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 557              		.loc 1 57 34 is_stmt 0 view .LVU165
 558 004a 4FF48053 		mov	r3, #4096
 559 004e 1293     		str	r3, [sp, #72]
  58:Core/Src/tim.c ****   {
 560              		.loc 1 58 3 is_stmt 1 view .LVU166
  58:Core/Src/tim.c ****   {
 561              		.loc 1 58 7 is_stmt 0 view .LVU167
 562 0050 12A9     		add	r1, sp, #72
 563 0052 3048     		ldr	r0, .L47
 564 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 565              	.LVL25:
  58:Core/Src/tim.c ****   {
 566              		.loc 1 58 6 discriminator 1 view .LVU168
 567 0058 0028     		cmp	r0, #0
 568 005a 45D1     		bne	.L40
 569              	.L31:
  62:Core/Src/tim.c ****   {
 570              		.loc 1 62 3 is_stmt 1 view .LVU169
  62:Core/Src/tim.c ****   {
 571              		.loc 1 62 7 is_stmt 0 view .LVU170
 572 005c 2D48     		ldr	r0, .L47
 573 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 574              	.LVL26:
  62:Core/Src/tim.c ****   {
 575              		.loc 1 62 6 discriminator 1 view .LVU171
 576 0062 0028     		cmp	r0, #0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 17


 577 0064 43D1     		bne	.L41
 578              	.L32:
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 579              		.loc 1 66 3 is_stmt 1 view .LVU172
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 580              		.loc 1 66 37 is_stmt 0 view .LVU173
 581 0066 0023     		movs	r3, #0
 582 0068 1093     		str	r3, [sp, #64]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 583              		.loc 1 67 3 is_stmt 1 view .LVU174
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 584              		.loc 1 67 33 is_stmt 0 view .LVU175
 585 006a 1193     		str	r3, [sp, #68]
  68:Core/Src/tim.c ****   {
 586              		.loc 1 68 3 is_stmt 1 view .LVU176
  68:Core/Src/tim.c ****   {
 587              		.loc 1 68 7 is_stmt 0 view .LVU177
 588 006c 10A9     		add	r1, sp, #64
 589 006e 2948     		ldr	r0, .L47
 590 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 591              	.LVL27:
  68:Core/Src/tim.c ****   {
 592              		.loc 1 68 6 discriminator 1 view .LVU178
 593 0074 0028     		cmp	r0, #0
 594 0076 3DD1     		bne	.L42
 595              	.L33:
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 700;
 596              		.loc 1 72 3 is_stmt 1 view .LVU179
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 700;
 597              		.loc 1 72 20 is_stmt 0 view .LVU180
 598 0078 6023     		movs	r3, #96
 599 007a 0993     		str	r3, [sp, #36]
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 600              		.loc 1 73 3 is_stmt 1 view .LVU181
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 601              		.loc 1 73 19 is_stmt 0 view .LVU182
 602 007c 4FF42F73 		mov	r3, #700
 603 0080 0A93     		str	r3, [sp, #40]
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 604              		.loc 1 74 3 is_stmt 1 view .LVU183
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 605              		.loc 1 74 24 is_stmt 0 view .LVU184
 606 0082 0022     		movs	r2, #0
 607 0084 0B92     		str	r2, [sp, #44]
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 608              		.loc 1 75 3 is_stmt 1 view .LVU185
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 609              		.loc 1 75 25 is_stmt 0 view .LVU186
 610 0086 0C92     		str	r2, [sp, #48]
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 611              		.loc 1 76 3 is_stmt 1 view .LVU187
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 612              		.loc 1 76 24 is_stmt 0 view .LVU188
 613 0088 0D92     		str	r2, [sp, #52]
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 614              		.loc 1 77 3 is_stmt 1 view .LVU189
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 18


 615              		.loc 1 77 25 is_stmt 0 view .LVU190
 616 008a 0E92     		str	r2, [sp, #56]
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 617              		.loc 1 78 3 is_stmt 1 view .LVU191
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 618              		.loc 1 78 26 is_stmt 0 view .LVU192
 619 008c 0F92     		str	r2, [sp, #60]
  79:Core/Src/tim.c ****   {
 620              		.loc 1 79 3 is_stmt 1 view .LVU193
  79:Core/Src/tim.c ****   {
 621              		.loc 1 79 7 is_stmt 0 view .LVU194
 622 008e 09A9     		add	r1, sp, #36
 623 0090 2048     		ldr	r0, .L47
 624 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 625              	.LVL28:
  79:Core/Src/tim.c ****   {
 626              		.loc 1 79 6 discriminator 1 view .LVU195
 627 0096 0028     		cmp	r0, #0
 628 0098 2FD1     		bne	.L43
 629              	.L34:
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 630              		.loc 1 83 3 is_stmt 1 view .LVU196
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 631              		.loc 1 83 19 is_stmt 0 view .LVU197
 632 009a 0123     		movs	r3, #1
 633 009c 0A93     		str	r3, [sp, #40]
  84:Core/Src/tim.c ****   {
 634              		.loc 1 84 3 is_stmt 1 view .LVU198
  84:Core/Src/tim.c ****   {
 635              		.loc 1 84 7 is_stmt 0 view .LVU199
 636 009e 0422     		movs	r2, #4
 637 00a0 09A9     		add	r1, sp, #36
 638 00a2 1C48     		ldr	r0, .L47
 639 00a4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 640              	.LVL29:
  84:Core/Src/tim.c ****   {
 641              		.loc 1 84 6 discriminator 1 view .LVU200
 642 00a8 50BB     		cbnz	r0, .L44
 643              	.L35:
  88:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 644              		.loc 1 88 3 is_stmt 1 view .LVU201
  88:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 645              		.loc 1 88 19 is_stmt 0 view .LVU202
 646 00aa 0023     		movs	r3, #0
 647 00ac 0A93     		str	r3, [sp, #40]
  89:Core/Src/tim.c ****   {
 648              		.loc 1 89 3 is_stmt 1 view .LVU203
  89:Core/Src/tim.c ****   {
 649              		.loc 1 89 7 is_stmt 0 view .LVU204
 650 00ae 0822     		movs	r2, #8
 651 00b0 09A9     		add	r1, sp, #36
 652 00b2 1848     		ldr	r0, .L47
 653 00b4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 654              	.LVL30:
  89:Core/Src/tim.c ****   {
 655              		.loc 1 89 6 discriminator 1 view .LVU205
 656 00b8 28BB     		cbnz	r0, .L45
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 19


 657              	.L36:
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 658              		.loc 1 93 3 is_stmt 1 view .LVU206
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 659              		.loc 1 93 40 is_stmt 0 view .LVU207
 660 00ba 0023     		movs	r3, #0
 661 00bc 0193     		str	r3, [sp, #4]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 662              		.loc 1 94 3 is_stmt 1 view .LVU208
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 663              		.loc 1 94 41 is_stmt 0 view .LVU209
 664 00be 0293     		str	r3, [sp, #8]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 665              		.loc 1 95 3 is_stmt 1 view .LVU210
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 666              		.loc 1 95 34 is_stmt 0 view .LVU211
 667 00c0 0393     		str	r3, [sp, #12]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 668              		.loc 1 96 3 is_stmt 1 view .LVU212
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 669              		.loc 1 96 33 is_stmt 0 view .LVU213
 670 00c2 0493     		str	r3, [sp, #16]
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 671              		.loc 1 97 3 is_stmt 1 view .LVU214
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 672              		.loc 1 97 35 is_stmt 0 view .LVU215
 673 00c4 0593     		str	r3, [sp, #20]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 674              		.loc 1 98 3 is_stmt 1 view .LVU216
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 675              		.loc 1 98 38 is_stmt 0 view .LVU217
 676 00c6 4FF40052 		mov	r2, #8192
 677 00ca 0692     		str	r2, [sp, #24]
  99:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 678              		.loc 1 99 3 is_stmt 1 view .LVU218
  99:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 679              		.loc 1 99 40 is_stmt 0 view .LVU219
 680 00cc 0893     		str	r3, [sp, #32]
 100:Core/Src/tim.c ****   {
 681              		.loc 1 100 3 is_stmt 1 view .LVU220
 100:Core/Src/tim.c ****   {
 682              		.loc 1 100 7 is_stmt 0 view .LVU221
 683 00ce 01A9     		add	r1, sp, #4
 684 00d0 1048     		ldr	r0, .L47
 685 00d2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 686              	.LVL31:
 100:Core/Src/tim.c ****   {
 687              		.loc 1 100 6 discriminator 1 view .LVU222
 688 00d6 C8B9     		cbnz	r0, .L46
 689              	.L37:
 107:Core/Src/tim.c **** 
 690              		.loc 1 107 3 is_stmt 1 view .LVU223
 691 00d8 0E48     		ldr	r0, .L47
 692 00da FFF7FEFF 		bl	HAL_TIM_MspPostInit
 693              	.LVL32:
 109:Core/Src/tim.c **** /* TIM2 init function */
 694              		.loc 1 109 1 is_stmt 0 view .LVU224
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 20


 695 00de 17B0     		add	sp, sp, #92
 696              	.LCFI14:
 697              		.cfi_remember_state
 698              		.cfi_def_cfa_offset 12
 699              		@ sp needed
 700 00e0 30BD     		pop	{r4, r5, pc}
 701              	.L39:
 702              	.LCFI15:
 703              		.cfi_restore_state
  55:Core/Src/tim.c ****   }
 704              		.loc 1 55 5 is_stmt 1 view .LVU225
 705 00e2 FFF7FEFF 		bl	Error_Handler
 706              	.LVL33:
 707 00e6 B0E7     		b	.L30
 708              	.L40:
  60:Core/Src/tim.c ****   }
 709              		.loc 1 60 5 view .LVU226
 710 00e8 FFF7FEFF 		bl	Error_Handler
 711              	.LVL34:
 712 00ec B6E7     		b	.L31
 713              	.L41:
  64:Core/Src/tim.c ****   }
 714              		.loc 1 64 5 view .LVU227
 715 00ee FFF7FEFF 		bl	Error_Handler
 716              	.LVL35:
 717 00f2 B8E7     		b	.L32
 718              	.L42:
  70:Core/Src/tim.c ****   }
 719              		.loc 1 70 5 view .LVU228
 720 00f4 FFF7FEFF 		bl	Error_Handler
 721              	.LVL36:
 722 00f8 BEE7     		b	.L33
 723              	.L43:
  81:Core/Src/tim.c ****   }
 724              		.loc 1 81 5 view .LVU229
 725 00fa FFF7FEFF 		bl	Error_Handler
 726              	.LVL37:
 727 00fe CCE7     		b	.L34
 728              	.L44:
  86:Core/Src/tim.c ****   }
 729              		.loc 1 86 5 view .LVU230
 730 0100 FFF7FEFF 		bl	Error_Handler
 731              	.LVL38:
 732 0104 D1E7     		b	.L35
 733              	.L45:
  91:Core/Src/tim.c ****   }
 734              		.loc 1 91 5 view .LVU231
 735 0106 FFF7FEFF 		bl	Error_Handler
 736              	.LVL39:
 737 010a D6E7     		b	.L36
 738              	.L46:
 102:Core/Src/tim.c ****   }
 739              		.loc 1 102 5 view .LVU232
 740 010c FFF7FEFF 		bl	Error_Handler
 741              	.LVL40:
 742 0110 E2E7     		b	.L37
 743              	.L48:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 21


 744 0112 00BF     		.align	2
 745              	.L47:
 746 0114 00000000 		.word	htim1
 747 0118 00000140 		.word	1073807360
 748              		.cfi_endproc
 749              	.LFE239:
 751              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 752              		.align	1
 753              		.global	HAL_TIM_Base_MspDeInit
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 758              	HAL_TIM_Base_MspDeInit:
 759              	.LVL41:
 760              	.LFB243:
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 242:Core/Src/tim.c **** {
 761              		.loc 1 242 1 view -0
 762              		.cfi_startproc
 763              		@ args = 0, pretend = 0, frame = 0
 764              		@ frame_needed = 0, uses_anonymous_args = 0
 765              		.loc 1 242 1 is_stmt 0 view .LVU234
 766 0000 08B5     		push	{r3, lr}
 767              	.LCFI16:
 768              		.cfi_def_cfa_offset 8
 769              		.cfi_offset 3, -8
 770              		.cfi_offset 14, -4
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 771              		.loc 1 244 3 is_stmt 1 view .LVU235
 772              		.loc 1 244 20 is_stmt 0 view .LVU236
 773 0002 0368     		ldr	r3, [r0]
 774              		.loc 1 244 5 view .LVU237
 775 0004 0B4A     		ldr	r2, .L55
 776 0006 9342     		cmp	r3, r2
 777 0008 03D0     		beq	.L53
 245:Core/Src/tim.c ****   {
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 249:Core/Src/tim.c ****     /* Peripheral clock disable */
 250:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 251:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 254:Core/Src/tim.c ****   }
 255:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 778              		.loc 1 255 8 is_stmt 1 view .LVU238
 779              		.loc 1 255 10 is_stmt 0 view .LVU239
 780 000a B3F1804F 		cmp	r3, #1073741824
 781 000e 07D0     		beq	.L54
 782              	.LVL42:
 783              	.L49:
 256:Core/Src/tim.c ****   {
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 258:Core/Src/tim.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 22


 259:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 260:Core/Src/tim.c ****     /* Peripheral clock disable */
 261:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 264:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 268:Core/Src/tim.c ****   }
 269:Core/Src/tim.c **** }
 784              		.loc 1 269 1 view .LVU240
 785 0010 08BD     		pop	{r3, pc}
 786              	.LVL43:
 787              	.L53:
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 788              		.loc 1 250 5 is_stmt 1 view .LVU241
 789 0012 02F59C32 		add	r2, r2, #79872
 790 0016 536C     		ldr	r3, [r2, #68]
 791 0018 23F00103 		bic	r3, r3, #1
 792 001c 5364     		str	r3, [r2, #68]
 793 001e F7E7     		b	.L49
 794              	.L54:
 261:Core/Src/tim.c **** 
 795              		.loc 1 261 5 view .LVU242
 796 0020 054A     		ldr	r2, .L55+4
 797 0022 136C     		ldr	r3, [r2, #64]
 798 0024 23F00103 		bic	r3, r3, #1
 799 0028 1364     		str	r3, [r2, #64]
 264:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 800              		.loc 1 264 5 view .LVU243
 801 002a 1C20     		movs	r0, #28
 802              	.LVL44:
 264:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 803              		.loc 1 264 5 is_stmt 0 view .LVU244
 804 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 805              	.LVL45:
 806              		.loc 1 269 1 view .LVU245
 807 0030 EEE7     		b	.L49
 808              	.L56:
 809 0032 00BF     		.align	2
 810              	.L55:
 811 0034 00000140 		.word	1073807360
 812 0038 00380240 		.word	1073887232
 813              		.cfi_endproc
 814              	.LFE243:
 816              		.global	htim2
 817              		.section	.bss.htim2,"aw",%nobits
 818              		.align	2
 821              	htim2:
 822 0000 00000000 		.space	72
 822      00000000 
 822      00000000 
 822      00000000 
 822      00000000 
 823              		.global	htim1
 824              		.section	.bss.htim1,"aw",%nobits
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 23


 825              		.align	2
 828              	htim1:
 829 0000 00000000 		.space	72
 829      00000000 
 829      00000000 
 829      00000000 
 829      00000000 
 830              		.text
 831              	.Letext0:
 832              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 833              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 834              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 835              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 836              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 837              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 838              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 839              		.file 9 "Core/Inc/tim.h"
 840              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 841              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 842              		.file 12 "Core/Inc/main.h"
 843              		.file 13 "<built-in>"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:21     .text.MX_TIM2_Init:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:27     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:188    .text.MX_TIM2_Init:000000a4 $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:821    .bss.htim2:00000000 htim2
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:193    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:199    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:292    .text.HAL_TIM_Base_MspInit:0000005c $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:298    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:304    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:467    .text.HAL_TIM_MspPostInit:0000009c $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:475    .text.MX_TIM1_Init:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:481    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:746    .text.MX_TIM1_Init:00000114 $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:828    .bss.htim1:00000000 htim1
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:752    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:758    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:811    .text.HAL_TIM_Base_MspDeInit:00000034 $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:818    .bss.htim2:00000000 $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccYcQK6z.s:825    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
