#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c77850c4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c7785db620 .scope module, "andi_tb" "andi_tb" 3 1;
 .timescale 0 0;
v0x55c778609050_0 .net "active", 0 0, L_0x55c778623ba0;  1 drivers
v0x55c778609110_0 .var "clk", 0 0;
v0x55c7786091b0_0 .var "clk_enable", 0 0;
v0x55c7786092a0_0 .net "data_address", 31 0, L_0x55c778621770;  1 drivers
v0x55c778609340_0 .net "data_read", 0 0, L_0x55c77861f2f0;  1 drivers
v0x55c778609430_0 .var "data_readdata", 31 0;
v0x55c778609500_0 .net "data_write", 0 0, L_0x55c77861f110;  1 drivers
v0x55c7786095d0_0 .net "data_writedata", 31 0, L_0x55c778621460;  1 drivers
v0x55c7786096a0_0 .net "instr_address", 31 0, L_0x55c778622ad0;  1 drivers
v0x55c778609800_0 .var "instr_readdata", 31 0;
v0x55c7786098a0_0 .net "register_v0", 31 0, L_0x55c7786213f0;  1 drivers
v0x55c778609990_0 .var "reset", 0 0;
S_0x55c7785c8aa0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x55c7785db620;
 .timescale 0 0;
v0x55c7785d7c70_0 .var "ex_imm", 31 0;
v0x55c7785dc3a0_0 .var "expected", 31 0;
v0x55c7785e1660_0 .var "i", 4 0;
v0x55c7785e1990_0 .var "imm", 15 0;
v0x55c7785e2aa0_0 .var "imm_instr", 31 0;
v0x55c7785e4960_0 .var "opcode", 5 0;
v0x55c7785fb320_0 .var "rs", 4 0;
v0x55c7785fb400_0 .var "rt", 4 0;
v0x55c7785fb4e0_0 .var "test", 31 0;
v0x55c7785fb5c0_0 .var "test_imm", 15 0;
E_0x55c778558130 .event posedge, v0x55c7785fd4f0_0;
S_0x55c7785c8ed0 .scope module, "dut" "mips_cpu_harvard" 3 136, 4 1 0, S_0x55c7785db620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55c7785d7b50 .functor OR 1, L_0x55c77861aaf0, L_0x55c77861ad70, C4<0>, C4<0>;
L_0x55c77859de30 .functor BUFZ 1, L_0x55c77861a550, C4<0>, C4<0>, C4<0>;
L_0x55c7785e1870 .functor BUFZ 1, L_0x55c77861a6f0, C4<0>, C4<0>, C4<0>;
L_0x55c7785e2900 .functor BUFZ 1, L_0x55c77861a6f0, C4<0>, C4<0>, C4<0>;
L_0x55c77861b2b0 .functor AND 1, L_0x55c77861a550, L_0x55c77861b5b0, C4<1>, C4<1>;
L_0x55c7785e4840 .functor OR 1, L_0x55c77861b2b0, L_0x55c77861b190, C4<0>, C4<0>;
L_0x55c778585fc0 .functor OR 1, L_0x55c7785e4840, L_0x55c77861b3c0, C4<0>, C4<0>;
L_0x55c77861b850 .functor OR 1, L_0x55c778585fc0, L_0x55c77861ceb0, C4<0>, C4<0>;
L_0x55c77861b960 .functor OR 1, L_0x55c77861b850, L_0x55c77861c610, C4<0>, C4<0>;
L_0x55c77861ba20 .functor BUFZ 1, L_0x55c77861a810, C4<0>, C4<0>, C4<0>;
L_0x55c77861c500 .functor AND 1, L_0x55c77861bf70, L_0x55c77861c2d0, C4<1>, C4<1>;
L_0x55c77861c610 .functor OR 1, L_0x55c77861bc70, L_0x55c77861c500, C4<0>, C4<0>;
L_0x55c77861ceb0 .functor AND 1, L_0x55c77861c9e0, L_0x55c77861cc90, C4<1>, C4<1>;
L_0x55c77861d660 .functor OR 1, L_0x55c77861d100, L_0x55c77861d420, C4<0>, C4<0>;
L_0x55c77861c770 .functor OR 1, L_0x55c77861dbd0, L_0x55c77861ded0, C4<0>, C4<0>;
L_0x55c77861ddb0 .functor AND 1, L_0x55c77861d8e0, L_0x55c77861c770, C4<1>, C4<1>;
L_0x55c77861e6d0 .functor OR 1, L_0x55c77861e360, L_0x55c77861e5e0, C4<0>, C4<0>;
L_0x55c77861e9d0 .functor OR 1, L_0x55c77861e6d0, L_0x55c77861e7e0, C4<0>, C4<0>;
L_0x55c77861eb80 .functor AND 1, L_0x55c77861a550, L_0x55c77861e9d0, C4<1>, C4<1>;
L_0x55c77861ed30 .functor AND 1, L_0x55c77861a550, L_0x55c77861ec40, C4<1>, C4<1>;
L_0x55c77861f050 .functor AND 1, L_0x55c77861a550, L_0x55c77861eae0, C4<1>, C4<1>;
L_0x55c77861f2f0 .functor BUFZ 1, L_0x55c7785e1870, C4<0>, C4<0>, C4<0>;
L_0x55c77861ff80 .functor AND 1, L_0x55c778623ba0, L_0x55c77861b960, C4<1>, C4<1>;
L_0x55c778620090 .functor OR 1, L_0x55c77861c610, L_0x55c77861ceb0, C4<0>, C4<0>;
L_0x55c778621460 .functor BUFZ 32, L_0x55c7786212e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c778621520 .functor BUFZ 32, L_0x55c778620270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c778621670 .functor BUFZ 32, L_0x55c7786212e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c778621770 .functor BUFZ 32, v0x55c7785fc580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c778622770 .functor AND 1, v0x55c7786091b0_0, L_0x55c77861eb80, C4<1>, C4<1>;
L_0x55c7786227e0 .functor AND 1, L_0x55c778622770, v0x55c7786061e0_0, C4<1>, C4<1>;
L_0x55c778622ad0 .functor BUFZ 32, v0x55c7785fd5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c778623ba0 .functor BUFZ 1, v0x55c7786061e0_0, C4<0>, C4<0>, C4<0>;
L_0x55c778623d20 .functor AND 1, v0x55c7786091b0_0, v0x55c7786061e0_0, C4<1>, C4<1>;
v0x55c7786002d0_0 .net *"_ivl_100", 31 0, L_0x55c77861c7e0;  1 drivers
L_0x7fb5165b2498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7786003d0_0 .net *"_ivl_103", 25 0, L_0x7fb5165b2498;  1 drivers
L_0x7fb5165b24e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7786004b0_0 .net/2u *"_ivl_104", 31 0, L_0x7fb5165b24e0;  1 drivers
v0x55c778600570_0 .net *"_ivl_106", 0 0, L_0x55c77861c9e0;  1 drivers
v0x55c778600630_0 .net *"_ivl_109", 5 0, L_0x55c77861cbf0;  1 drivers
L_0x7fb5165b2528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c778600710_0 .net/2u *"_ivl_110", 5 0, L_0x7fb5165b2528;  1 drivers
v0x55c7786007f0_0 .net *"_ivl_112", 0 0, L_0x55c77861cc90;  1 drivers
v0x55c7786008b0_0 .net *"_ivl_116", 31 0, L_0x55c77861d010;  1 drivers
L_0x7fb5165b2570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778600990_0 .net *"_ivl_119", 25 0, L_0x7fb5165b2570;  1 drivers
L_0x7fb5165b20a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55c778600a70_0 .net/2u *"_ivl_12", 5 0, L_0x7fb5165b20a8;  1 drivers
L_0x7fb5165b25b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c778600b50_0 .net/2u *"_ivl_120", 31 0, L_0x7fb5165b25b8;  1 drivers
v0x55c778600c30_0 .net *"_ivl_122", 0 0, L_0x55c77861d100;  1 drivers
v0x55c778600cf0_0 .net *"_ivl_124", 31 0, L_0x55c77861d330;  1 drivers
L_0x7fb5165b2600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778600dd0_0 .net *"_ivl_127", 25 0, L_0x7fb5165b2600;  1 drivers
L_0x7fb5165b2648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c778600eb0_0 .net/2u *"_ivl_128", 31 0, L_0x7fb5165b2648;  1 drivers
v0x55c778600f90_0 .net *"_ivl_130", 0 0, L_0x55c77861d420;  1 drivers
v0x55c778601050_0 .net *"_ivl_134", 31 0, L_0x55c77861d7f0;  1 drivers
L_0x7fb5165b2690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778601240_0 .net *"_ivl_137", 25 0, L_0x7fb5165b2690;  1 drivers
L_0x7fb5165b26d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778601320_0 .net/2u *"_ivl_138", 31 0, L_0x7fb5165b26d8;  1 drivers
v0x55c778601400_0 .net *"_ivl_140", 0 0, L_0x55c77861d8e0;  1 drivers
v0x55c7786014c0_0 .net *"_ivl_143", 5 0, L_0x55c77861db30;  1 drivers
L_0x7fb5165b2720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c7786015a0_0 .net/2u *"_ivl_144", 5 0, L_0x7fb5165b2720;  1 drivers
v0x55c778601680_0 .net *"_ivl_146", 0 0, L_0x55c77861dbd0;  1 drivers
v0x55c778601740_0 .net *"_ivl_149", 5 0, L_0x55c77861de30;  1 drivers
L_0x7fb5165b2768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55c778601820_0 .net/2u *"_ivl_150", 5 0, L_0x7fb5165b2768;  1 drivers
v0x55c778601900_0 .net *"_ivl_152", 0 0, L_0x55c77861ded0;  1 drivers
v0x55c7786019c0_0 .net *"_ivl_155", 0 0, L_0x55c77861c770;  1 drivers
v0x55c778601a80_0 .net *"_ivl_159", 1 0, L_0x55c77861e270;  1 drivers
L_0x7fb5165b20f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55c778601b60_0 .net/2u *"_ivl_16", 5 0, L_0x7fb5165b20f0;  1 drivers
L_0x7fb5165b27b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55c778601c40_0 .net/2u *"_ivl_160", 1 0, L_0x7fb5165b27b0;  1 drivers
v0x55c778601d20_0 .net *"_ivl_162", 0 0, L_0x55c77861e360;  1 drivers
L_0x7fb5165b27f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55c778601de0_0 .net/2u *"_ivl_164", 5 0, L_0x7fb5165b27f8;  1 drivers
v0x55c778601ec0_0 .net *"_ivl_166", 0 0, L_0x55c77861e5e0;  1 drivers
v0x55c778602190_0 .net *"_ivl_169", 0 0, L_0x55c77861e6d0;  1 drivers
L_0x7fb5165b2840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55c778602250_0 .net/2u *"_ivl_170", 5 0, L_0x7fb5165b2840;  1 drivers
v0x55c778602330_0 .net *"_ivl_172", 0 0, L_0x55c77861e7e0;  1 drivers
v0x55c7786023f0_0 .net *"_ivl_175", 0 0, L_0x55c77861e9d0;  1 drivers
L_0x7fb5165b2888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55c7786024b0_0 .net/2u *"_ivl_178", 5 0, L_0x7fb5165b2888;  1 drivers
v0x55c778602590_0 .net *"_ivl_180", 0 0, L_0x55c77861ec40;  1 drivers
L_0x7fb5165b28d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55c778602650_0 .net/2u *"_ivl_184", 5 0, L_0x7fb5165b28d0;  1 drivers
v0x55c778602730_0 .net *"_ivl_186", 0 0, L_0x55c77861eae0;  1 drivers
L_0x7fb5165b2918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c7786027f0_0 .net/2u *"_ivl_190", 0 0, L_0x7fb5165b2918;  1 drivers
v0x55c7786028d0_0 .net *"_ivl_20", 31 0, L_0x55c77861a9b0;  1 drivers
L_0x7fb5165b2960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55c7786029b0_0 .net/2u *"_ivl_200", 4 0, L_0x7fb5165b2960;  1 drivers
v0x55c778602a90_0 .net *"_ivl_203", 4 0, L_0x55c77861f810;  1 drivers
v0x55c778602b70_0 .net *"_ivl_205", 4 0, L_0x55c77861fa30;  1 drivers
v0x55c778602c50_0 .net *"_ivl_206", 4 0, L_0x55c77861fad0;  1 drivers
v0x55c778602d30_0 .net *"_ivl_213", 0 0, L_0x55c778620090;  1 drivers
L_0x7fb5165b29a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c778602df0_0 .net/2u *"_ivl_214", 31 0, L_0x7fb5165b29a8;  1 drivers
v0x55c778602ed0_0 .net *"_ivl_216", 31 0, L_0x55c7786201d0;  1 drivers
v0x55c778602fb0_0 .net *"_ivl_218", 31 0, L_0x55c778620480;  1 drivers
v0x55c778603090_0 .net *"_ivl_220", 31 0, L_0x55c778620610;  1 drivers
v0x55c778603170_0 .net *"_ivl_222", 31 0, L_0x55c778620950;  1 drivers
L_0x7fb5165b2138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778603250_0 .net *"_ivl_23", 25 0, L_0x7fb5165b2138;  1 drivers
v0x55c778603330_0 .net *"_ivl_235", 0 0, L_0x55c778622770;  1 drivers
L_0x7fb5165b2ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c7786033f0_0 .net/2u *"_ivl_238", 31 0, L_0x7fb5165b2ac8;  1 drivers
L_0x7fb5165b2180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c7786034d0_0 .net/2u *"_ivl_24", 31 0, L_0x7fb5165b2180;  1 drivers
v0x55c7786035b0_0 .net *"_ivl_243", 15 0, L_0x55c778622c30;  1 drivers
v0x55c778603690_0 .net *"_ivl_244", 17 0, L_0x55c778622ea0;  1 drivers
L_0x7fb5165b2b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c778603770_0 .net *"_ivl_247", 1 0, L_0x7fb5165b2b10;  1 drivers
v0x55c778603850_0 .net *"_ivl_250", 15 0, L_0x55c778622fe0;  1 drivers
L_0x7fb5165b2b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c778603930_0 .net *"_ivl_252", 1 0, L_0x7fb5165b2b58;  1 drivers
v0x55c778603a10_0 .net *"_ivl_255", 0 0, L_0x55c7786233f0;  1 drivers
L_0x7fb5165b2ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c778603af0_0 .net/2u *"_ivl_256", 13 0, L_0x7fb5165b2ba0;  1 drivers
L_0x7fb5165b2be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778603bd0_0 .net/2u *"_ivl_258", 13 0, L_0x7fb5165b2be8;  1 drivers
v0x55c7786040c0_0 .net *"_ivl_26", 0 0, L_0x55c77861aaf0;  1 drivers
v0x55c778604180_0 .net *"_ivl_260", 13 0, L_0x55c7786236d0;  1 drivers
v0x55c778604260_0 .net *"_ivl_28", 31 0, L_0x55c77861ac80;  1 drivers
L_0x7fb5165b21c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778604340_0 .net *"_ivl_31", 25 0, L_0x7fb5165b21c8;  1 drivers
L_0x7fb5165b2210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c778604420_0 .net/2u *"_ivl_32", 31 0, L_0x7fb5165b2210;  1 drivers
v0x55c778604500_0 .net *"_ivl_34", 0 0, L_0x55c77861ad70;  1 drivers
v0x55c7786045c0_0 .net *"_ivl_4", 31 0, L_0x55c77860a3f0;  1 drivers
v0x55c7786046a0_0 .net *"_ivl_45", 2 0, L_0x55c77861b060;  1 drivers
L_0x7fb5165b2258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c778604780_0 .net/2u *"_ivl_46", 2 0, L_0x7fb5165b2258;  1 drivers
v0x55c778604860_0 .net *"_ivl_51", 2 0, L_0x55c77861b320;  1 drivers
L_0x7fb5165b22a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55c778604940_0 .net/2u *"_ivl_52", 2 0, L_0x7fb5165b22a0;  1 drivers
v0x55c778604a20_0 .net *"_ivl_57", 0 0, L_0x55c77861b5b0;  1 drivers
v0x55c778604ae0_0 .net *"_ivl_59", 0 0, L_0x55c77861b2b0;  1 drivers
v0x55c778604ba0_0 .net *"_ivl_61", 0 0, L_0x55c7785e4840;  1 drivers
v0x55c778604c60_0 .net *"_ivl_63", 0 0, L_0x55c778585fc0;  1 drivers
v0x55c778604d20_0 .net *"_ivl_65", 0 0, L_0x55c77861b850;  1 drivers
L_0x7fb5165b2018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778604de0_0 .net *"_ivl_7", 25 0, L_0x7fb5165b2018;  1 drivers
v0x55c778604ec0_0 .net *"_ivl_70", 31 0, L_0x55c77861bb40;  1 drivers
L_0x7fb5165b22e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778604fa0_0 .net *"_ivl_73", 25 0, L_0x7fb5165b22e8;  1 drivers
L_0x7fb5165b2330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c778605080_0 .net/2u *"_ivl_74", 31 0, L_0x7fb5165b2330;  1 drivers
v0x55c778605160_0 .net *"_ivl_76", 0 0, L_0x55c77861bc70;  1 drivers
v0x55c778605220_0 .net *"_ivl_78", 31 0, L_0x55c77861bde0;  1 drivers
L_0x7fb5165b2060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778605300_0 .net/2u *"_ivl_8", 31 0, L_0x7fb5165b2060;  1 drivers
L_0x7fb5165b2378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7786053e0_0 .net *"_ivl_81", 25 0, L_0x7fb5165b2378;  1 drivers
L_0x7fb5165b23c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c7786054c0_0 .net/2u *"_ivl_82", 31 0, L_0x7fb5165b23c0;  1 drivers
v0x55c7786055a0_0 .net *"_ivl_84", 0 0, L_0x55c77861bf70;  1 drivers
v0x55c778605660_0 .net *"_ivl_87", 0 0, L_0x55c77861c0e0;  1 drivers
v0x55c778605740_0 .net *"_ivl_88", 31 0, L_0x55c77861be80;  1 drivers
L_0x7fb5165b2408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c778605820_0 .net *"_ivl_91", 30 0, L_0x7fb5165b2408;  1 drivers
L_0x7fb5165b2450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c778605900_0 .net/2u *"_ivl_92", 31 0, L_0x7fb5165b2450;  1 drivers
v0x55c7786059e0_0 .net *"_ivl_94", 0 0, L_0x55c77861c2d0;  1 drivers
v0x55c778605aa0_0 .net *"_ivl_97", 0 0, L_0x55c77861c500;  1 drivers
v0x55c778605b60_0 .net "active", 0 0, L_0x55c778623ba0;  alias, 1 drivers
v0x55c778605c20_0 .net "alu_op1", 31 0, L_0x55c778621520;  1 drivers
v0x55c778605ce0_0 .net "alu_op2", 31 0, L_0x55c778621670;  1 drivers
v0x55c778605da0_0 .net "alui_instr", 0 0, L_0x55c77861b190;  1 drivers
v0x55c778605e60_0 .net "b_flag", 0 0, v0x55c7785fc0b0_0;  1 drivers
v0x55c778605f00_0 .net "b_imm", 17 0, L_0x55c7786232b0;  1 drivers
v0x55c778605fc0_0 .net "b_offset", 31 0, L_0x55c778623860;  1 drivers
v0x55c7786060a0_0 .net "clk", 0 0, v0x55c778609110_0;  1 drivers
v0x55c778606140_0 .net "clk_enable", 0 0, v0x55c7786091b0_0;  1 drivers
v0x55c7786061e0_0 .var "cpu_active", 0 0;
v0x55c778606280_0 .net "curr_addr", 31 0, v0x55c7785fd5b0_0;  1 drivers
v0x55c778606370_0 .net "curr_addr_p4", 31 0, L_0x55c778622a30;  1 drivers
v0x55c778606430_0 .net "data_address", 31 0, L_0x55c778621770;  alias, 1 drivers
v0x55c778606510_0 .net "data_read", 0 0, L_0x55c77861f2f0;  alias, 1 drivers
v0x55c7786065d0_0 .net "data_readdata", 31 0, v0x55c778609430_0;  1 drivers
v0x55c7786066b0_0 .net "data_write", 0 0, L_0x55c77861f110;  alias, 1 drivers
v0x55c778606770_0 .net "data_writedata", 31 0, L_0x55c778621460;  alias, 1 drivers
v0x55c778606850_0 .net "funct_code", 5 0, L_0x55c77860a2c0;  1 drivers
v0x55c778606930_0 .net "hi_out", 31 0, v0x55c7785fdc70_0;  1 drivers
v0x55c778606a20_0 .net "hl_reg_enable", 0 0, L_0x55c7786227e0;  1 drivers
v0x55c778606ac0_0 .net "instr_address", 31 0, L_0x55c778622ad0;  alias, 1 drivers
v0x55c778606b80_0 .net "instr_opcode", 5 0, L_0x55c77860a220;  1 drivers
v0x55c778606c60_0 .net "instr_readdata", 31 0, v0x55c778609800_0;  1 drivers
v0x55c778606d20_0 .net "j_imm", 0 0, L_0x55c77861d660;  1 drivers
v0x55c778606dc0_0 .net "j_reg", 0 0, L_0x55c77861ddb0;  1 drivers
v0x55c778606e80_0 .net "l_type", 0 0, L_0x55c77861b3c0;  1 drivers
v0x55c778606f40_0 .net "link_const", 0 0, L_0x55c77861c610;  1 drivers
v0x55c778607000_0 .net "link_reg", 0 0, L_0x55c77861ceb0;  1 drivers
v0x55c7786070c0_0 .net "lo_out", 31 0, v0x55c7785fe4c0_0;  1 drivers
v0x55c7786071b0_0 .net "lw", 0 0, L_0x55c77861a6f0;  1 drivers
v0x55c778607250_0 .net "mem_read", 0 0, L_0x55c7785e1870;  1 drivers
v0x55c778607310_0 .net "mem_to_reg", 0 0, L_0x55c7785e2900;  1 drivers
v0x55c778607be0_0 .net "mem_write", 0 0, L_0x55c77861ba20;  1 drivers
v0x55c778607ca0_0 .net "memaddroffset", 31 0, v0x55c7785fc580_0;  1 drivers
v0x55c778607d90_0 .net "mfhi", 0 0, L_0x55c77861ed30;  1 drivers
v0x55c778607e30_0 .net "mflo", 0 0, L_0x55c77861f050;  1 drivers
v0x55c778607ef0_0 .net "movefrom", 0 0, L_0x55c7785d7b50;  1 drivers
v0x55c778607fb0_0 .net "muldiv", 0 0, L_0x55c77861eb80;  1 drivers
v0x55c778608070_0 .var "next_instr_addr", 31 0;
v0x55c778608160_0 .net "pc_enable", 0 0, L_0x55c778623d20;  1 drivers
v0x55c778608230_0 .net "r_format", 0 0, L_0x55c77861a550;  1 drivers
v0x55c7786082d0_0 .net "reg_a_read_data", 31 0, L_0x55c778620270;  1 drivers
v0x55c7786083a0_0 .net "reg_a_read_index", 4 0, L_0x55c77861f4c0;  1 drivers
v0x55c778608470_0 .net "reg_b_read_data", 31 0, L_0x55c7786212e0;  1 drivers
v0x55c778608540_0 .net "reg_b_read_index", 4 0, L_0x55c77861f720;  1 drivers
v0x55c778608610_0 .net "reg_dst", 0 0, L_0x55c77859de30;  1 drivers
v0x55c7786086b0_0 .net "reg_write", 0 0, L_0x55c77861b960;  1 drivers
v0x55c778608770_0 .net "reg_write_data", 31 0, L_0x55c778620ae0;  1 drivers
v0x55c778608860_0 .net "reg_write_enable", 0 0, L_0x55c77861ff80;  1 drivers
v0x55c778608930_0 .net "reg_write_index", 4 0, L_0x55c77861fdf0;  1 drivers
v0x55c778608a00_0 .net "register_v0", 31 0, L_0x55c7786213f0;  alias, 1 drivers
v0x55c778608ad0_0 .net "reset", 0 0, v0x55c778609990_0;  1 drivers
v0x55c778608c00_0 .net "result", 31 0, v0x55c7785fc9e0_0;  1 drivers
v0x55c778608cd0_0 .net "result_hi", 31 0, v0x55c7785fc2e0_0;  1 drivers
v0x55c778608d70_0 .net "result_lo", 31 0, v0x55c7785fc4a0_0;  1 drivers
v0x55c778608e10_0 .net "sw", 0 0, L_0x55c77861a810;  1 drivers
E_0x55c7785569d0/0 .event anyedge, v0x55c7785fc0b0_0, v0x55c778606370_0, v0x55c778605fc0_0, v0x55c778606d20_0;
E_0x55c7785569d0/1 .event anyedge, v0x55c7785fc3c0_0, v0x55c778606dc0_0, v0x55c7785ff2b0_0;
E_0x55c7785569d0 .event/or E_0x55c7785569d0/0, E_0x55c7785569d0/1;
L_0x55c77860a220 .part v0x55c778609800_0, 26, 6;
L_0x55c77860a2c0 .part v0x55c778609800_0, 0, 6;
L_0x55c77860a3f0 .concat [ 6 26 0 0], L_0x55c77860a220, L_0x7fb5165b2018;
L_0x55c77861a550 .cmp/eq 32, L_0x55c77860a3f0, L_0x7fb5165b2060;
L_0x55c77861a6f0 .cmp/eq 6, L_0x55c77860a220, L_0x7fb5165b20a8;
L_0x55c77861a810 .cmp/eq 6, L_0x55c77860a220, L_0x7fb5165b20f0;
L_0x55c77861a9b0 .concat [ 6 26 0 0], L_0x55c77860a220, L_0x7fb5165b2138;
L_0x55c77861aaf0 .cmp/eq 32, L_0x55c77861a9b0, L_0x7fb5165b2180;
L_0x55c77861ac80 .concat [ 6 26 0 0], L_0x55c77860a220, L_0x7fb5165b21c8;
L_0x55c77861ad70 .cmp/eq 32, L_0x55c77861ac80, L_0x7fb5165b2210;
L_0x55c77861b060 .part L_0x55c77860a220, 3, 3;
L_0x55c77861b190 .cmp/eq 3, L_0x55c77861b060, L_0x7fb5165b2258;
L_0x55c77861b320 .part L_0x55c77860a220, 3, 3;
L_0x55c77861b3c0 .cmp/eq 3, L_0x55c77861b320, L_0x7fb5165b22a0;
L_0x55c77861b5b0 .reduce/nor L_0x55c77861eb80;
L_0x55c77861bb40 .concat [ 6 26 0 0], L_0x55c77860a220, L_0x7fb5165b22e8;
L_0x55c77861bc70 .cmp/eq 32, L_0x55c77861bb40, L_0x7fb5165b2330;
L_0x55c77861bde0 .concat [ 6 26 0 0], L_0x55c77860a220, L_0x7fb5165b2378;
L_0x55c77861bf70 .cmp/eq 32, L_0x55c77861bde0, L_0x7fb5165b23c0;
L_0x55c77861c0e0 .part v0x55c778609800_0, 20, 1;
L_0x55c77861be80 .concat [ 1 31 0 0], L_0x55c77861c0e0, L_0x7fb5165b2408;
L_0x55c77861c2d0 .cmp/eq 32, L_0x55c77861be80, L_0x7fb5165b2450;
L_0x55c77861c7e0 .concat [ 6 26 0 0], L_0x55c77860a220, L_0x7fb5165b2498;
L_0x55c77861c9e0 .cmp/eq 32, L_0x55c77861c7e0, L_0x7fb5165b24e0;
L_0x55c77861cbf0 .part v0x55c778609800_0, 0, 6;
L_0x55c77861cc90 .cmp/eq 6, L_0x55c77861cbf0, L_0x7fb5165b2528;
L_0x55c77861d010 .concat [ 6 26 0 0], L_0x55c77860a220, L_0x7fb5165b2570;
L_0x55c77861d100 .cmp/eq 32, L_0x55c77861d010, L_0x7fb5165b25b8;
L_0x55c77861d330 .concat [ 6 26 0 0], L_0x55c77860a220, L_0x7fb5165b2600;
L_0x55c77861d420 .cmp/eq 32, L_0x55c77861d330, L_0x7fb5165b2648;
L_0x55c77861d7f0 .concat [ 6 26 0 0], L_0x55c77860a220, L_0x7fb5165b2690;
L_0x55c77861d8e0 .cmp/eq 32, L_0x55c77861d7f0, L_0x7fb5165b26d8;
L_0x55c77861db30 .part v0x55c778609800_0, 0, 6;
L_0x55c77861dbd0 .cmp/eq 6, L_0x55c77861db30, L_0x7fb5165b2720;
L_0x55c77861de30 .part v0x55c778609800_0, 0, 6;
L_0x55c77861ded0 .cmp/eq 6, L_0x55c77861de30, L_0x7fb5165b2768;
L_0x55c77861e270 .part L_0x55c77860a2c0, 3, 2;
L_0x55c77861e360 .cmp/eq 2, L_0x55c77861e270, L_0x7fb5165b27b0;
L_0x55c77861e5e0 .cmp/eq 6, L_0x55c77860a2c0, L_0x7fb5165b27f8;
L_0x55c77861e7e0 .cmp/eq 6, L_0x55c77860a2c0, L_0x7fb5165b2840;
L_0x55c77861ec40 .cmp/eq 6, L_0x55c77860a2c0, L_0x7fb5165b2888;
L_0x55c77861eae0 .cmp/eq 6, L_0x55c77860a2c0, L_0x7fb5165b28d0;
L_0x55c77861f110 .functor MUXZ 1, L_0x7fb5165b2918, L_0x55c77861ba20, L_0x55c778623ba0, C4<>;
L_0x55c77861f4c0 .part v0x55c778609800_0, 21, 5;
L_0x55c77861f720 .part v0x55c778609800_0, 16, 5;
L_0x55c77861f810 .part v0x55c778609800_0, 11, 5;
L_0x55c77861fa30 .part v0x55c778609800_0, 16, 5;
L_0x55c77861fad0 .functor MUXZ 5, L_0x55c77861fa30, L_0x55c77861f810, L_0x55c77859de30, C4<>;
L_0x55c77861fdf0 .functor MUXZ 5, L_0x55c77861fad0, L_0x7fb5165b2960, L_0x55c77861c610, C4<>;
L_0x55c7786201d0 .arith/sum 32, L_0x55c778622a30, L_0x7fb5165b29a8;
L_0x55c778620480 .functor MUXZ 32, v0x55c7785fc9e0_0, v0x55c778609430_0, L_0x55c7785e2900, C4<>;
L_0x55c778620610 .functor MUXZ 32, L_0x55c778620480, v0x55c7785fe4c0_0, L_0x55c77861f050, C4<>;
L_0x55c778620950 .functor MUXZ 32, L_0x55c778620610, v0x55c7785fdc70_0, L_0x55c77861ed30, C4<>;
L_0x55c778620ae0 .functor MUXZ 32, L_0x55c778620950, L_0x55c7786201d0, L_0x55c778620090, C4<>;
L_0x55c778622a30 .arith/sum 32, v0x55c7785fd5b0_0, L_0x7fb5165b2ac8;
L_0x55c778622c30 .part v0x55c778609800_0, 0, 16;
L_0x55c778622ea0 .concat [ 16 2 0 0], L_0x55c778622c30, L_0x7fb5165b2b10;
L_0x55c778622fe0 .part L_0x55c778622ea0, 0, 16;
L_0x55c7786232b0 .concat [ 2 16 0 0], L_0x7fb5165b2b58, L_0x55c778622fe0;
L_0x55c7786233f0 .part L_0x55c7786232b0, 17, 1;
L_0x55c7786236d0 .functor MUXZ 14, L_0x7fb5165b2be8, L_0x7fb5165b2ba0, L_0x55c7786233f0, C4<>;
L_0x55c778623860 .concat [ 18 14 0 0], L_0x55c7786232b0, L_0x55c7786236d0;
S_0x55c7785db250 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x55c7785c8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55c7785fba40_0 .net *"_ivl_10", 15 0, L_0x55c778622130;  1 drivers
L_0x7fb5165b2a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c7785fbb40_0 .net/2u *"_ivl_14", 15 0, L_0x7fb5165b2a80;  1 drivers
v0x55c7785fbc20_0 .net *"_ivl_17", 15 0, L_0x55c7786223a0;  1 drivers
v0x55c7785fbce0_0 .net *"_ivl_5", 0 0, L_0x55c778621a10;  1 drivers
v0x55c7785fbdc0_0 .net *"_ivl_6", 15 0, L_0x55c778621ab0;  1 drivers
v0x55c7785fbef0_0 .net *"_ivl_9", 15 0, L_0x55c778621e80;  1 drivers
v0x55c7785fbfd0_0 .net "addr_rt", 4 0, L_0x55c7786226d0;  1 drivers
v0x55c7785fc0b0_0 .var "b_flag", 0 0;
v0x55c7785fc170_0 .net "funct", 5 0, L_0x55c778621970;  1 drivers
v0x55c7785fc2e0_0 .var "hi", 31 0;
v0x55c7785fc3c0_0 .net "instructionword", 31 0, v0x55c778609800_0;  alias, 1 drivers
v0x55c7785fc4a0_0 .var "lo", 31 0;
v0x55c7785fc580_0 .var "memaddroffset", 31 0;
v0x55c7785fc660_0 .var "multresult", 63 0;
v0x55c7785fc740_0 .net "op1", 31 0, L_0x55c778621520;  alias, 1 drivers
v0x55c7785fc820_0 .net "op2", 31 0, L_0x55c778621670;  alias, 1 drivers
v0x55c7785fc900_0 .net "opcode", 5 0, L_0x55c7786218d0;  1 drivers
v0x55c7785fc9e0_0 .var "result", 31 0;
v0x55c7785fcac0_0 .net "shamt", 4 0, L_0x55c7786225d0;  1 drivers
v0x55c7785fcba0_0 .net/s "sign_op1", 31 0, L_0x55c778621520;  alias, 1 drivers
v0x55c7785fcc60_0 .net/s "sign_op2", 31 0, L_0x55c778621670;  alias, 1 drivers
v0x55c7785fcd00_0 .net "simmediatedata", 31 0, L_0x55c778622210;  1 drivers
v0x55c7785fcdc0_0 .net "simmediatedatas", 31 0, L_0x55c778622210;  alias, 1 drivers
v0x55c7785fce80_0 .net "uimmediatedata", 31 0, L_0x55c778622490;  1 drivers
v0x55c7785fcf40_0 .net "unsign_op1", 31 0, L_0x55c778621520;  alias, 1 drivers
v0x55c7785fd000_0 .net "unsign_op2", 31 0, L_0x55c778621670;  alias, 1 drivers
v0x55c7785fd110_0 .var "unsigned_result", 31 0;
E_0x55c77852e7b0/0 .event anyedge, v0x55c7785fc900_0, v0x55c7785fc170_0, v0x55c7785fc820_0, v0x55c7785fcac0_0;
E_0x55c77852e7b0/1 .event anyedge, v0x55c7785fc740_0, v0x55c7785fc660_0, v0x55c7785fbfd0_0, v0x55c7785fcd00_0;
E_0x55c77852e7b0/2 .event anyedge, v0x55c7785fce80_0, v0x55c7785fd110_0;
E_0x55c77852e7b0 .event/or E_0x55c77852e7b0/0, E_0x55c77852e7b0/1, E_0x55c77852e7b0/2;
L_0x55c7786218d0 .part v0x55c778609800_0, 26, 6;
L_0x55c778621970 .part v0x55c778609800_0, 0, 6;
L_0x55c778621a10 .part v0x55c778609800_0, 15, 1;
LS_0x55c778621ab0_0_0 .concat [ 1 1 1 1], L_0x55c778621a10, L_0x55c778621a10, L_0x55c778621a10, L_0x55c778621a10;
LS_0x55c778621ab0_0_4 .concat [ 1 1 1 1], L_0x55c778621a10, L_0x55c778621a10, L_0x55c778621a10, L_0x55c778621a10;
LS_0x55c778621ab0_0_8 .concat [ 1 1 1 1], L_0x55c778621a10, L_0x55c778621a10, L_0x55c778621a10, L_0x55c778621a10;
LS_0x55c778621ab0_0_12 .concat [ 1 1 1 1], L_0x55c778621a10, L_0x55c778621a10, L_0x55c778621a10, L_0x55c778621a10;
L_0x55c778621ab0 .concat [ 4 4 4 4], LS_0x55c778621ab0_0_0, LS_0x55c778621ab0_0_4, LS_0x55c778621ab0_0_8, LS_0x55c778621ab0_0_12;
L_0x55c778621e80 .part v0x55c778609800_0, 0, 16;
L_0x55c778622130 .concat [ 16 0 0 0], L_0x55c778621e80;
L_0x55c778622210 .concat [ 16 16 0 0], L_0x55c778622130, L_0x55c778621ab0;
L_0x55c7786223a0 .part v0x55c778609800_0, 0, 16;
L_0x55c778622490 .concat [ 16 16 0 0], L_0x55c7786223a0, L_0x7fb5165b2a80;
L_0x55c7786225d0 .part v0x55c778609800_0, 6, 5;
L_0x55c7786226d0 .part v0x55c778609800_0, 16, 5;
S_0x55c7785fd340 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x55c7785c8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55c7785fd4f0_0 .net "clk", 0 0, v0x55c778609110_0;  alias, 1 drivers
v0x55c7785fd5b0_0 .var "curr_addr", 31 0;
v0x55c7785fd690_0 .net "enable", 0 0, L_0x55c778623d20;  alias, 1 drivers
v0x55c7785fd730_0 .net "next_addr", 31 0, v0x55c778608070_0;  1 drivers
v0x55c7785fd810_0 .net "reset", 0 0, v0x55c778609990_0;  alias, 1 drivers
S_0x55c7785fd9c0 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x55c7785c8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c7785fdba0_0 .net "clk", 0 0, v0x55c778609110_0;  alias, 1 drivers
v0x55c7785fdc70_0 .var "data", 31 0;
v0x55c7785fdd30_0 .net "data_in", 31 0, v0x55c7785fc2e0_0;  alias, 1 drivers
v0x55c7785fde30_0 .net "data_out", 31 0, v0x55c7785fdc70_0;  alias, 1 drivers
v0x55c7785fdef0_0 .net "enable", 0 0, L_0x55c7786227e0;  alias, 1 drivers
v0x55c7785fe000_0 .net "reset", 0 0, v0x55c778609990_0;  alias, 1 drivers
S_0x55c7785fe150 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x55c7785c8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c7785fe3b0_0 .net "clk", 0 0, v0x55c778609110_0;  alias, 1 drivers
v0x55c7785fe4c0_0 .var "data", 31 0;
v0x55c7785fe5a0_0 .net "data_in", 31 0, v0x55c7785fc4a0_0;  alias, 1 drivers
v0x55c7785fe670_0 .net "data_out", 31 0, v0x55c7785fe4c0_0;  alias, 1 drivers
v0x55c7785fe730_0 .net "enable", 0 0, L_0x55c7786227e0;  alias, 1 drivers
v0x55c7785fe820_0 .net "reset", 0 0, v0x55c778609990_0;  alias, 1 drivers
S_0x55c7785fe990 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x55c7785c8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55c778620270 .functor BUFZ 32, L_0x55c778620e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c7786212e0 .functor BUFZ 32, L_0x55c778621100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c7785ff710_2 .array/port v0x55c7785ff710, 2;
L_0x55c7786213f0 .functor BUFZ 32, v0x55c7785ff710_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c7785febc0_0 .net *"_ivl_0", 31 0, L_0x55c778620e80;  1 drivers
v0x55c7785fecc0_0 .net *"_ivl_10", 6 0, L_0x55c7786211a0;  1 drivers
L_0x7fb5165b2a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c7785feda0_0 .net *"_ivl_13", 1 0, L_0x7fb5165b2a38;  1 drivers
v0x55c7785fee60_0 .net *"_ivl_2", 6 0, L_0x55c778620f20;  1 drivers
L_0x7fb5165b29f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c7785fef40_0 .net *"_ivl_5", 1 0, L_0x7fb5165b29f0;  1 drivers
v0x55c7785ff070_0 .net *"_ivl_8", 31 0, L_0x55c778621100;  1 drivers
v0x55c7785ff150_0 .net "r_clk", 0 0, v0x55c778609110_0;  alias, 1 drivers
v0x55c7785ff1f0_0 .net "r_clk_enable", 0 0, v0x55c7786091b0_0;  alias, 1 drivers
v0x55c7785ff2b0_0 .net "read_data1", 31 0, L_0x55c778620270;  alias, 1 drivers
v0x55c7785ff390_0 .net "read_data2", 31 0, L_0x55c7786212e0;  alias, 1 drivers
v0x55c7785ff470_0 .net "read_reg1", 4 0, L_0x55c77861f4c0;  alias, 1 drivers
v0x55c7785ff550_0 .net "read_reg2", 4 0, L_0x55c77861f720;  alias, 1 drivers
v0x55c7785ff630_0 .net "register_v0", 31 0, L_0x55c7786213f0;  alias, 1 drivers
v0x55c7785ff710 .array "registers", 0 31, 31 0;
v0x55c7785ffce0_0 .net "reset", 0 0, v0x55c778609990_0;  alias, 1 drivers
v0x55c7785ffd80_0 .net "write_control", 0 0, L_0x55c77861ff80;  alias, 1 drivers
v0x55c7785ffe40_0 .net "write_data", 31 0, L_0x55c778620ae0;  alias, 1 drivers
v0x55c778600030_0 .net "write_reg", 4 0, L_0x55c77861fdf0;  alias, 1 drivers
L_0x55c778620e80 .array/port v0x55c7785ff710, L_0x55c778620f20;
L_0x55c778620f20 .concat [ 5 2 0 0], L_0x55c77861f4c0, L_0x7fb5165b29f0;
L_0x55c778621100 .array/port v0x55c7785ff710, L_0x55c7786211a0;
L_0x55c7786211a0 .concat [ 5 2 0 0], L_0x55c77861f720, L_0x7fb5165b2a38;
S_0x55c7785b5de0 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fb5165fe168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c778609a30_0 .net "clk", 0 0, o0x7fb5165fe168;  0 drivers
o0x7fb5165fe198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c778609ad0_0 .net "data_address", 31 0, o0x7fb5165fe198;  0 drivers
o0x7fb5165fe1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c778609bb0_0 .net "data_read", 0 0, o0x7fb5165fe1c8;  0 drivers
v0x55c778609c50_0 .var "data_readdata", 31 0;
o0x7fb5165fe228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c778609d30_0 .net "data_write", 0 0, o0x7fb5165fe228;  0 drivers
o0x7fb5165fe258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c778609e40_0 .net "data_writedata", 31 0, o0x7fb5165fe258;  0 drivers
S_0x55c7785c86d0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fb5165fe3a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c778609fe0_0 .net "instr_address", 31 0, o0x7fb5165fe3a8;  0 drivers
v0x55c77860a0e0_0 .var "instr_readdata", 31 0;
    .scope S_0x55c7785fe990;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c7785ff710, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55c7785fe990;
T_1 ;
    %wait E_0x55c778558130;
    %load/vec4 v0x55c7785ffce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c7785ff1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c7785ffd80_0;
    %load/vec4 v0x55c778600030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55c7785ffe40_0;
    %load/vec4 v0x55c778600030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c7785ff710, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c7785db250;
T_2 ;
    %wait E_0x55c77852e7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
    %load/vec4 v0x55c7785fc900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55c7785fc170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55c7785fcc60_0;
    %ix/getv 4, v0x55c7785fcac0_0;
    %shiftl 4;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55c7785fcc60_0;
    %ix/getv 4, v0x55c7785fcac0_0;
    %shiftr 4;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55c7785fcc60_0;
    %ix/getv 4, v0x55c7785fcac0_0;
    %shiftr/s 4;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55c7785fcc60_0;
    %load/vec4 v0x55c7785fcf40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55c7785fcc60_0;
    %load/vec4 v0x55c7785fcf40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55c7785fcc60_0;
    %load/vec4 v0x55c7785fcf40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55c7785fcba0_0;
    %pad/s 64;
    %load/vec4 v0x55c7785fcc60_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55c7785fc660_0, 0, 64;
    %load/vec4 v0x55c7785fc660_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c7785fc2e0_0, 0, 32;
    %load/vec4 v0x55c7785fc660_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c7785fc4a0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55c7785fcf40_0;
    %pad/u 64;
    %load/vec4 v0x55c7785fd000_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55c7785fc660_0, 0, 64;
    %load/vec4 v0x55c7785fc660_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c7785fc2e0_0, 0, 32;
    %load/vec4 v0x55c7785fc660_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c7785fc4a0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcc60_0;
    %mod/s;
    %store/vec4 v0x55c7785fc2e0_0, 0, 32;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcc60_0;
    %div/s;
    %store/vec4 v0x55c7785fc4a0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fd000_0;
    %mod;
    %store/vec4 v0x55c7785fc2e0_0, 0, 32;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fd000_0;
    %div;
    %store/vec4 v0x55c7785fc4a0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55c7785fc740_0;
    %store/vec4 v0x55c7785fc2e0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55c7785fc740_0;
    %store/vec4 v0x55c7785fc4a0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcc60_0;
    %add;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fd000_0;
    %add;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fd000_0;
    %sub;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fd000_0;
    %and;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fd000_0;
    %or;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fd000_0;
    %xor;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fd000_0;
    %or;
    %inv;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcc60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fd000_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55c7785fbfd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55c7785fcba0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55c7785fcba0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55c7785fcba0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55c7785fcba0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcc60_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fc820_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55c7785fcba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55c7785fcba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c7785fc0b0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcd00_0;
    %add;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fcd00_0;
    %add;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcd00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fcdc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fce80_0;
    %and;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fce80_0;
    %or;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55c7785fcf40_0;
    %load/vec4 v0x55c7785fce80_0;
    %xor;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55c7785fce80_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c7785fd110_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcd00_0;
    %add;
    %store/vec4 v0x55c7785fc580_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcd00_0;
    %add;
    %store/vec4 v0x55c7785fc580_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcd00_0;
    %add;
    %store/vec4 v0x55c7785fc580_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcd00_0;
    %add;
    %store/vec4 v0x55c7785fc580_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcd00_0;
    %add;
    %store/vec4 v0x55c7785fc580_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcd00_0;
    %add;
    %store/vec4 v0x55c7785fc580_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcd00_0;
    %add;
    %store/vec4 v0x55c7785fc580_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55c7785fcba0_0;
    %load/vec4 v0x55c7785fcd00_0;
    %add;
    %store/vec4 v0x55c7785fc580_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55c7785fd110_0;
    %store/vec4 v0x55c7785fc9e0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c7785fe150;
T_3 ;
    %wait E_0x55c778558130;
    %load/vec4 v0x55c7785fe820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c7785fe4c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c7785fe730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c7785fe5a0_0;
    %assign/vec4 v0x55c7785fe4c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c7785fd9c0;
T_4 ;
    %wait E_0x55c778558130;
    %load/vec4 v0x55c7785fe000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c7785fdc70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c7785fdef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c7785fdd30_0;
    %assign/vec4 v0x55c7785fdc70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c7785fd340;
T_5 ;
    %wait E_0x55c778558130;
    %load/vec4 v0x55c7785fd810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c7785fd5b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c7785fd690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c7785fd730_0;
    %assign/vec4 v0x55c7785fd5b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c7785c8ed0;
T_6 ;
    %wait E_0x55c778558130;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x55c778608ad0_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55c778606c60_0, v0x55c778605b60_0, v0x55c7786086b0_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55c7786083a0_0, v0x55c778608540_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55c7786082d0_0, v0x55c778608470_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55c778608770_0, v0x55c778608c00_0, v0x55c778608930_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55c778607fb0_0, v0x55c778608d70_0, v0x55c778608cd0_0, v0x55c7786070c0_0, v0x55c778606930_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x55c778606280_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c7785c8ed0;
T_7 ;
    %wait E_0x55c7785569d0;
    %load/vec4 v0x55c778605e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c778606370_0;
    %load/vec4 v0x55c778605fc0_0;
    %add;
    %store/vec4 v0x55c778608070_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c778606d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55c778606370_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c778606c60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c778608070_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c778606dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55c7786082d0_0;
    %store/vec4 v0x55c778608070_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c778606370_0;
    %store/vec4 v0x55c778608070_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c7785c8ed0;
T_8 ;
    %wait E_0x55c778558130;
    %load/vec4 v0x55c778608ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7786061e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c778606280_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55c7786061e0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c7785db620;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c778609110_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55c778609110_0;
    %inv;
    %store/vec4 v0x55c778609110_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55c7785db620;
T_10 ;
    %fork t_1, S_0x55c7785c8aa0;
    %jmp t_0;
    .scope S_0x55c7785c8aa0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c778609990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c7786091b0_0, 0, 1;
    %wait E_0x55c778558130;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c778609990_0, 0, 1;
    %wait E_0x55c778558130;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c7785e1660_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c778609430_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55c7785e4960_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c7785fb320_0, 0, 5;
    %load/vec4 v0x55c7785e1660_0;
    %store/vec4 v0x55c7785fb400_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c7785e1990_0, 0, 16;
    %load/vec4 v0x55c7785e4960_0;
    %load/vec4 v0x55c7785fb320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c7785fb400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c7785e1990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7785e2aa0_0, 0, 32;
    %load/vec4 v0x55c7785e2aa0_0;
    %store/vec4 v0x55c778609800_0, 0, 32;
    %load/vec4 v0x55c778609430_0;
    %load/vec4 v0x55c7785e1660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55c778609430_0, 0, 32;
    %wait E_0x55c778558130;
    %delay 2, 0;
    %load/vec4 v0x55c778609500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55c778609340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55c7785e1660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c7785e1660_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c7785e1660_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x55c7785e4960_0, 0, 6;
    %load/vec4 v0x55c7785e1660_0;
    %store/vec4 v0x55c7785fb320_0, 0, 5;
    %load/vec4 v0x55c7785e1660_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55c7785fb400_0, 0, 5;
    %load/vec4 v0x55c7785e1660_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55c7785e1990_0, 0, 16;
    %load/vec4 v0x55c7785e4960_0;
    %load/vec4 v0x55c7785fb320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c7785fb400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c7785e1990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7785e2aa0_0, 0, 32;
    %load/vec4 v0x55c7785e2aa0_0;
    %store/vec4 v0x55c778609800_0, 0, 32;
    %wait E_0x55c778558130;
    %delay 2, 0;
    %load/vec4 v0x55c7785e1660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c7785e1660_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c7785e1660_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c7785fb4e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55c7785e4960_0, 0, 6;
    %load/vec4 v0x55c7785e1660_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55c7785fb320_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c7785fb400_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c7785e1990_0, 0, 16;
    %load/vec4 v0x55c7785e4960_0;
    %load/vec4 v0x55c7785fb320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c7785fb400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c7785e1990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7785e2aa0_0, 0, 32;
    %load/vec4 v0x55c7785e2aa0_0;
    %store/vec4 v0x55c778609800_0, 0, 32;
    %wait E_0x55c778558130;
    %delay 2, 0;
    %load/vec4 v0x55c7785e1660_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55c7785fb5c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55c7785fb5c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c7785d7c70_0, 0, 32;
    %vpi_call/w 3 127 "$display", "%b", v0x55c7785d7c70_0 {0 0 0};
    %load/vec4 v0x55c7785fb4e0_0;
    %load/vec4 v0x55c7785e1660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55c7785fb4e0_0, 0, 32;
    %load/vec4 v0x55c7785fb4e0_0;
    %load/vec4 v0x55c7785d7c70_0;
    %and;
    %store/vec4 v0x55c7785dc3a0_0, 0, 32;
    %load/vec4 v0x55c7786098a0_0;
    %load/vec4 v0x55c7785dc3a0_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55c7785dc3a0_0, v0x55c7786098a0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55c7785e1660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c7785e1660_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55c7785db620;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/andi_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
