###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        76818   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        61333   # Number of read row buffer hits
num_read_cmds                  =        76818   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15497   # Number of ACT commands
num_pre_cmds                   =        15478   # Number of PRE commands
num_ondemand_pres              =         3218   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6535134   # Cyles of rank active rank.0
rank_active_cycles.1           =      6029729   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3464866   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3970271   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        69471   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          288   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           60   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           28   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           28   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            8   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6901   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        39996   # Read request latency (cycles)
read_latency[40-59]            =        17804   # Read request latency (cycles)
read_latency[60-79]            =         7196   # Read request latency (cycles)
read_latency[80-99]            =         2348   # Read request latency (cycles)
read_latency[100-119]          =         1458   # Read request latency (cycles)
read_latency[120-139]          =         1020   # Read request latency (cycles)
read_latency[140-159]          =          688   # Read request latency (cycles)
read_latency[160-179]          =          590   # Read request latency (cycles)
read_latency[180-199]          =          465   # Read request latency (cycles)
read_latency[200-]             =         5253   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   3.0973e+08   # Read energy
act_energy                     =  4.23998e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.66314e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.90573e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.07792e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.76255e+09   # Active standby energy rank.1
average_read_latency           =      72.8731   # Average read request latency (cycles)
average_interarrival           =      130.173   # Average request interarrival latency (cycles)
total_energy                   =  1.24661e+10   # Total energy (pJ)
average_power                  =      1246.61   # Average power (mW)
average_bandwidth              =     0.655514   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        85503   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        65076   # Number of read row buffer hits
num_read_cmds                  =        85503   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        20452   # Number of ACT commands
num_pre_cmds                   =        20433   # Number of PRE commands
num_ondemand_pres              =         7254   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6290264   # Cyles of rank active rank.0
rank_active_cycles.1           =      6222634   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3709736   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3777366   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        78169   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          279   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           67   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           35   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           22   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6891   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        40915   # Read request latency (cycles)
read_latency[40-59]            =        18148   # Read request latency (cycles)
read_latency[60-79]            =        10665   # Read request latency (cycles)
read_latency[80-99]            =         3350   # Read request latency (cycles)
read_latency[100-119]          =         2286   # Read request latency (cycles)
read_latency[120-139]          =         1480   # Read request latency (cycles)
read_latency[140-159]          =          788   # Read request latency (cycles)
read_latency[160-179]          =          627   # Read request latency (cycles)
read_latency[180-199]          =          508   # Read request latency (cycles)
read_latency[200-]             =         6736   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.44748e+08   # Read energy
act_energy                     =  5.59567e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.78067e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.81314e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.92512e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.88292e+09   # Active standby energy rank.1
average_read_latency           =      80.7936   # Average read request latency (cycles)
average_interarrival           =      116.951   # Average request interarrival latency (cycles)
total_energy                   =  1.25072e+10   # Total energy (pJ)
average_power                  =      1250.72   # Average power (mW)
average_bandwidth              =     0.729626   # Average bandwidth
