<?xml version="1.0" encoding="UTF-8"?>
<spirit:design xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>xci</spirit:library>
  <spirit:name>unknown</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:componentInstances>
    <spirit:componentInstance>
      <spirit:instanceName>PmodALS_pmod_bridge_0_0</spirit:instanceName>
      <spirit:componentRef spirit:vendor="digilentinc.com" spirit:library="ip" spirit:name="pmod_bridge" spirit:version="1.1"/>
      <spirit:configurableElementValues>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.Bottom_Row_Interface">Disabled</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.Top_Row_Interface">SPI</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_ENABLEMENT.USE_PULLUPS">false</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Bottom_Row_Interface">Disabled</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Component_Name">PmodALS_pmod_bridge_0_0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.PMOD">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Top_Row_Interface">SPI</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.USE_BOARD_FLOW">false</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.USE_PULLUPS">false</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.ARCHITECTURE">zynq</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BASE_BOARD_PART">tul.com.tw:pynq-z2:part0:1.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BOARD_CONNECTIONS"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.DEVICE">xc7z020</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PACKAGE">clg400</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PREFHDL">VERILOG</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SILICON_REVISION"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SIMULATOR_LANGUAGE">MIXED</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SPEEDGRADE">-1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.STATIC_POWER"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.TEMPERATURE_GRADE"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_CUSTOMIZATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_GENERATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPCONTEXT">IP_Integrator</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPREVISION">8</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.MANAGED">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.OUTPUTDIR"/>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SELECTEDSIMMODEL"/>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SHAREDDIR">.</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SWVERSION">2022.1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SYNTHESISFLOW">GLOBAL</spirit:configurableElementValue>
      </spirit:configurableElementValues>
      <spirit:vendorExtensions>
        <xilinx:componentInstanceExtensions>
          <xilinx:configElementInfos>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Bottom_Row_Interface" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Top_Row_Interface" xilinx:valueSource="user"/>
          </xilinx:configElementInfos>
          <xilinx:boundaryDescriptionInfo>
            <xilinx:boundaryDescription xilinx:boundaryDescriptionJSON="{
              &quot;schema&quot;: &quot;xilinx.com:schema:json_boundary:1.0&quot;,
              &quot;boundary&quot;: {
                &quot;ports&quot;: {
                  &quot;in0_I&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;in1_I&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;in2_I&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;in3_I&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;in0_O&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;1&quot; } ],
                  &quot;in1_O&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;1&quot; } ],
                  &quot;in2_O&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;1&quot; } ],
                  &quot;in3_O&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;1&quot; } ],
                  &quot;in0_T&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;1&quot; } ],
                  &quot;in1_T&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;1&quot; } ],
                  &quot;in2_T&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;1&quot; } ],
                  &quot;in3_T&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;1&quot; } ],
                  &quot;out0_I&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;out1_I&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;out2_I&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;out3_I&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;out4_I&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;out5_I&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;out6_I&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;out7_I&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;out0_O&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out1_O&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out2_O&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out3_O&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out4_O&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out5_O&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out6_O&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out7_O&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out0_T&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out1_T&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out2_T&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out3_T&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out4_T&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out5_T&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out6_T&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;out7_T&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ]
                },
                &quot;interfaces&quot;: {
                  &quot;Pmod_out&quot;: {
                    &quot;vlnv&quot;: &quot;digilentinc.com:interface:pmod:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;digilentinc.com:interface:pmod_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;parameters&quot;: {
                      &quot;BOARD.ASSOCIATED_PARAM&quot;: [ { &quot;value&quot;: &quot;PMOD&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;PIN1_O&quot;: [ { &quot;physical_name&quot;: &quot;out0_O&quot; } ],
                      &quot;PIN7_I&quot;: [ { &quot;physical_name&quot;: &quot;out4_I&quot; } ],
                      &quot;PIN2_O&quot;: [ { &quot;physical_name&quot;: &quot;out1_O&quot; } ],
                      &quot;PIN8_I&quot;: [ { &quot;physical_name&quot;: &quot;out5_I&quot; } ],
                      &quot;PIN3_O&quot;: [ { &quot;physical_name&quot;: &quot;out2_O&quot; } ],
                      &quot;PIN9_I&quot;: [ { &quot;physical_name&quot;: &quot;out6_I&quot; } ],
                      &quot;PIN10_O&quot;: [ { &quot;physical_name&quot;: &quot;out7_O&quot; } ],
                      &quot;PIN4_O&quot;: [ { &quot;physical_name&quot;: &quot;out3_O&quot; } ],
                      &quot;PIN3_I&quot;: [ { &quot;physical_name&quot;: &quot;out2_I&quot; } ],
                      &quot;PIN4_I&quot;: [ { &quot;physical_name&quot;: &quot;out3_I&quot; } ],
                      &quot;PIN1_I&quot;: [ { &quot;physical_name&quot;: &quot;out0_I&quot; } ],
                      &quot;PIN2_I&quot;: [ { &quot;physical_name&quot;: &quot;out1_I&quot; } ],
                      &quot;PIN10_T&quot;: [ { &quot;physical_name&quot;: &quot;out7_T&quot; } ],
                      &quot;PIN8_T&quot;: [ { &quot;physical_name&quot;: &quot;out5_T&quot; } ],
                      &quot;PIN9_T&quot;: [ { &quot;physical_name&quot;: &quot;out6_T&quot; } ],
                      &quot;PIN4_T&quot;: [ { &quot;physical_name&quot;: &quot;out3_T&quot; } ],
                      &quot;PIN9_O&quot;: [ { &quot;physical_name&quot;: &quot;out6_O&quot; } ],
                      &quot;PIN10_I&quot;: [ { &quot;physical_name&quot;: &quot;out7_I&quot; } ],
                      &quot;PIN7_T&quot;: [ { &quot;physical_name&quot;: &quot;out4_T&quot; } ],
                      &quot;PIN1_T&quot;: [ { &quot;physical_name&quot;: &quot;out0_T&quot; } ],
                      &quot;PIN2_T&quot;: [ { &quot;physical_name&quot;: &quot;out1_T&quot; } ],
                      &quot;PIN7_O&quot;: [ { &quot;physical_name&quot;: &quot;out4_O&quot; } ],
                      &quot;PIN3_T&quot;: [ { &quot;physical_name&quot;: &quot;out2_T&quot; } ],
                      &quot;PIN8_O&quot;: [ { &quot;physical_name&quot;: &quot;out5_O&quot; } ]
                    }
                  },
                  &quot;SPI_Top_Row&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:interface:spi:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:interface:spi_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;mirroredMaster&quot;,
                    &quot;port_maps&quot;: {
                      &quot;SCK_T&quot;: [ { &quot;physical_name&quot;: &quot;in3_T&quot; } ],
                      &quot;IO1_O&quot;: [ { &quot;physical_name&quot;: &quot;in2_O&quot; } ],
                      &quot;SS_T&quot;: [ { &quot;physical_name&quot;: &quot;in0_T&quot; } ],
                      &quot;IO0_O&quot;: [ { &quot;physical_name&quot;: &quot;in1_O&quot; } ],
                      &quot;SCK_I&quot;: [ { &quot;physical_name&quot;: &quot;in3_I&quot; } ],
                      &quot;SS_O&quot;: [ { &quot;physical_name&quot;: &quot;in0_O&quot; } ],
                      &quot;IO0_T&quot;: [ { &quot;physical_name&quot;: &quot;in1_T&quot; } ],
                      &quot;IO1_T&quot;: [ { &quot;physical_name&quot;: &quot;in2_T&quot; } ],
                      &quot;SCK_O&quot;: [ { &quot;physical_name&quot;: &quot;in3_O&quot; } ],
                      &quot;SS_I&quot;: [ { &quot;physical_name&quot;: &quot;in0_I&quot; } ],
                      &quot;IO1_I&quot;: [ { &quot;physical_name&quot;: &quot;in2_I&quot; } ],
                      &quot;IO0_I&quot;: [ { &quot;physical_name&quot;: &quot;in1_I&quot; } ]
                    }
                  }
                }
              }
            }"/>
          </xilinx:boundaryDescriptionInfo>
        </xilinx:componentInstanceExtensions>
      </spirit:vendorExtensions>
    </spirit:componentInstance>
  </spirit:componentInstances>
</spirit:design>
