

Implementation tool: Xilinx Vivado v.2024.1
Project:             array_mult
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Fri Jan 30 11:37:04 +0000 2026

#=== Post-Implementation Resource usage ===
SLICE:          290
LUT:            710
FF:             775
DSP:             10
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.580
CP achieved post-implementation: 7.337
Timing met
