--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dancing_lights.twx dancing_lights.ncd -o
dancing_lights.twr dancing_lights.pcf -ucf dancing_lights.ucf

Design file:              dancing_lights.ncd
Physical constraint file: dancing_lights.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    3.529(R)|      SLOW  |   -1.217(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ctr<0>      |         8.252(R)|      SLOW  |         4.307(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<1>      |         8.705(R)|      SLOW  |         4.593(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<2>      |         7.575(R)|      SLOW  |         3.902(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<3>      |         7.575(R)|      SLOW  |         3.902(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<4>      |         7.720(R)|      SLOW  |         3.998(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<5>      |         7.825(R)|      SLOW  |         4.069(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<6>      |         6.921(R)|      SLOW  |         3.515(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<7>      |         7.165(R)|      SLOW  |         3.699(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<8>      |         7.922(R)|      SLOW  |         4.112(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<9>      |         7.345(R)|      SLOW  |         3.816(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<10>     |         6.995(R)|      SLOW  |         3.572(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<11>     |         7.982(R)|      SLOW  |         4.130(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<12>     |         6.859(R)|      SLOW  |         3.473(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<13>     |         7.129(R)|      SLOW  |         3.661(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<14>     |         7.198(R)|      SLOW  |         3.678(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<15>     |         7.570(R)|      SLOW  |         3.924(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<16>     |         7.760(R)|      SLOW  |         4.013(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<17>     |         7.735(R)|      SLOW  |         3.998(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<18>     |         7.743(R)|      SLOW  |         4.001(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<19>     |         7.731(R)|      SLOW  |         3.989(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<20>     |         7.958(R)|      SLOW  |         4.142(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<21>     |         7.892(R)|      SLOW  |         4.086(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<22>     |         8.283(R)|      SLOW  |         4.373(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<23>     |         8.403(R)|      SLOW  |         4.480(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.619|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 29 03:32:02 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



