$date
	Wed Oct 01 20:59:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcd_7seg_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 1 * C $end
$var reg 1 + D $end
$scope module BCD1 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 ' a $end
$var wire 1 , an $end
$var wire 1 - anbncn $end
$var wire 1 . anbncnd $end
$var wire 1 / anbnd $end
$var wire 1 & b $end
$var wire 1 0 bcd $end
$var wire 1 1 bcdn $end
$var wire 1 2 bcn $end
$var wire 1 3 bcnd $end
$var wire 1 4 bcndn $end
$var wire 1 5 bn $end
$var wire 1 6 bnc $end
$var wire 1 7 bncdn $end
$var wire 1 % c $end
$var wire 1 8 cd $end
$var wire 1 9 cn $end
$var wire 1 $ d $end
$var wire 1 : dn $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1:
19
08
07
06
15
04
03
02
01
00
0/
0.
1-
1,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#10
1'
1$
1"
0:
1.
1/
1#
1+
#20
1%
0!
17
0'
0$
0-
1:
0.
0/
0#
09
16
0+
1*
#30
0%
07
0:
18
1/
1#
1+
#40
1'
1$
14
12
0"
1:
0/
1#
19
08
06
05
0+
0*
1)
#50
0'
0$
04
1&
0:
13
1+
#60
0#
11
1&
02
1:
03
09
0+
1*
#70
0&
01
1$
1!
1"
0:
10
18
1#
1+
#80
0"
0$
0!
1:
0#
19
08
15
00
0,
0+
0*
0)
1(
#90
0:
1#
1+
#100
