{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 10:48:27 2017 " "Info: Processing started: Sat May 27 10:48:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkf " "Info: Detected ripple clock \"clkf\" as buffer" {  } { { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:u6\|Keyboard:u0\|fok " "Info: Detected ripple clock \"controller:u6\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:u6\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clkv " "Info: Detected ripple clock \"vga640480:u1\|clkv\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clkv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk1 " "Info: Detected ripple clock \"vga640480:u1\|clk1\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk " "Info: Detected ripple clock \"vga640480:u1\|clk\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 register mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\] register vga640480:u1\|g1\[1\] 123.66 MHz 8.087 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 123.66 MHz between source register \"mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\]\" and destination register \"vga640480:u1\|g1\[1\]\" (period= 8.087 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.818 ns + Longest register register " "Info: + Longest register to register delay is 7.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\] 1 REG LCFF_X59_Y25_N1 59 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y25_N1; Fanout = 59; REG Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 39 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.615 ns) 2.566 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|_~1314 2 COMB LCCOMB_X59_Y25_N24 1 " "Info: 2: + IC(1.951 ns) + CELL(0.615 ns) = 2.566 ns; Loc. = LCCOMB_X59_Y25_N24; Fanout = 1; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|_~1314'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 } "NODE_NAME" } } { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.206 ns) 3.436 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|_~1315 3 COMB LCCOMB_X58_Y25_N30 1 " "Info: 3: + IC(0.664 ns) + CELL(0.206 ns) = 3.436 ns; Loc. = LCCOMB_X58_Y25_N30; Fanout = 1; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|_~1315'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 } "NODE_NAME" } } { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.615 ns) 4.649 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|result_node\[4\]~50 4 COMB LCCOMB_X57_Y25_N6 1 " "Info: 4: + IC(0.598 ns) + CELL(0.615 ns) = 4.649 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 1; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|result_node\[4\]~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 } "NODE_NAME" } } { "db/mux_akb.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/mux_akb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.319 ns) 6.017 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|result_node\[4\]~57 5 COMB LCCOMB_X56_Y25_N22 1 " "Info: 5: + IC(1.049 ns) + CELL(0.319 ns) = 6.017 ns; Loc. = LCCOMB_X56_Y25_N22; Fanout = 1; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|mux_akb:mux2\|result_node\[4\]~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 } "NODE_NAME" } } { "db/mux_akb.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/mux_akb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.624 ns) 7.710 ns vga640480:u1\|g1\[1\]~14 6 COMB LCCOMB_X57_Y24_N16 1 " "Info: 6: + IC(1.069 ns) + CELL(0.624 ns) = 7.710 ns; Loc. = LCCOMB_X57_Y24_N16; Fanout = 1; COMB Node = 'vga640480:u1\|g1\[1\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 vga640480:u1|g1[1]~14 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.818 ns vga640480:u1\|g1\[1\] 7 REG LCFF_X57_Y24_N17 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 7.818 ns; Loc. = LCFF_X57_Y24_N17; Fanout = 1; REG Node = 'vga640480:u1\|g1\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|g1[1]~14 vga640480:u1|g1[1] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 31.81 % ) " "Info: Total cell delay = 2.487 ns ( 31.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.331 ns ( 68.19 % ) " "Info: Total interconnect delay = 5.331 ns ( 68.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.818 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 vga640480:u1|g1[1]~14 vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.818 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 {} vga640480:u1|g1[1]~14 {} vga640480:u1|g1[1] {} } { 0.000ns 1.951ns 0.664ns 0.598ns 1.049ns 1.069ns 0.000ns } { 0.000ns 0.615ns 0.206ns 0.615ns 0.319ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 11.465 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 11.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns vga640480:u1\|clk1 2 REG LCFF_X48_Y29_N7 2 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N7; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 5.981 ns vga640480:u1\|clk 3 REG LCFF_X48_Y29_N17 3 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X48_Y29_N17; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.379 ns) + CELL(0.000 ns) 9.360 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 2034 " "Info: 4: + IC(3.379 ns) + CELL(0.000 ns) = 9.360 ns; Loc. = CLKCTRL_G11; Fanout = 2034; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 11.465 ns vga640480:u1\|g1\[1\] 5 REG LCFF_X57_Y24_N17 1 " "Info: 5: + IC(1.439 ns) + CELL(0.666 ns) = 11.465 ns; Loc. = LCFF_X57_Y24_N17; Fanout = 1; REG Node = 'vga640480:u1\|g1\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 32.32 % ) " "Info: Total cell delay = 3.706 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.759 ns ( 67.68 % ) " "Info: Total interconnect delay = 7.759 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.465 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.465 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|g1[1] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.470 ns - Longest register " "Info: - Longest clock path from clock \"clk_0\" to source register is 11.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns vga640480:u1\|clk1 2 REG LCFF_X48_Y29_N7 2 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N7; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 5.981 ns vga640480:u1\|clk 3 REG LCFF_X48_Y29_N17 3 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X48_Y29_N17; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.379 ns) + CELL(0.000 ns) 9.360 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 2034 " "Info: 4: + IC(3.379 ns) + CELL(0.000 ns) = 9.360 ns; Loc. = CLKCTRL_G11; Fanout = 2034; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.666 ns) 11.470 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\] 5 REG LCFF_X59_Y25_N1 59 " "Info: 5: + IC(1.444 ns) + CELL(0.666 ns) = 11.470 ns; Loc. = LCFF_X59_Y25_N1; Fanout = 59; REG Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_6u71:auto_generated\|out_address_reg_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 39 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 32.31 % ) " "Info: Total cell delay = 3.706 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.764 ns ( 67.69 % ) " "Info: Total interconnect delay = 7.764 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.465 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.465 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|g1[1] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/altsyncram_6u71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_6u71.tdf" 39 19 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.818 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 vga640480:u1|g1[1]~14 vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.818 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1314 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|_~1315 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~50 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2|result_node[4]~57 {} vga640480:u1|g1[1]~14 {} vga640480:u1|g1[1] {} } { 0.000ns 1.951ns 0.664ns 0.598ns 1.049ns 1.069ns 0.000ns } { 0.000ns 0.615ns 0.206ns 0.615ns 0.319ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.465 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.465 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|g1[1] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|out_address_reg_a[0] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_0 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"clk_0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:u6\|Keyboard:u0\|code\[1\] controller:u6\|Keyboard:u0\|key\[3\] clk_0 1.386 ns " "Info: Found hold time violation between source  pin or register \"controller:u6\|Keyboard:u0\|code\[1\]\" and destination pin or register \"controller:u6\|Keyboard:u0\|key\[3\]\" for clock \"clk_0\" (Hold time is 1.386 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.848 ns + Largest " "Info: + Largest clock skew is 2.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 12.110 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 12.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns clkf 2 REG LCFF_X48_Y29_N1 3 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N1; Fanout = 3; REG Node = 'clkf'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 clkf } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.970 ns) 7.638 ns controller:u6\|Keyboard:u0\|fok 3 REG LCFF_X56_Y26_N25 1 " "Info: 3: + IC(2.042 ns) + CELL(0.970 ns) = 7.638 ns; Loc. = LCFF_X56_Y26_N25; Fanout = 1; REG Node = 'controller:u6\|Keyboard:u0\|fok'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { clkf controller:u6|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.365 ns) + CELL(0.000 ns) 10.003 ns controller:u6\|Keyboard:u0\|fok~clkctrl 4 COMB CLKCTRL_G5 5 " "Info: 4: + IC(2.365 ns) + CELL(0.000 ns) = 10.003 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'controller:u6\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 12.110 ns controller:u6\|Keyboard:u0\|key\[3\] 5 REG LCFF_X58_Y26_N17 3 " "Info: 5: + IC(1.441 ns) + CELL(0.666 ns) = 12.110 ns; Loc. = LCFF_X58_Y26_N17; Fanout = 3; REG Node = 'controller:u6\|Keyboard:u0\|key\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 30.60 % ) " "Info: Total cell delay = 3.706 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.404 ns ( 69.40 % ) " "Info: Total interconnect delay = 8.404 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.110 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.110 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|key[3] {} } { 0.000ns 0.000ns 2.556ns 2.042ns 2.365ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 9.262 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to source register is 9.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns clkf 2 REG LCFF_X48_Y29_N1 3 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N1; Fanout = 3; REG Node = 'clkf'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 clkf } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(0.000 ns) 7.158 ns clkf~clkctrl 3 COMB CLKCTRL_G9 24 " "Info: 3: + IC(2.532 ns) + CELL(0.000 ns) = 7.158 ns; Loc. = CLKCTRL_G9; Fanout = 24; COMB Node = 'clkf~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { clkf clkf~clkctrl } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.666 ns) 9.262 ns controller:u6\|Keyboard:u0\|code\[1\] 4 REG LCFF_X57_Y26_N15 6 " "Info: 4: + IC(1.438 ns) + CELL(0.666 ns) = 9.262 ns; Loc. = LCFF_X57_Y26_N15; Fanout = 6; REG Node = 'controller:u6\|Keyboard:u0\|code\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { clkf~clkctrl controller:u6|Keyboard:u0|code[1] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.54 % ) " "Info: Total cell delay = 2.736 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.526 ns ( 70.46 % ) " "Info: Total interconnect delay = 6.526 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.262 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.262 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[1] {} } { 0.000ns 0.000ns 2.556ns 2.532ns 1.438ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.110 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.110 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|key[3] {} } { 0.000ns 0.000ns 2.556ns 2.042ns 2.365ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.262 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.262 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[1] {} } { 0.000ns 0.000ns 2.556ns 2.532ns 1.438ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.464 ns - Shortest register register " "Info: - Shortest register to register delay is 1.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:u6\|Keyboard:u0\|code\[1\] 1 REG LCFF_X57_Y26_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y26_N15; Fanout = 6; REG Node = 'controller:u6\|Keyboard:u0\|code\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|Keyboard:u0|code[1] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.651 ns) 1.356 ns controller:u6\|Keyboard:u0\|key\[3\]~1 2 COMB LCCOMB_X58_Y26_N16 1 " "Info: 2: + IC(0.705 ns) + CELL(0.651 ns) = 1.356 ns; Loc. = LCCOMB_X58_Y26_N16; Fanout = 1; COMB Node = 'controller:u6\|Keyboard:u0\|key\[3\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { controller:u6|Keyboard:u0|code[1] controller:u6|Keyboard:u0|key[3]~1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.464 ns controller:u6\|Keyboard:u0\|key\[3\] 3 REG LCFF_X58_Y26_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.464 ns; Loc. = LCFF_X58_Y26_N17; Fanout = 3; REG Node = 'controller:u6\|Keyboard:u0\|key\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { controller:u6|Keyboard:u0|key[3]~1 controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 51.84 % ) " "Info: Total cell delay = 0.759 ns ( 51.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.705 ns ( 48.16 % ) " "Info: Total interconnect delay = 0.705 ns ( 48.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { controller:u6|Keyboard:u0|code[1] controller:u6|Keyboard:u0|key[3]~1 controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { controller:u6|Keyboard:u0|code[1] {} controller:u6|Keyboard:u0|key[3]~1 {} controller:u6|Keyboard:u0|key[3] {} } { 0.000ns 0.705ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.110 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.110 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|key[3] {} } { 0.000ns 0.000ns 2.556ns 2.042ns 2.365ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.262 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.262 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[1] {} } { 0.000ns 0.000ns 2.556ns 2.532ns 1.438ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { controller:u6|Keyboard:u0|code[1] controller:u6|Keyboard:u0|key[3]~1 controller:u6|Keyboard:u0|key[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { controller:u6|Keyboard:u0|code[1] {} controller:u6|Keyboard:u0|key[3]~1 {} controller:u6|Keyboard:u0|key[3] {} } { 0.000ns 0.705ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga640480:u1\|clkv reset clk_0 2.945 ns register " "Info: tsu for register \"vga640480:u1\|clkv\" (data pin = \"reset\", clock pin = \"clk_0\") is 2.945 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.768 ns + Longest pin register " "Info: + Longest pin to register delay is 11.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 98 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 98; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.121 ns) + CELL(0.604 ns) 10.669 ns vga640480:u1\|clkv~6 2 COMB LCCOMB_X66_Y26_N18 1 " "Info: 2: + IC(9.121 ns) + CELL(0.604 ns) = 10.669 ns; Loc. = LCCOMB_X66_Y26_N18; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.725 ns" { reset vga640480:u1|clkv~6 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 11.660 ns vga640480:u1\|clkv~7 3 COMB LCCOMB_X66_Y26_N30 1 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 11.660 ns; Loc. = LCCOMB_X66_Y26_N30; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { vga640480:u1|clkv~6 vga640480:u1|clkv~7 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.768 ns vga640480:u1\|clkv 4 REG LCFF_X66_Y26_N31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.768 ns; Loc. = LCFF_X66_Y26_N31; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.280 ns ( 19.37 % ) " "Info: Total cell delay = 2.280 ns ( 19.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.488 ns ( 80.63 % ) " "Info: Total interconnect delay = 9.488 ns ( 80.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.768 ns" { reset vga640480:u1|clkv~6 vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.768 ns" { reset {} reset~combout {} vga640480:u1|clkv~6 {} vga640480:u1|clkv~7 {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 9.121ns 0.367ns 0.000ns } { 0.000ns 0.944ns 0.604ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 8.783 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to destination register is 8.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns vga640480:u1\|clk1 2 REG LCFF_X48_Y29_N7 2 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N7; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 5.981 ns vga640480:u1\|clk 3 REG LCFF_X48_Y29_N17 3 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X48_Y29_N17; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.136 ns) + CELL(0.666 ns) 8.783 ns vga640480:u1\|clkv 4 REG LCFF_X66_Y26_N31 2 " "Info: 4: + IC(2.136 ns) + CELL(0.666 ns) = 8.783 ns; Loc. = LCFF_X66_Y26_N31; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 42.20 % ) " "Info: Total cell delay = 3.706 ns ( 42.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.077 ns ( 57.80 % ) " "Info: Total interconnect delay = 5.077 ns ( 57.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.783 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.783 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 2.556ns 0.385ns 2.136ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.768 ns" { reset vga640480:u1|clkv~6 vga640480:u1|clkv~7 vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.768 ns" { reset {} reset~combout {} vga640480:u1|clkv~6 {} vga640480:u1|clkv~7 {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 9.121ns 0.367ns 0.000ns } { 0.000ns 0.944ns 0.604ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.783 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.783 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 2.556ns 0.385ns 2.136ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_0 g\[2\] vga640480:u1\|vector_x\[5\] 26.630 ns register " "Info: tco from clock \"clk_0\" to destination pin \"g\[2\]\" through register \"vga640480:u1\|vector_x\[5\]\" is 26.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.477 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to source register is 11.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns vga640480:u1\|clk1 2 REG LCFF_X48_Y29_N7 2 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N7; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 5.981 ns vga640480:u1\|clk 3 REG LCFF_X48_Y29_N17 3 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X48_Y29_N17; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.379 ns) + CELL(0.000 ns) 9.360 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 2034 " "Info: 4: + IC(3.379 ns) + CELL(0.000 ns) = 9.360 ns; Loc. = CLKCTRL_G11; Fanout = 2034; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.666 ns) 11.477 ns vga640480:u1\|vector_x\[5\] 5 REG LCFF_X67_Y27_N1 10 " "Info: 5: + IC(1.451 ns) + CELL(0.666 ns) = 11.477 ns; Loc. = LCFF_X67_Y27_N1; Fanout = 10; REG Node = 'vga640480:u1\|vector_x\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_x[5] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 32.29 % ) " "Info: Total cell delay = 3.706 ns ( 32.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.771 ns ( 67.71 % ) " "Info: Total interconnect delay = 7.771 ns ( 67.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.477 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.477 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[5] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.451ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.849 ns + Longest register pin " "Info: + Longest register to pin delay is 14.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_x\[5\] 1 REG LCFF_X67_Y27_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X67_Y27_N1; Fanout = 10; REG Node = 'vga640480:u1\|vector_x\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_x[5] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.544 ns) 1.004 ns vga640480:u1\|Equal4~0 2 COMB LCCOMB_X67_Y27_N26 3 " "Info: 2: + IC(0.460 ns) + CELL(0.544 ns) = 1.004 ns; Loc. = LCCOMB_X67_Y27_N26; Fanout = 3; COMB Node = 'vga640480:u1\|Equal4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { vga640480:u1|vector_x[5] vga640480:u1|Equal4~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.370 ns) 2.826 ns vga640480:u1\|clkv~2 3 COMB LCCOMB_X66_Y26_N12 10 " "Info: 3: + IC(1.452 ns) + CELL(0.370 ns) = 2.826 ns; Loc. = LCCOMB_X66_Y26_N12; Fanout = 10; COMB Node = 'vga640480:u1\|clkv~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { vga640480:u1|Equal4~0 vga640480:u1|clkv~2 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.316 ns) + CELL(0.606 ns) 5.748 ns vga640480:u1\|g\[2\]~5 4 COMB LCCOMB_X56_Y24_N26 1 " "Info: 4: + IC(2.316 ns) + CELL(0.606 ns) = 5.748 ns; Loc. = LCCOMB_X56_Y24_N26; Fanout = 1; COMB Node = 'vga640480:u1\|g\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { vga640480:u1|clkv~2 vga640480:u1|g[2]~5 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.065 ns) + CELL(3.036 ns) 14.849 ns g\[2\] 5 PIN PIN_T3 0 " "Info: 5: + IC(6.065 ns) + CELL(3.036 ns) = 14.849 ns; Loc. = PIN_T3; Fanout = 0; PIN Node = 'g\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.101 ns" { vga640480:u1|g[2]~5 g[2] } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.556 ns ( 30.68 % ) " "Info: Total cell delay = 4.556 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.293 ns ( 69.32 % ) " "Info: Total interconnect delay = 10.293 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.849 ns" { vga640480:u1|vector_x[5] vga640480:u1|Equal4~0 vga640480:u1|clkv~2 vga640480:u1|g[2]~5 g[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.849 ns" { vga640480:u1|vector_x[5] {} vga640480:u1|Equal4~0 {} vga640480:u1|clkv~2 {} vga640480:u1|g[2]~5 {} g[2] {} } { 0.000ns 0.460ns 1.452ns 2.316ns 6.065ns } { 0.000ns 0.544ns 0.370ns 0.606ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.477 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.477 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[5] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 3.379ns 1.451ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.849 ns" { vga640480:u1|vector_x[5] vga640480:u1|Equal4~0 vga640480:u1|clkv~2 vga640480:u1|g[2]~5 g[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.849 ns" { vga640480:u1|vector_x[5] {} vga640480:u1|Equal4~0 {} vga640480:u1|clkv~2 {} vga640480:u1|g[2]~5 {} g[2] {} } { 0.000ns 0.460ns 1.452ns 2.316ns 6.065ns } { 0.000ns 0.544ns 0.370ns 0.606ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controller:u6\|vXout\[0\] reset clk_0 2.882 ns register " "Info: th for register \"controller:u6\|vXout\[0\]\" (data pin = \"reset\", clock pin = \"clk_0\") is 2.882 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 13.311 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 13.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.970 ns) 4.626 ns vga640480:u1\|clk1 2 REG LCFF_X48_Y29_N7 2 " "Info: 2: + IC(2.556 ns) + CELL(0.970 ns) = 4.626 ns; Loc. = LCFF_X48_Y29_N7; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 5.981 ns vga640480:u1\|clk 3 REG LCFF_X48_Y29_N17 3 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X48_Y29_N17; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.136 ns) + CELL(0.970 ns) 9.087 ns vga640480:u1\|clkv 4 REG LCFF_X66_Y26_N31 2 " "Info: 4: + IC(2.136 ns) + CELL(0.970 ns) = 9.087 ns; Loc. = LCFF_X66_Y26_N31; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.000 ns) 11.201 ns vga640480:u1\|clkv~clkctrl 5 COMB CLKCTRL_G7 18 " "Info: 5: + IC(2.114 ns) + CELL(0.000 ns) = 11.201 ns; Loc. = CLKCTRL_G7; Fanout = 18; COMB Node = 'vga640480:u1\|clkv~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { vga640480:u1|clkv vga640480:u1|clkv~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.666 ns) 13.311 ns controller:u6\|vXout\[0\] 6 REG LCFF_X62_Y27_N3 4 " "Info: 6: + IC(1.444 ns) + CELL(0.666 ns) = 13.311 ns; Loc. = LCFF_X62_Y27_N3; Fanout = 4; REG Node = 'controller:u6\|vXout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { vga640480:u1|clkv~clkctrl controller:u6|vXout[0] } "NODE_NAME" } } { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.676 ns ( 35.13 % ) " "Info: Total cell delay = 4.676 ns ( 35.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.635 ns ( 64.87 % ) " "Info: Total interconnect delay = 8.635 ns ( 64.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.311 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv vga640480:u1|clkv~clkctrl controller:u6|vXout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.311 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} vga640480:u1|clkv~clkctrl {} controller:u6|vXout[0] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 2.136ns 2.114ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.735 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 98 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 98; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.936 ns) + CELL(0.855 ns) 10.735 ns controller:u6\|vXout\[0\] 2 REG LCFF_X62_Y27_N3 4 " "Info: 2: + IC(8.936 ns) + CELL(0.855 ns) = 10.735 ns; Loc. = LCFF_X62_Y27_N3; Fanout = 4; REG Node = 'controller:u6\|vXout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.791 ns" { reset controller:u6|vXout[0] } "NODE_NAME" } } { "controller.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 16.76 % ) " "Info: Total cell delay = 1.799 ns ( 16.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.936 ns ( 83.24 % ) " "Info: Total interconnect delay = 8.936 ns ( 83.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.735 ns" { reset controller:u6|vXout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.735 ns" { reset {} reset~combout {} controller:u6|vXout[0] {} } { 0.000ns 0.000ns 8.936ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.311 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv vga640480:u1|clkv~clkctrl controller:u6|vXout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.311 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} vga640480:u1|clkv~clkctrl {} controller:u6|vXout[0] {} } { 0.000ns 0.000ns 2.556ns 0.385ns 2.136ns 2.114ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.735 ns" { reset controller:u6|vXout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.735 ns" { reset {} reset~combout {} controller:u6|vXout[0] {} } { 0.000ns 0.000ns 8.936ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 10:48:28 2017 " "Info: Processing ended: Sat May 27 10:48:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
