$date
	Mon May 30 16:22:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_load_module $end
$var reg 32 ! in [31:0] $end
$var reg 3 " load [2:0] $end
$var reg 2 # low_address [1:0] $end
$scope module load1 $end
$var wire 32 $ in [31:0] $end
$var wire 3 % load_enable [2:0] $end
$var wire 2 & low_address [1:0] $end
$var reg 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111000 '
b0 &
b0 %
b11110010111101001111011011111000 $
b0 #
b0 "
b11110010111101001111011011111000 !
$end
#10
b11111111111111111111111111110110 '
b1 #
b1 &
#20
b11111111111111111111111111110100 '
b10 #
b10 &
#30
b11111111111111111111111111110010 '
b11 #
b11 &
#50
b11111111111111111111011011111000 '
b1 "
b1 %
b0 #
b0 &
#60
b11111111111111111111010011110110 '
b1 #
b1 &
#70
b11111111111111111111001011110100 '
b10 #
b10 &
#80
bx '
b11 #
b11 &
#100
b11111000 '
b11 "
b11 %
b0 #
b0 &
#110
b11110110 '
b1 #
b1 &
#120
b11110100 '
b10 #
b10 &
#130
b11110010 '
b11 #
b11 &
#150
b1111011011111000 '
b100 "
b100 %
b0 #
b0 &
#160
b1111010011110110 '
b1 #
b1 &
#170
b1111001011110100 '
b10 #
b10 &
#180
bx '
b11 #
b11 &
#200
