Giancarlo Beraudo , John Lillis, Timing optimization of FPGA placements by logic replication, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775885]
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Elaheh Bozorgzadeh , Seda Ogrenci-Memik , Majid Sarrafzadeh, RPack: routability-driven packing for cluster-based FPGAs, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.629-634, January 2001, Yokohama, Japan[doi>10.1145/370155.370567]
Chen, G. and Cong, J. 2004. Simultaneous timing driven clustering and placement for FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Its Applications (Antwerp, Belgium). 158--167.
Gang Chen , Jason Cong, Simultaneous timing-driven placement and duplication, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046200]
Cong, J. and Ding, Y. 1994. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. Compute.-Aided Des. 13, 1 (Jan.), 1--12.
Jason Cong , Honching Li , Chang Wu, Simultaneous circuit partitioning/clustering with retiming for performance optimization, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.460-465, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309980]
Miloš Hrkić , John Lillis , Giancarlo Beraudo, An approach to placement-coupled logic replication, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996761]
Sung Woo Hur , John Lillis, Mongrel: hybrid techniques for standard cell placement, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Tim (Tianming) Kong, A novel net weighting algorithm for timing-driven placement, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.172-176, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774597]
Lillis, J., Cheng, C.-K., and Lin, T.-T. Y. 1996. Algorithms for optimal introduction of redundant logic for timing and area optimization. In Proceedings of the IEEE International Symposium on Circuits and Systems, 196--201.
Alexander (Sandy) Marquardt , Vaughn Betz , Jonathan Rose, Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.37-46, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296426]
Alexander Marquardt , Vaughn Betz , Jonathan Rose, Timing-driven placement for FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.203-213, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329208]
Ingmar Neumann , Dominik Stoffel , Hendrik Hartje , Wolfgang Kunz, Cell replication and redundancy elimination during placement for cycle time optimization, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.25-30, November 07-11, 1999, San Jose, California, USA
Sentovich, E., Singh, K., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, Stephan, P., Brayton, R., and Sangiovanni-Vincentelli, A. 1992. SIS: A system for sequential circuit synthesis. Electronics Research Laboratory. Memorandum No. UCB/ERL M92/41.
Ankur Srivastava , Ryan Kastner , Majid Sarrafzadeh, Timing driven gate duplication: complexity issues and algorithms, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
The FPGA Place-and-Route Challenge. http://www.eecg.toronto.edu/∼vaughn/challenge/challenge.html.
Stratix Device Handbook. http://www.altera.com/literature/lit-stx.jsp.
Simultaneous Placement with Clustering and Duplication for LUT-based FPGA Designs. http://ballade.cs.ucla.edu/∼chg/spcd.
