<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2750" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2750{left:603px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_2750{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2750{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2750{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2750{left:69px;bottom:1083px;letter-spacing:0.17px;}
#t6_2750{left:359px;bottom:935px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2750{left:69px;bottom:851px;letter-spacing:-0.13px;}
#t8_2750{left:69px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_2750{left:69px;bottom:811px;letter-spacing:-0.14px;word-spacing:-1px;}
#ta_2750{left:69px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_2750{left:69px;bottom:771px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tc_2750{left:69px;bottom:749px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_2750{left:714px;bottom:755px;}
#te_2750{left:729px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_2750{left:69px;bottom:732px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tg_2750{left:707px;bottom:738px;}
#th_2750{left:722px;bottom:732px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#ti_2750{left:69px;bottom:715px;letter-spacing:-0.25px;word-spacing:-0.31px;}
#tj_2750{left:69px;bottom:680px;letter-spacing:-0.13px;}
#tk_2750{left:69px;bottom:655px;letter-spacing:-0.17px;}
#tl_2750{left:69px;bottom:637px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_2750{left:90px;bottom:619px;letter-spacing:-0.13px;}
#tn_2750{left:117px;bottom:600px;letter-spacing:-0.13px;}
#to_2750{left:90px;bottom:582px;letter-spacing:-0.1px;}
#tp_2750{left:117px;bottom:564px;letter-spacing:-0.16px;}
#tq_2750{left:69px;bottom:545px;letter-spacing:-0.12px;}
#tr_2750{left:90px;bottom:527px;letter-spacing:-0.16px;}
#ts_2750{left:69px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tt_2750{left:69px;bottom:469px;letter-spacing:-0.16px;}
#tu_2750{left:69px;bottom:434px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tv_2750{left:69px;bottom:409px;letter-spacing:-0.12px;}
#tw_2750{left:69px;bottom:374px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tx_2750{left:69px;bottom:351px;letter-spacing:-0.16px;}
#ty_2750{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tz_2750{left:69px;bottom:293px;letter-spacing:-0.21px;}
#t10_2750{left:210px;bottom:293px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t11_2750{left:210px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_2750{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t13_2750{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t14_2750{left:304px;bottom:1065px;letter-spacing:-0.13px;}
#t15_2750{left:304px;bottom:1050px;letter-spacing:-0.09px;}
#t16_2750{left:365px;bottom:1065px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t17_2750{left:365px;bottom:1050px;letter-spacing:-0.12px;}
#t18_2750{left:365px;bottom:1034px;letter-spacing:-0.12px;}
#t19_2750{left:439px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1a_2750{left:439px;bottom:1050px;letter-spacing:-0.17px;}
#t1b_2750{left:563px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_2750{left:74px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1d_2750{left:74px;bottom:995px;letter-spacing:-0.16px;}
#t1e_2750{left:304px;bottom:1011px;letter-spacing:-0.1px;}
#t1f_2750{left:365px;bottom:1011px;letter-spacing:-0.13px;}
#t1g_2750{left:439px;bottom:1011px;letter-spacing:-0.15px;}
#t1h_2750{left:563px;bottom:1011px;letter-spacing:-0.11px;}
#t1i_2750{left:563px;bottom:995px;letter-spacing:-0.11px;}
#t1j_2750{left:83px;bottom:914px;letter-spacing:-0.15px;}
#t1k_2750{left:164px;bottom:914px;letter-spacing:-0.14px;}
#t1l_2750{left:269px;bottom:914px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1m_2750{left:422px;bottom:914px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1n_2750{left:581px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1o_2750{left:739px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1p_2750{left:93px;bottom:889px;letter-spacing:-0.1px;}
#t1q_2750{left:170px;bottom:889px;letter-spacing:-0.14px;}
#t1r_2750{left:290px;bottom:889px;letter-spacing:-0.12px;}
#t1s_2750{left:443px;bottom:889px;letter-spacing:-0.14px;}
#t1t_2750{left:602px;bottom:889px;letter-spacing:-0.16px;}
#t1u_2750{left:760px;bottom:889px;letter-spacing:-0.14px;}

.s1_2750{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2750{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2750{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2750{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2750{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2750{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2750{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_2750{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_2750{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2750" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2750Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2750" style="-webkit-user-select: none;"><object width="935" height="1210" data="2750/2750.svg" type="image/svg+xml" id="pdf2750" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2750" class="t s1_2750">XSUSLDTRK—Suspend Tracking Load Addresses </span>
<span id="t2_2750" class="t s2_2750">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2750" class="t s1_2750">6-68 </span><span id="t4_2750" class="t s1_2750">Vol. 2D </span>
<span id="t5_2750" class="t s3_2750">XSUSLDTRK—Suspend Tracking Load Addresses </span>
<span id="t6_2750" class="t s4_2750">Instruction Operand Encoding </span>
<span id="t7_2750" class="t s5_2750">Description </span>
<span id="t8_2750" class="t s6_2750">The instruction marks the start of an Intel TSX (RTM) suspend load address tracking region. If the instruction is </span>
<span id="t9_2750" class="t s6_2750">used inside a transactional region, subsequent loads are not added to the read set of the transaction. If the instruc- </span>
<span id="ta_2750" class="t s6_2750">tion is used inside a suspend load address tracking region it will cause transaction abort. </span>
<span id="tb_2750" class="t s6_2750">If the instruction is used outside of a transactional region it behaves like a NOP. </span>
<span id="tc_2750" class="t s6_2750">Chapter 16, “Programming with Intel® Transactional Synchronization Extensions‚” in the Intel </span>
<span id="td_2750" class="t s7_2750">® </span>
<span id="te_2750" class="t s6_2750">64 and IA-32 </span>
<span id="tf_2750" class="t s6_2750">Architectures Software Developer’s Manual, Volume 1 provides additional information on Intel </span>
<span id="tg_2750" class="t s7_2750">® </span>
<span id="th_2750" class="t s6_2750">TSX Suspend Load </span>
<span id="ti_2750" class="t s6_2750">Address Tracking. </span>
<span id="tj_2750" class="t s5_2750">Operation </span>
<span id="tk_2750" class="t s8_2750">XSUSLDTRK </span>
<span id="tl_2750" class="t s9_2750">IF RTM_ACTIVE = 1: </span>
<span id="tm_2750" class="t s9_2750">IF SUSLDTRK_ACTIVE = 0: </span>
<span id="tn_2750" class="t s9_2750">SUSLDTRK_ACTIVE := 1 </span>
<span id="to_2750" class="t s9_2750">ELSE: </span>
<span id="tp_2750" class="t s9_2750">RTM_ABORT </span>
<span id="tq_2750" class="t s9_2750">ELSE: </span>
<span id="tr_2750" class="t s9_2750">NOP </span>
<span id="ts_2750" class="t s5_2750">Flags Affected </span>
<span id="tt_2750" class="t s6_2750">None. </span>
<span id="tu_2750" class="t s5_2750">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tv_2750" class="t s9_2750">XSUSLDTRK void _xsusldtrk(void); </span>
<span id="tw_2750" class="t s5_2750">SIMD Floating-Point Exceptions </span>
<span id="tx_2750" class="t s6_2750">None. </span>
<span id="ty_2750" class="t s5_2750">Other Exceptions </span>
<span id="tz_2750" class="t s6_2750">#UD </span><span id="t10_2750" class="t s6_2750">If CPUID.(EAX=7, ECX=0):EDX.TSXLDTRK[bit 16] = 0. </span>
<span id="t11_2750" class="t s6_2750">If the LOCK prefix is used. </span>
<span id="t12_2750" class="t s8_2750">Opcode/ </span>
<span id="t13_2750" class="t s8_2750">Instruction </span>
<span id="t14_2750" class="t s8_2750">Op/ </span>
<span id="t15_2750" class="t s8_2750">En </span>
<span id="t16_2750" class="t s8_2750">64/32 bit </span>
<span id="t17_2750" class="t s8_2750">Mode </span>
<span id="t18_2750" class="t s8_2750">Support </span>
<span id="t19_2750" class="t s8_2750">CPUID Feature </span>
<span id="t1a_2750" class="t s8_2750">Flag </span>
<span id="t1b_2750" class="t s8_2750">Description </span>
<span id="t1c_2750" class="t s9_2750">F2 0F 01 E8 </span>
<span id="t1d_2750" class="t s9_2750">XSUSLDTRK </span>
<span id="t1e_2750" class="t s9_2750">ZO </span><span id="t1f_2750" class="t s9_2750">V/V </span><span id="t1g_2750" class="t s9_2750">TSXLDTRK </span><span id="t1h_2750" class="t s9_2750">Specifies the start of an Intel TSX suspend read </span>
<span id="t1i_2750" class="t s9_2750">address tracking region. </span>
<span id="t1j_2750" class="t s8_2750">Op/En </span><span id="t1k_2750" class="t s8_2750">Tuple </span><span id="t1l_2750" class="t s8_2750">Operand 1 </span><span id="t1m_2750" class="t s8_2750">Operand 2 </span><span id="t1n_2750" class="t s8_2750">Operand 3 </span><span id="t1o_2750" class="t s8_2750">Operand 4 </span>
<span id="t1p_2750" class="t s9_2750">ZO </span><span id="t1q_2750" class="t s9_2750">N/A </span><span id="t1r_2750" class="t s9_2750">N/A </span><span id="t1s_2750" class="t s9_2750">N/A </span><span id="t1t_2750" class="t s9_2750">N/A </span><span id="t1u_2750" class="t s9_2750">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
