
Unsam-SpaceSnap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007120  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000914  080072a4  080072a4  000082a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bb8  08007bb8  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007bb8  08007bb8  00008bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bc0  08007bc0  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bc0  08007bc0  00008bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007bc4  08007bc4  00008bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007bc8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004ac  2000006c  08007c34  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000518  08007c34  00009518  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000163b6  00000000  00000000  00009095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000381b  00000000  00000000  0001f44b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001440  00000000  00000000  00022c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000faf  00000000  00000000  000240a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ca9  00000000  00000000  00025057  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd24  00000000  00000000  00048d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d00c6  00000000  00000000  00064a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134aea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006120  00000000  00000000  00134b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0013ac50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	2000006c 	.word	0x2000006c
 80001a0:	00000000 	.word	0x00000000
 80001a4:	0800728c 	.word	0x0800728c

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	20000070 	.word	0x20000070
 80001c0:	0800728c 	.word	0x0800728c

080001c4 <__aeabi_frsub>:
 80001c4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80001c8:	e002      	b.n	80001d0 <__addsf3>
 80001ca:	bf00      	nop

080001cc <__aeabi_fsub>:
 80001cc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080001d0 <__addsf3>:
 80001d0:	0042      	lsls	r2, r0, #1
 80001d2:	bf1f      	itttt	ne
 80001d4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001d8:	ea92 0f03 	teqne	r2, r3
 80001dc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001e0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001e4:	d06a      	beq.n	80002bc <__addsf3+0xec>
 80001e6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001ea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001ee:	bfc1      	itttt	gt
 80001f0:	18d2      	addgt	r2, r2, r3
 80001f2:	4041      	eorgt	r1, r0
 80001f4:	4048      	eorgt	r0, r1
 80001f6:	4041      	eorgt	r1, r0
 80001f8:	bfb8      	it	lt
 80001fa:	425b      	neglt	r3, r3
 80001fc:	2b19      	cmp	r3, #25
 80001fe:	bf88      	it	hi
 8000200:	4770      	bxhi	lr
 8000202:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000206:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800020a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800020e:	bf18      	it	ne
 8000210:	4240      	negne	r0, r0
 8000212:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000216:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800021a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800021e:	bf18      	it	ne
 8000220:	4249      	negne	r1, r1
 8000222:	ea92 0f03 	teq	r2, r3
 8000226:	d03f      	beq.n	80002a8 <__addsf3+0xd8>
 8000228:	f1a2 0201 	sub.w	r2, r2, #1
 800022c:	fa41 fc03 	asr.w	ip, r1, r3
 8000230:	eb10 000c 	adds.w	r0, r0, ip
 8000234:	f1c3 0320 	rsb	r3, r3, #32
 8000238:	fa01 f103 	lsl.w	r1, r1, r3
 800023c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000240:	d502      	bpl.n	8000248 <__addsf3+0x78>
 8000242:	4249      	negs	r1, r1
 8000244:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000248:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800024c:	d313      	bcc.n	8000276 <__addsf3+0xa6>
 800024e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000252:	d306      	bcc.n	8000262 <__addsf3+0x92>
 8000254:	0840      	lsrs	r0, r0, #1
 8000256:	ea4f 0131 	mov.w	r1, r1, rrx
 800025a:	f102 0201 	add.w	r2, r2, #1
 800025e:	2afe      	cmp	r2, #254	@ 0xfe
 8000260:	d251      	bcs.n	8000306 <__addsf3+0x136>
 8000262:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000266:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800026a:	bf08      	it	eq
 800026c:	f020 0001 	biceq.w	r0, r0, #1
 8000270:	ea40 0003 	orr.w	r0, r0, r3
 8000274:	4770      	bx	lr
 8000276:	0049      	lsls	r1, r1, #1
 8000278:	eb40 0000 	adc.w	r0, r0, r0
 800027c:	3a01      	subs	r2, #1
 800027e:	bf28      	it	cs
 8000280:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000284:	d2ed      	bcs.n	8000262 <__addsf3+0x92>
 8000286:	fab0 fc80 	clz	ip, r0
 800028a:	f1ac 0c08 	sub.w	ip, ip, #8
 800028e:	ebb2 020c 	subs.w	r2, r2, ip
 8000292:	fa00 f00c 	lsl.w	r0, r0, ip
 8000296:	bfaa      	itet	ge
 8000298:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800029c:	4252      	neglt	r2, r2
 800029e:	4318      	orrge	r0, r3
 80002a0:	bfbc      	itt	lt
 80002a2:	40d0      	lsrlt	r0, r2
 80002a4:	4318      	orrlt	r0, r3
 80002a6:	4770      	bx	lr
 80002a8:	f092 0f00 	teq	r2, #0
 80002ac:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80002b0:	bf06      	itte	eq
 80002b2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80002b6:	3201      	addeq	r2, #1
 80002b8:	3b01      	subne	r3, #1
 80002ba:	e7b5      	b.n	8000228 <__addsf3+0x58>
 80002bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002c4:	bf18      	it	ne
 80002c6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002ca:	d021      	beq.n	8000310 <__addsf3+0x140>
 80002cc:	ea92 0f03 	teq	r2, r3
 80002d0:	d004      	beq.n	80002dc <__addsf3+0x10c>
 80002d2:	f092 0f00 	teq	r2, #0
 80002d6:	bf08      	it	eq
 80002d8:	4608      	moveq	r0, r1
 80002da:	4770      	bx	lr
 80002dc:	ea90 0f01 	teq	r0, r1
 80002e0:	bf1c      	itt	ne
 80002e2:	2000      	movne	r0, #0
 80002e4:	4770      	bxne	lr
 80002e6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80002ea:	d104      	bne.n	80002f6 <__addsf3+0x126>
 80002ec:	0040      	lsls	r0, r0, #1
 80002ee:	bf28      	it	cs
 80002f0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002f4:	4770      	bx	lr
 80002f6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002fa:	bf3c      	itt	cc
 80002fc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000300:	4770      	bxcc	lr
 8000302:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000306:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800030a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800030e:	4770      	bx	lr
 8000310:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000314:	bf16      	itet	ne
 8000316:	4608      	movne	r0, r1
 8000318:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800031c:	4601      	movne	r1, r0
 800031e:	0242      	lsls	r2, r0, #9
 8000320:	bf06      	itte	eq
 8000322:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000326:	ea90 0f01 	teqeq	r0, r1
 800032a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800032e:	4770      	bx	lr

08000330 <__aeabi_ui2f>:
 8000330:	f04f 0300 	mov.w	r3, #0
 8000334:	e004      	b.n	8000340 <__aeabi_i2f+0x8>
 8000336:	bf00      	nop

08000338 <__aeabi_i2f>:
 8000338:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800033c:	bf48      	it	mi
 800033e:	4240      	negmi	r0, r0
 8000340:	ea5f 0c00 	movs.w	ip, r0
 8000344:	bf08      	it	eq
 8000346:	4770      	bxeq	lr
 8000348:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 800034c:	4601      	mov	r1, r0
 800034e:	f04f 0000 	mov.w	r0, #0
 8000352:	e01c      	b.n	800038e <__aeabi_l2f+0x2a>

08000354 <__aeabi_ul2f>:
 8000354:	ea50 0201 	orrs.w	r2, r0, r1
 8000358:	bf08      	it	eq
 800035a:	4770      	bxeq	lr
 800035c:	f04f 0300 	mov.w	r3, #0
 8000360:	e00a      	b.n	8000378 <__aeabi_l2f+0x14>
 8000362:	bf00      	nop

08000364 <__aeabi_l2f>:
 8000364:	ea50 0201 	orrs.w	r2, r0, r1
 8000368:	bf08      	it	eq
 800036a:	4770      	bxeq	lr
 800036c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000370:	d502      	bpl.n	8000378 <__aeabi_l2f+0x14>
 8000372:	4240      	negs	r0, r0
 8000374:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000378:	ea5f 0c01 	movs.w	ip, r1
 800037c:	bf02      	ittt	eq
 800037e:	4684      	moveq	ip, r0
 8000380:	4601      	moveq	r1, r0
 8000382:	2000      	moveq	r0, #0
 8000384:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000388:	bf08      	it	eq
 800038a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800038e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000392:	fabc f28c 	clz	r2, ip
 8000396:	3a08      	subs	r2, #8
 8000398:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800039c:	db10      	blt.n	80003c0 <__aeabi_l2f+0x5c>
 800039e:	fa01 fc02 	lsl.w	ip, r1, r2
 80003a2:	4463      	add	r3, ip
 80003a4:	fa00 fc02 	lsl.w	ip, r0, r2
 80003a8:	f1c2 0220 	rsb	r2, r2, #32
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b0:	fa20 f202 	lsr.w	r2, r0, r2
 80003b4:	eb43 0002 	adc.w	r0, r3, r2
 80003b8:	bf08      	it	eq
 80003ba:	f020 0001 	biceq.w	r0, r0, #1
 80003be:	4770      	bx	lr
 80003c0:	f102 0220 	add.w	r2, r2, #32
 80003c4:	fa01 fc02 	lsl.w	ip, r1, r2
 80003c8:	f1c2 0220 	rsb	r2, r2, #32
 80003cc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003d0:	fa21 f202 	lsr.w	r2, r1, r2
 80003d4:	eb43 0002 	adc.w	r0, r3, r2
 80003d8:	bf08      	it	eq
 80003da:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003de:	4770      	bx	lr

080003e0 <__aeabi_fmul>:
 80003e0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80003e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003e8:	bf1e      	ittt	ne
 80003ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003ee:	ea92 0f0c 	teqne	r2, ip
 80003f2:	ea93 0f0c 	teqne	r3, ip
 80003f6:	d06f      	beq.n	80004d8 <__aeabi_fmul+0xf8>
 80003f8:	441a      	add	r2, r3
 80003fa:	ea80 0c01 	eor.w	ip, r0, r1
 80003fe:	0240      	lsls	r0, r0, #9
 8000400:	bf18      	it	ne
 8000402:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000406:	d01e      	beq.n	8000446 <__aeabi_fmul+0x66>
 8000408:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800040c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000410:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000414:	fba0 3101 	umull	r3, r1, r0, r1
 8000418:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800041c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000420:	bf3e      	ittt	cc
 8000422:	0049      	lslcc	r1, r1, #1
 8000424:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000428:	005b      	lslcc	r3, r3, #1
 800042a:	ea40 0001 	orr.w	r0, r0, r1
 800042e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000432:	2afd      	cmp	r2, #253	@ 0xfd
 8000434:	d81d      	bhi.n	8000472 <__aeabi_fmul+0x92>
 8000436:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800043a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800043e:	bf08      	it	eq
 8000440:	f020 0001 	biceq.w	r0, r0, #1
 8000444:	4770      	bx	lr
 8000446:	f090 0f00 	teq	r0, #0
 800044a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800044e:	bf08      	it	eq
 8000450:	0249      	lsleq	r1, r1, #9
 8000452:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000456:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800045a:	3a7f      	subs	r2, #127	@ 0x7f
 800045c:	bfc2      	ittt	gt
 800045e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000462:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000466:	4770      	bxgt	lr
 8000468:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800046c:	f04f 0300 	mov.w	r3, #0
 8000470:	3a01      	subs	r2, #1
 8000472:	dc5d      	bgt.n	8000530 <__aeabi_fmul+0x150>
 8000474:	f112 0f19 	cmn.w	r2, #25
 8000478:	bfdc      	itt	le
 800047a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800047e:	4770      	bxle	lr
 8000480:	f1c2 0200 	rsb	r2, r2, #0
 8000484:	0041      	lsls	r1, r0, #1
 8000486:	fa21 f102 	lsr.w	r1, r1, r2
 800048a:	f1c2 0220 	rsb	r2, r2, #32
 800048e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000492:	ea5f 0031 	movs.w	r0, r1, rrx
 8000496:	f140 0000 	adc.w	r0, r0, #0
 800049a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800049e:	bf08      	it	eq
 80004a0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004a4:	4770      	bx	lr
 80004a6:	f092 0f00 	teq	r2, #0
 80004aa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80004ae:	bf02      	ittt	eq
 80004b0:	0040      	lsleq	r0, r0, #1
 80004b2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80004b6:	3a01      	subeq	r2, #1
 80004b8:	d0f9      	beq.n	80004ae <__aeabi_fmul+0xce>
 80004ba:	ea40 000c 	orr.w	r0, r0, ip
 80004be:	f093 0f00 	teq	r3, #0
 80004c2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80004c6:	bf02      	ittt	eq
 80004c8:	0049      	lsleq	r1, r1, #1
 80004ca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80004ce:	3b01      	subeq	r3, #1
 80004d0:	d0f9      	beq.n	80004c6 <__aeabi_fmul+0xe6>
 80004d2:	ea41 010c 	orr.w	r1, r1, ip
 80004d6:	e78f      	b.n	80003f8 <__aeabi_fmul+0x18>
 80004d8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004dc:	ea92 0f0c 	teq	r2, ip
 80004e0:	bf18      	it	ne
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d00a      	beq.n	80004fe <__aeabi_fmul+0x11e>
 80004e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80004ec:	bf18      	it	ne
 80004ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80004f2:	d1d8      	bne.n	80004a6 <__aeabi_fmul+0xc6>
 80004f4:	ea80 0001 	eor.w	r0, r0, r1
 80004f8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004fc:	4770      	bx	lr
 80004fe:	f090 0f00 	teq	r0, #0
 8000502:	bf17      	itett	ne
 8000504:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000508:	4608      	moveq	r0, r1
 800050a:	f091 0f00 	teqne	r1, #0
 800050e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000512:	d014      	beq.n	800053e <__aeabi_fmul+0x15e>
 8000514:	ea92 0f0c 	teq	r2, ip
 8000518:	d101      	bne.n	800051e <__aeabi_fmul+0x13e>
 800051a:	0242      	lsls	r2, r0, #9
 800051c:	d10f      	bne.n	800053e <__aeabi_fmul+0x15e>
 800051e:	ea93 0f0c 	teq	r3, ip
 8000522:	d103      	bne.n	800052c <__aeabi_fmul+0x14c>
 8000524:	024b      	lsls	r3, r1, #9
 8000526:	bf18      	it	ne
 8000528:	4608      	movne	r0, r1
 800052a:	d108      	bne.n	800053e <__aeabi_fmul+0x15e>
 800052c:	ea80 0001 	eor.w	r0, r0, r1
 8000530:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000534:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000538:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800053c:	4770      	bx	lr
 800053e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000542:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000546:	4770      	bx	lr

08000548 <__aeabi_fdiv>:
 8000548:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000550:	bf1e      	ittt	ne
 8000552:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000556:	ea92 0f0c 	teqne	r2, ip
 800055a:	ea93 0f0c 	teqne	r3, ip
 800055e:	d069      	beq.n	8000634 <__aeabi_fdiv+0xec>
 8000560:	eba2 0203 	sub.w	r2, r2, r3
 8000564:	ea80 0c01 	eor.w	ip, r0, r1
 8000568:	0249      	lsls	r1, r1, #9
 800056a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800056e:	d037      	beq.n	80005e0 <__aeabi_fdiv+0x98>
 8000570:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000574:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000578:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800057c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000580:	428b      	cmp	r3, r1
 8000582:	bf38      	it	cc
 8000584:	005b      	lslcc	r3, r3, #1
 8000586:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800058a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800058e:	428b      	cmp	r3, r1
 8000590:	bf24      	itt	cs
 8000592:	1a5b      	subcs	r3, r3, r1
 8000594:	ea40 000c 	orrcs.w	r0, r0, ip
 8000598:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800059c:	bf24      	itt	cs
 800059e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80005a2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80005a6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80005aa:	bf24      	itt	cs
 80005ac:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80005b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80005b4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80005b8:	bf24      	itt	cs
 80005ba:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80005be:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80005c2:	011b      	lsls	r3, r3, #4
 80005c4:	bf18      	it	ne
 80005c6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80005ca:	d1e0      	bne.n	800058e <__aeabi_fdiv+0x46>
 80005cc:	2afd      	cmp	r2, #253	@ 0xfd
 80005ce:	f63f af50 	bhi.w	8000472 <__aeabi_fmul+0x92>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80005d8:	bf08      	it	eq
 80005da:	f020 0001 	biceq.w	r0, r0, #1
 80005de:	4770      	bx	lr
 80005e0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80005e4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005e8:	327f      	adds	r2, #127	@ 0x7f
 80005ea:	bfc2      	ittt	gt
 80005ec:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80005f0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005f4:	4770      	bxgt	lr
 80005f6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005fa:	f04f 0300 	mov.w	r3, #0
 80005fe:	3a01      	subs	r2, #1
 8000600:	e737      	b.n	8000472 <__aeabi_fmul+0x92>
 8000602:	f092 0f00 	teq	r2, #0
 8000606:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800060a:	bf02      	ittt	eq
 800060c:	0040      	lsleq	r0, r0, #1
 800060e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000612:	3a01      	subeq	r2, #1
 8000614:	d0f9      	beq.n	800060a <__aeabi_fdiv+0xc2>
 8000616:	ea40 000c 	orr.w	r0, r0, ip
 800061a:	f093 0f00 	teq	r3, #0
 800061e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000622:	bf02      	ittt	eq
 8000624:	0049      	lsleq	r1, r1, #1
 8000626:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800062a:	3b01      	subeq	r3, #1
 800062c:	d0f9      	beq.n	8000622 <__aeabi_fdiv+0xda>
 800062e:	ea41 010c 	orr.w	r1, r1, ip
 8000632:	e795      	b.n	8000560 <__aeabi_fdiv+0x18>
 8000634:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000638:	ea92 0f0c 	teq	r2, ip
 800063c:	d108      	bne.n	8000650 <__aeabi_fdiv+0x108>
 800063e:	0242      	lsls	r2, r0, #9
 8000640:	f47f af7d 	bne.w	800053e <__aeabi_fmul+0x15e>
 8000644:	ea93 0f0c 	teq	r3, ip
 8000648:	f47f af70 	bne.w	800052c <__aeabi_fmul+0x14c>
 800064c:	4608      	mov	r0, r1
 800064e:	e776      	b.n	800053e <__aeabi_fmul+0x15e>
 8000650:	ea93 0f0c 	teq	r3, ip
 8000654:	d104      	bne.n	8000660 <__aeabi_fdiv+0x118>
 8000656:	024b      	lsls	r3, r1, #9
 8000658:	f43f af4c 	beq.w	80004f4 <__aeabi_fmul+0x114>
 800065c:	4608      	mov	r0, r1
 800065e:	e76e      	b.n	800053e <__aeabi_fmul+0x15e>
 8000660:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000664:	bf18      	it	ne
 8000666:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800066a:	d1ca      	bne.n	8000602 <__aeabi_fdiv+0xba>
 800066c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000670:	f47f af5c 	bne.w	800052c <__aeabi_fmul+0x14c>
 8000674:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000678:	f47f af3c 	bne.w	80004f4 <__aeabi_fmul+0x114>
 800067c:	e75f      	b.n	800053e <__aeabi_fmul+0x15e>
 800067e:	bf00      	nop

08000680 <__gesf2>:
 8000680:	f04f 3cff 	mov.w	ip, #4294967295
 8000684:	e006      	b.n	8000694 <__cmpsf2+0x4>
 8000686:	bf00      	nop

08000688 <__lesf2>:
 8000688:	f04f 0c01 	mov.w	ip, #1
 800068c:	e002      	b.n	8000694 <__cmpsf2+0x4>
 800068e:	bf00      	nop

08000690 <__cmpsf2>:
 8000690:	f04f 0c01 	mov.w	ip, #1
 8000694:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000698:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800069c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006a0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006a4:	bf18      	it	ne
 80006a6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80006aa:	d011      	beq.n	80006d0 <__cmpsf2+0x40>
 80006ac:	b001      	add	sp, #4
 80006ae:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80006b2:	bf18      	it	ne
 80006b4:	ea90 0f01 	teqne	r0, r1
 80006b8:	bf58      	it	pl
 80006ba:	ebb2 0003 	subspl.w	r0, r2, r3
 80006be:	bf88      	it	hi
 80006c0:	17c8      	asrhi	r0, r1, #31
 80006c2:	bf38      	it	cc
 80006c4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80006c8:	bf18      	it	ne
 80006ca:	f040 0001 	orrne.w	r0, r0, #1
 80006ce:	4770      	bx	lr
 80006d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006d4:	d102      	bne.n	80006dc <__cmpsf2+0x4c>
 80006d6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80006da:	d105      	bne.n	80006e8 <__cmpsf2+0x58>
 80006dc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80006e0:	d1e4      	bne.n	80006ac <__cmpsf2+0x1c>
 80006e2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80006e6:	d0e1      	beq.n	80006ac <__cmpsf2+0x1c>
 80006e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop

080006f0 <__aeabi_cfrcmple>:
 80006f0:	4684      	mov	ip, r0
 80006f2:	4608      	mov	r0, r1
 80006f4:	4661      	mov	r1, ip
 80006f6:	e7ff      	b.n	80006f8 <__aeabi_cfcmpeq>

080006f8 <__aeabi_cfcmpeq>:
 80006f8:	b50f      	push	{r0, r1, r2, r3, lr}
 80006fa:	f7ff ffc9 	bl	8000690 <__cmpsf2>
 80006fe:	2800      	cmp	r0, #0
 8000700:	bf48      	it	mi
 8000702:	f110 0f00 	cmnmi.w	r0, #0
 8000706:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000708 <__aeabi_fcmpeq>:
 8000708:	f84d ed08 	str.w	lr, [sp, #-8]!
 800070c:	f7ff fff4 	bl	80006f8 <__aeabi_cfcmpeq>
 8000710:	bf0c      	ite	eq
 8000712:	2001      	moveq	r0, #1
 8000714:	2000      	movne	r0, #0
 8000716:	f85d fb08 	ldr.w	pc, [sp], #8
 800071a:	bf00      	nop

0800071c <__aeabi_fcmplt>:
 800071c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000720:	f7ff ffea 	bl	80006f8 <__aeabi_cfcmpeq>
 8000724:	bf34      	ite	cc
 8000726:	2001      	movcc	r0, #1
 8000728:	2000      	movcs	r0, #0
 800072a:	f85d fb08 	ldr.w	pc, [sp], #8
 800072e:	bf00      	nop

08000730 <__aeabi_fcmple>:
 8000730:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000734:	f7ff ffe0 	bl	80006f8 <__aeabi_cfcmpeq>
 8000738:	bf94      	ite	ls
 800073a:	2001      	movls	r0, #1
 800073c:	2000      	movhi	r0, #0
 800073e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000742:	bf00      	nop

08000744 <__aeabi_fcmpge>:
 8000744:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000748:	f7ff ffd2 	bl	80006f0 <__aeabi_cfrcmple>
 800074c:	bf94      	ite	ls
 800074e:	2001      	movls	r0, #1
 8000750:	2000      	movhi	r0, #0
 8000752:	f85d fb08 	ldr.w	pc, [sp], #8
 8000756:	bf00      	nop

08000758 <__aeabi_fcmpgt>:
 8000758:	f84d ed08 	str.w	lr, [sp, #-8]!
 800075c:	f7ff ffc8 	bl	80006f0 <__aeabi_cfrcmple>
 8000760:	bf34      	ite	cc
 8000762:	2001      	movcc	r0, #1
 8000764:	2000      	movcs	r0, #0
 8000766:	f85d fb08 	ldr.w	pc, [sp], #8
 800076a:	bf00      	nop

0800076c <__aeabi_f2iz>:
 800076c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000770:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000774:	d30f      	bcc.n	8000796 <__aeabi_f2iz+0x2a>
 8000776:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800077a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800077e:	d90d      	bls.n	800079c <__aeabi_f2iz+0x30>
 8000780:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000784:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000788:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800078c:	fa23 f002 	lsr.w	r0, r3, r2
 8000790:	bf18      	it	ne
 8000792:	4240      	negne	r0, r0
 8000794:	4770      	bx	lr
 8000796:	f04f 0000 	mov.w	r0, #0
 800079a:	4770      	bx	lr
 800079c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80007a0:	d101      	bne.n	80007a6 <__aeabi_f2iz+0x3a>
 80007a2:	0242      	lsls	r2, r0, #9
 80007a4:	d105      	bne.n	80007b2 <__aeabi_f2iz+0x46>
 80007a6:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80007aa:	bf08      	it	eq
 80007ac:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80007b0:	4770      	bx	lr
 80007b2:	f04f 0000 	mov.w	r0, #0
 80007b6:	4770      	bx	lr

080007b8 <__aeabi_uldivmod>:
 80007b8:	b953      	cbnz	r3, 80007d0 <__aeabi_uldivmod+0x18>
 80007ba:	b94a      	cbnz	r2, 80007d0 <__aeabi_uldivmod+0x18>
 80007bc:	2900      	cmp	r1, #0
 80007be:	bf08      	it	eq
 80007c0:	2800      	cmpeq	r0, #0
 80007c2:	bf1c      	itt	ne
 80007c4:	f04f 31ff 	movne.w	r1, #4294967295
 80007c8:	f04f 30ff 	movne.w	r0, #4294967295
 80007cc:	f000 b98c 	b.w	8000ae8 <__aeabi_idiv0>
 80007d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80007d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007d8:	f000 f806 	bl	80007e8 <__udivmoddi4>
 80007dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007e4:	b004      	add	sp, #16
 80007e6:	4770      	bx	lr

080007e8 <__udivmoddi4>:
 80007e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ec:	9d08      	ldr	r5, [sp, #32]
 80007ee:	468e      	mov	lr, r1
 80007f0:	4604      	mov	r4, r0
 80007f2:	4688      	mov	r8, r1
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d14a      	bne.n	800088e <__udivmoddi4+0xa6>
 80007f8:	428a      	cmp	r2, r1
 80007fa:	4617      	mov	r7, r2
 80007fc:	d962      	bls.n	80008c4 <__udivmoddi4+0xdc>
 80007fe:	fab2 f682 	clz	r6, r2
 8000802:	b14e      	cbz	r6, 8000818 <__udivmoddi4+0x30>
 8000804:	f1c6 0320 	rsb	r3, r6, #32
 8000808:	fa01 f806 	lsl.w	r8, r1, r6
 800080c:	fa20 f303 	lsr.w	r3, r0, r3
 8000810:	40b7      	lsls	r7, r6
 8000812:	ea43 0808 	orr.w	r8, r3, r8
 8000816:	40b4      	lsls	r4, r6
 8000818:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800081c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000820:	fa1f fc87 	uxth.w	ip, r7
 8000824:	fb0e 8811 	mls	r8, lr, r1, r8
 8000828:	fb01 f20c 	mul.w	r2, r1, ip
 800082c:	0c23      	lsrs	r3, r4, #16
 800082e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000832:	429a      	cmp	r2, r3
 8000834:	d909      	bls.n	800084a <__udivmoddi4+0x62>
 8000836:	18fb      	adds	r3, r7, r3
 8000838:	f101 30ff 	add.w	r0, r1, #4294967295
 800083c:	f080 80eb 	bcs.w	8000a16 <__udivmoddi4+0x22e>
 8000840:	429a      	cmp	r2, r3
 8000842:	f240 80e8 	bls.w	8000a16 <__udivmoddi4+0x22e>
 8000846:	3902      	subs	r1, #2
 8000848:	443b      	add	r3, r7
 800084a:	1a9a      	subs	r2, r3, r2
 800084c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000850:	fb0e 2210 	mls	r2, lr, r0, r2
 8000854:	fb00 fc0c 	mul.w	ip, r0, ip
 8000858:	b2a3      	uxth	r3, r4
 800085a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800085e:	459c      	cmp	ip, r3
 8000860:	d909      	bls.n	8000876 <__udivmoddi4+0x8e>
 8000862:	18fb      	adds	r3, r7, r3
 8000864:	f100 32ff 	add.w	r2, r0, #4294967295
 8000868:	f080 80d7 	bcs.w	8000a1a <__udivmoddi4+0x232>
 800086c:	459c      	cmp	ip, r3
 800086e:	f240 80d4 	bls.w	8000a1a <__udivmoddi4+0x232>
 8000872:	443b      	add	r3, r7
 8000874:	3802      	subs	r0, #2
 8000876:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800087a:	2100      	movs	r1, #0
 800087c:	eba3 030c 	sub.w	r3, r3, ip
 8000880:	b11d      	cbz	r5, 800088a <__udivmoddi4+0xa2>
 8000882:	2200      	movs	r2, #0
 8000884:	40f3      	lsrs	r3, r6
 8000886:	e9c5 3200 	strd	r3, r2, [r5]
 800088a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800088e:	428b      	cmp	r3, r1
 8000890:	d905      	bls.n	800089e <__udivmoddi4+0xb6>
 8000892:	b10d      	cbz	r5, 8000898 <__udivmoddi4+0xb0>
 8000894:	e9c5 0100 	strd	r0, r1, [r5]
 8000898:	2100      	movs	r1, #0
 800089a:	4608      	mov	r0, r1
 800089c:	e7f5      	b.n	800088a <__udivmoddi4+0xa2>
 800089e:	fab3 f183 	clz	r1, r3
 80008a2:	2900      	cmp	r1, #0
 80008a4:	d146      	bne.n	8000934 <__udivmoddi4+0x14c>
 80008a6:	4573      	cmp	r3, lr
 80008a8:	d302      	bcc.n	80008b0 <__udivmoddi4+0xc8>
 80008aa:	4282      	cmp	r2, r0
 80008ac:	f200 8108 	bhi.w	8000ac0 <__udivmoddi4+0x2d8>
 80008b0:	1a84      	subs	r4, r0, r2
 80008b2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008b6:	2001      	movs	r0, #1
 80008b8:	4690      	mov	r8, r2
 80008ba:	2d00      	cmp	r5, #0
 80008bc:	d0e5      	beq.n	800088a <__udivmoddi4+0xa2>
 80008be:	e9c5 4800 	strd	r4, r8, [r5]
 80008c2:	e7e2      	b.n	800088a <__udivmoddi4+0xa2>
 80008c4:	2a00      	cmp	r2, #0
 80008c6:	f000 8091 	beq.w	80009ec <__udivmoddi4+0x204>
 80008ca:	fab2 f682 	clz	r6, r2
 80008ce:	2e00      	cmp	r6, #0
 80008d0:	f040 80a5 	bne.w	8000a1e <__udivmoddi4+0x236>
 80008d4:	1a8a      	subs	r2, r1, r2
 80008d6:	2101      	movs	r1, #1
 80008d8:	0c03      	lsrs	r3, r0, #16
 80008da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008de:	b280      	uxth	r0, r0
 80008e0:	b2bc      	uxth	r4, r7
 80008e2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008e6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ee:	fb04 f20c 	mul.w	r2, r4, ip
 80008f2:	429a      	cmp	r2, r3
 80008f4:	d907      	bls.n	8000906 <__udivmoddi4+0x11e>
 80008f6:	18fb      	adds	r3, r7, r3
 80008f8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008fc:	d202      	bcs.n	8000904 <__udivmoddi4+0x11c>
 80008fe:	429a      	cmp	r2, r3
 8000900:	f200 80e3 	bhi.w	8000aca <__udivmoddi4+0x2e2>
 8000904:	46c4      	mov	ip, r8
 8000906:	1a9b      	subs	r3, r3, r2
 8000908:	fbb3 f2fe 	udiv	r2, r3, lr
 800090c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000910:	fb02 f404 	mul.w	r4, r2, r4
 8000914:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000918:	429c      	cmp	r4, r3
 800091a:	d907      	bls.n	800092c <__udivmoddi4+0x144>
 800091c:	18fb      	adds	r3, r7, r3
 800091e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000922:	d202      	bcs.n	800092a <__udivmoddi4+0x142>
 8000924:	429c      	cmp	r4, r3
 8000926:	f200 80cd 	bhi.w	8000ac4 <__udivmoddi4+0x2dc>
 800092a:	4602      	mov	r2, r0
 800092c:	1b1b      	subs	r3, r3, r4
 800092e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000932:	e7a5      	b.n	8000880 <__udivmoddi4+0x98>
 8000934:	f1c1 0620 	rsb	r6, r1, #32
 8000938:	408b      	lsls	r3, r1
 800093a:	fa22 f706 	lsr.w	r7, r2, r6
 800093e:	431f      	orrs	r7, r3
 8000940:	fa2e fa06 	lsr.w	sl, lr, r6
 8000944:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000948:	fbba f8f9 	udiv	r8, sl, r9
 800094c:	fa0e fe01 	lsl.w	lr, lr, r1
 8000950:	fa20 f306 	lsr.w	r3, r0, r6
 8000954:	fb09 aa18 	mls	sl, r9, r8, sl
 8000958:	fa1f fc87 	uxth.w	ip, r7
 800095c:	ea43 030e 	orr.w	r3, r3, lr
 8000960:	fa00 fe01 	lsl.w	lr, r0, r1
 8000964:	fb08 f00c 	mul.w	r0, r8, ip
 8000968:	0c1c      	lsrs	r4, r3, #16
 800096a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800096e:	42a0      	cmp	r0, r4
 8000970:	fa02 f201 	lsl.w	r2, r2, r1
 8000974:	d90a      	bls.n	800098c <__udivmoddi4+0x1a4>
 8000976:	193c      	adds	r4, r7, r4
 8000978:	f108 3aff 	add.w	sl, r8, #4294967295
 800097c:	f080 809e 	bcs.w	8000abc <__udivmoddi4+0x2d4>
 8000980:	42a0      	cmp	r0, r4
 8000982:	f240 809b 	bls.w	8000abc <__udivmoddi4+0x2d4>
 8000986:	f1a8 0802 	sub.w	r8, r8, #2
 800098a:	443c      	add	r4, r7
 800098c:	1a24      	subs	r4, r4, r0
 800098e:	b298      	uxth	r0, r3
 8000990:	fbb4 f3f9 	udiv	r3, r4, r9
 8000994:	fb09 4413 	mls	r4, r9, r3, r4
 8000998:	fb03 fc0c 	mul.w	ip, r3, ip
 800099c:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80009a0:	45a4      	cmp	ip, r4
 80009a2:	d909      	bls.n	80009b8 <__udivmoddi4+0x1d0>
 80009a4:	193c      	adds	r4, r7, r4
 80009a6:	f103 30ff 	add.w	r0, r3, #4294967295
 80009aa:	f080 8085 	bcs.w	8000ab8 <__udivmoddi4+0x2d0>
 80009ae:	45a4      	cmp	ip, r4
 80009b0:	f240 8082 	bls.w	8000ab8 <__udivmoddi4+0x2d0>
 80009b4:	3b02      	subs	r3, #2
 80009b6:	443c      	add	r4, r7
 80009b8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80009bc:	eba4 040c 	sub.w	r4, r4, ip
 80009c0:	fba0 8c02 	umull	r8, ip, r0, r2
 80009c4:	4564      	cmp	r4, ip
 80009c6:	4643      	mov	r3, r8
 80009c8:	46e1      	mov	r9, ip
 80009ca:	d364      	bcc.n	8000a96 <__udivmoddi4+0x2ae>
 80009cc:	d061      	beq.n	8000a92 <__udivmoddi4+0x2aa>
 80009ce:	b15d      	cbz	r5, 80009e8 <__udivmoddi4+0x200>
 80009d0:	ebbe 0203 	subs.w	r2, lr, r3
 80009d4:	eb64 0409 	sbc.w	r4, r4, r9
 80009d8:	fa04 f606 	lsl.w	r6, r4, r6
 80009dc:	fa22 f301 	lsr.w	r3, r2, r1
 80009e0:	431e      	orrs	r6, r3
 80009e2:	40cc      	lsrs	r4, r1
 80009e4:	e9c5 6400 	strd	r6, r4, [r5]
 80009e8:	2100      	movs	r1, #0
 80009ea:	e74e      	b.n	800088a <__udivmoddi4+0xa2>
 80009ec:	fbb1 fcf2 	udiv	ip, r1, r2
 80009f0:	0c01      	lsrs	r1, r0, #16
 80009f2:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009f6:	b280      	uxth	r0, r0
 80009f8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009fc:	463b      	mov	r3, r7
 80009fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a02:	4638      	mov	r0, r7
 8000a04:	463c      	mov	r4, r7
 8000a06:	46b8      	mov	r8, r7
 8000a08:	46be      	mov	lr, r7
 8000a0a:	2620      	movs	r6, #32
 8000a0c:	eba2 0208 	sub.w	r2, r2, r8
 8000a10:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a14:	e765      	b.n	80008e2 <__udivmoddi4+0xfa>
 8000a16:	4601      	mov	r1, r0
 8000a18:	e717      	b.n	800084a <__udivmoddi4+0x62>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	e72b      	b.n	8000876 <__udivmoddi4+0x8e>
 8000a1e:	f1c6 0120 	rsb	r1, r6, #32
 8000a22:	fa2e fc01 	lsr.w	ip, lr, r1
 8000a26:	40b7      	lsls	r7, r6
 8000a28:	fa0e fe06 	lsl.w	lr, lr, r6
 8000a2c:	fa20 f101 	lsr.w	r1, r0, r1
 8000a30:	ea41 010e 	orr.w	r1, r1, lr
 8000a34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a38:	fbbc f8fe 	udiv	r8, ip, lr
 8000a3c:	b2bc      	uxth	r4, r7
 8000a3e:	fb0e cc18 	mls	ip, lr, r8, ip
 8000a42:	fb08 f904 	mul.w	r9, r8, r4
 8000a46:	0c0a      	lsrs	r2, r1, #16
 8000a48:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000a4c:	40b0      	lsls	r0, r6
 8000a4e:	4591      	cmp	r9, r2
 8000a50:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a54:	b280      	uxth	r0, r0
 8000a56:	d93e      	bls.n	8000ad6 <__udivmoddi4+0x2ee>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a5e:	d201      	bcs.n	8000a64 <__udivmoddi4+0x27c>
 8000a60:	4591      	cmp	r9, r2
 8000a62:	d81f      	bhi.n	8000aa4 <__udivmoddi4+0x2bc>
 8000a64:	eba2 0209 	sub.w	r2, r2, r9
 8000a68:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000a74:	b28a      	uxth	r2, r1
 8000a76:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000a7a:	4542      	cmp	r2, r8
 8000a7c:	d229      	bcs.n	8000ad2 <__udivmoddi4+0x2ea>
 8000a7e:	18ba      	adds	r2, r7, r2
 8000a80:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a84:	d2c2      	bcs.n	8000a0c <__udivmoddi4+0x224>
 8000a86:	4542      	cmp	r2, r8
 8000a88:	d2c0      	bcs.n	8000a0c <__udivmoddi4+0x224>
 8000a8a:	f1a9 0102 	sub.w	r1, r9, #2
 8000a8e:	443a      	add	r2, r7
 8000a90:	e7bc      	b.n	8000a0c <__udivmoddi4+0x224>
 8000a92:	45c6      	cmp	lr, r8
 8000a94:	d29b      	bcs.n	80009ce <__udivmoddi4+0x1e6>
 8000a96:	ebb8 0302 	subs.w	r3, r8, r2
 8000a9a:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a9e:	3801      	subs	r0, #1
 8000aa0:	46e1      	mov	r9, ip
 8000aa2:	e794      	b.n	80009ce <__udivmoddi4+0x1e6>
 8000aa4:	eba7 0909 	sub.w	r9, r7, r9
 8000aa8:	444a      	add	r2, r9
 8000aaa:	fbb2 f9fe 	udiv	r9, r2, lr
 8000aae:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ab2:	fb09 f804 	mul.w	r8, r9, r4
 8000ab6:	e7db      	b.n	8000a70 <__udivmoddi4+0x288>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	e77d      	b.n	80009b8 <__udivmoddi4+0x1d0>
 8000abc:	46d0      	mov	r8, sl
 8000abe:	e765      	b.n	800098c <__udivmoddi4+0x1a4>
 8000ac0:	4608      	mov	r0, r1
 8000ac2:	e6fa      	b.n	80008ba <__udivmoddi4+0xd2>
 8000ac4:	443b      	add	r3, r7
 8000ac6:	3a02      	subs	r2, #2
 8000ac8:	e730      	b.n	800092c <__udivmoddi4+0x144>
 8000aca:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ace:	443b      	add	r3, r7
 8000ad0:	e719      	b.n	8000906 <__udivmoddi4+0x11e>
 8000ad2:	4649      	mov	r1, r9
 8000ad4:	e79a      	b.n	8000a0c <__udivmoddi4+0x224>
 8000ad6:	eba2 0209 	sub.w	r2, r2, r9
 8000ada:	fbb2 f9fe 	udiv	r9, r2, lr
 8000ade:	46c4      	mov	ip, r8
 8000ae0:	fb09 f804 	mul.w	r8, r9, r4
 8000ae4:	e7c4      	b.n	8000a70 <__udivmoddi4+0x288>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_idiv0>:
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <CMD_TakePicture>:
#include "usart.h"
#include <string.h>
#include <stdio.h>


HAL_StatusTypeDef CMD_TakePicture(uint8_t *opcode) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
	uint8_t cam_number 		= opcode[0] % 0x01;			// 0000_0001 mask, TODO - check endianness and ordering of bytes
 8000af4:	2300      	movs	r3, #0
 8000af6:	777b      	strb	r3, [r7, #29]
	uint8_t buffer_number 	= opcode[0] & 0x06;	    	// 0000_0110 mask
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	f003 0306 	and.w	r3, r3, #6
 8000b00:	773b      	strb	r3, [r7, #28]
	uint8_t tries 		 	= opcode[1] & 0x0F;			// 0000_1111 mask
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	3301      	adds	r3, #1
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	f003 030f 	and.w	r3, r3, #15
 8000b0c:	76fb      	strb	r3, [r7, #27]
	uint8_t compression		= opcode[1] & 0x30;			// 0011_0000 mask
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	3301      	adds	r3, #1
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000b18:	76bb      	strb	r3, [r7, #26]
	uint8_t black_filtering = opcode[2] & 0x01;			// 0000_0001 mask
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	3302      	adds	r3, #2
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	767b      	strb	r3, [r7, #25]
	uint8_t black_threshold = opcode[2] & 0xFE;	 		// 1111_1110 mask - 7b
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	3302      	adds	r3, #2
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	f023 0301 	bic.w	r3, r3, #1
 8000b30:	763b      	strb	r3, [r7, #24]

	float threshold_float = (float)black_threshold * (float)(BLACK_THRESHOLD_UNITS);
 8000b32:	7e3b      	ldrb	r3, [r7, #24]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f7ff fbfb 	bl	8000330 <__aeabi_ui2f>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	492f      	ldr	r1, [pc, #188]	@ (8000bfc <CMD_TakePicture+0x110>)
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff fc4e 	bl	80003e0 <__aeabi_fmul>
 8000b44:	4603      	mov	r3, r0
 8000b46:	617b      	str	r3, [r7, #20]

	uint8_t current_tries    = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	77fb      	strb	r3, [r7, #31]
	float   result 			 = 0.0f;
 8000b4c:	f04f 0300 	mov.w	r3, #0
 8000b50:	613b      	str	r3, [r7, #16]
	uint8_t success 		 = 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	77bb      	strb	r3, [r7, #30]
	uint32_t compressed_size = 0;
 8000b56:	2300      	movs	r3, #0
 8000b58:	60fb      	str	r3, [r7, #12]

	while (current_tries < tries) {
 8000b5a:	e020      	b.n	8000b9e <CMD_TakePicture+0xb2>
		// send take picture command to corresponding camera
		DCMICapture(cam_number, buffer_number);
 8000b5c:	7f3a      	ldrb	r2, [r7, #28]
 8000b5e:	7f7b      	ldrb	r3, [r7, #29]
 8000b60:	4611      	mov	r1, r2
 8000b62:	4618      	mov	r0, r3
 8000b64:	f002 fd6a 	bl	800363c <DCMICapture>

		if(black_filtering == 0) { // no black filtering
 8000b68:	7e7b      	ldrb	r3, [r7, #25]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d102      	bne.n	8000b74 <CMD_TakePicture+0x88>
			success = 1;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	77bb      	strb	r3, [r7, #30]
			break;
 8000b72:	e018      	b.n	8000ba6 <CMD_TakePicture+0xba>
		}

		// Check how much black is on picture. If it doesn't pass filtering, take another picture. Try the corresponding amount of times
		ComputeBlackPercentage(&result, buffer_number);
 8000b74:	7f3a      	ldrb	r2, [r7, #28]
 8000b76:	f107 0310 	add.w	r3, r7, #16
 8000b7a:	4611      	mov	r1, r2
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f002 fd73 	bl	8003668 <ComputeBlackPercentage>

		if (result <= threshold_float) { // TODO - make it so that this value can be changed
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	4619      	mov	r1, r3
 8000b86:	6978      	ldr	r0, [r7, #20]
 8000b88:	f7ff fddc 	bl	8000744 <__aeabi_fcmpge>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d002      	beq.n	8000b98 <CMD_TakePicture+0xac>
			success = 1;
 8000b92:	2301      	movs	r3, #1
 8000b94:	77bb      	strb	r3, [r7, #30]
			break;	// picture accepted
 8000b96:	e006      	b.n	8000ba6 <CMD_TakePicture+0xba>
		}
		current_tries++;
 8000b98:	7ffb      	ldrb	r3, [r7, #31]
 8000b9a:	3301      	adds	r3, #1
 8000b9c:	77fb      	strb	r3, [r7, #31]
	while (current_tries < tries) {
 8000b9e:	7ffa      	ldrb	r2, [r7, #31]
 8000ba0:	7efb      	ldrb	r3, [r7, #27]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d3da      	bcc.n	8000b5c <CMD_TakePicture+0x70>
	}

	if(success) {
 8000ba6:	7fbb      	ldrb	r3, [r7, #30]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d015      	beq.n	8000bd8 <CMD_TakePicture+0xec>
		CompressToJPEG(buffer_number, compression, &compressed_size); 	// compresses and saves compressed image to current index addres in SRAM
 8000bac:	f107 020c 	add.w	r2, r7, #12
 8000bb0:	7eb9      	ldrb	r1, [r7, #26]
 8000bb2:	7f3b      	ldrb	r3, [r7, #28]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f002 fdab 	bl	8003710 <CompressToJPEG>

		// Save a version of compressed picture to NVM


		tx_buffer[0] = 0xA0;										// execution successful
 8000bba:	4b11      	ldr	r3, [pc, #68]	@ (8000c00 <CMD_TakePicture+0x114>)
 8000bbc:	22a0      	movs	r2, #160	@ 0xa0
 8000bbe:	701a      	strb	r2, [r3, #0]
		tx_buffer[1] = (uint16_t)(timestamp & 0xFFFF0000 >> 16);	// timestamp MSB
 8000bc0:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <CMD_TakePicture+0x118>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c00 <CMD_TakePicture+0x114>)
 8000bc8:	705a      	strb	r2, [r3, #1]
		tx_buffer[2] = (uint16_t)(timestamp & 0x0000FFFF      );	// timestamp LSB
 8000bca:	4b0e      	ldr	r3, [pc, #56]	@ (8000c04 <CMD_TakePicture+0x118>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8000c00 <CMD_TakePicture+0x114>)
 8000bd2:	709a      	strb	r2, [r3, #2]
		// TODO - something else in return buffer?
		return HAL_OK;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	e00d      	b.n	8000bf4 <CMD_TakePicture+0x108>
	}
	
	tx_buffer[0] = 0xB0; 		// execution failed
 8000bd8:	4b09      	ldr	r3, [pc, #36]	@ (8000c00 <CMD_TakePicture+0x114>)
 8000bda:	22b0      	movs	r2, #176	@ 0xb0
 8000bdc:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = (uint16_t)(timestamp & 0xFFFF0000 >> 16);	// timestamp MSB
 8000bde:	4b09      	ldr	r3, [pc, #36]	@ (8000c04 <CMD_TakePicture+0x118>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	b2da      	uxtb	r2, r3
 8000be4:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <CMD_TakePicture+0x114>)
 8000be6:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = (uint16_t)(timestamp & 0x0000FFFF      );	// timestamp LSB
 8000be8:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <CMD_TakePicture+0x118>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	b2da      	uxtb	r2, r3
 8000bee:	4b04      	ldr	r3, [pc, #16]	@ (8000c00 <CMD_TakePicture+0x114>)
 8000bf0:	709a      	strb	r2, [r3, #2]
	return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3720      	adds	r7, #32
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	3c016f00 	.word	0x3c016f00
 8000c00:	200001bc 	.word	0x200001bc
 8000c04:	20000238 	.word	0x20000238

08000c08 <CMD_TakePictureForced>:

// ===== Example Handlers =====
HAL_StatusTypeDef CMD_TakePictureForced(uint8_t *opcode) {
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8000c10:	2300      	movs	r3, #0
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bc80      	pop	{r7}
 8000c1a:	4770      	bx	lr

08000c1c <CMD_TransmitFrameCompressed>:

HAL_StatusTypeDef CMD_TransmitFrameCompressed(uint8_t *opcode) {
 8000c1c:	b480      	push	{r7}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8000c24:	2300      	movs	r3, #0

}
 8000c26:	4618      	mov	r0, r3
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bc80      	pop	{r7}
 8000c2e:	4770      	bx	lr

08000c30 <CMD_TransmitFrameRaw>:

HAL_StatusTypeDef CMD_TransmitFrameRaw(uint8_t *opcode) {
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8000c38:	2300      	movs	r3, #0

}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bc80      	pop	{r7}
 8000c42:	4770      	bx	lr

08000c44 <CMD_GetStatus>:

HAL_StatusTypeDef CMD_GetStatus(uint8_t *opcode) {
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8000c4c:	2300      	movs	r3, #0

}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr

08000c58 <CMD_BackupVolatileMemory>:

HAL_StatusTypeDef CMD_BackupVolatileMemory(uint8_t *opcode) {
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8000c60:	2300      	movs	r3, #0

}
 8000c62:	4618      	mov	r0, r3
 8000c64:	370c      	adds	r7, #12
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr

08000c6c <CMD_ResetPayload>:

HAL_StatusTypeDef CMD_ResetPayload(uint8_t *opcode) {
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8000c74:	2300      	movs	r3, #0

}
 8000c76:	4618      	mov	r0, r3
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr

08000c80 <GetCommand>:

const uint16_t COMMAND_COUNT = sizeof(command_table) / sizeof(command_table[0]);

// ===== Lookup Function =====
const command_t* GetCommand(uint8_t instruction_number)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	71fb      	strb	r3, [r7, #7]
    for (size_t i = 0; i < COMMAND_COUNT; i++) {
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	e029      	b.n	8000ce4 <GetCommand+0x64>
        if (command_table[i].instruction_number == instruction_number) {
 8000c90:	491b      	ldr	r1, [pc, #108]	@ (8000d00 <GetCommand+0x80>)
 8000c92:	68fa      	ldr	r2, [r7, #12]
 8000c94:	4613      	mov	r3, r2
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	4413      	add	r3, r2
 8000c9a:	00db      	lsls	r3, r3, #3
 8000c9c:	440b      	add	r3, r1
 8000c9e:	3304      	adds	r3, #4
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	79fa      	ldrb	r2, [r7, #7]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d11a      	bne.n	8000cde <GetCommand+0x5e>
        	sprintf(log_message, "Received command %s", command_table[i].name);
 8000ca8:	4b16      	ldr	r3, [pc, #88]	@ (8000d04 <GetCommand+0x84>)
 8000caa:	6818      	ldr	r0, [r3, #0]
 8000cac:	4914      	ldr	r1, [pc, #80]	@ (8000d00 <GetCommand+0x80>)
 8000cae:	68fa      	ldr	r2, [r7, #12]
 8000cb0:	4613      	mov	r3, r2
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	4413      	add	r3, r2
 8000cb6:	00db      	lsls	r3, r3, #3
 8000cb8:	440b      	add	r3, r1
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4912      	ldr	r1, [pc, #72]	@ (8000d08 <GetCommand+0x88>)
 8000cc0:	f005 fa5e 	bl	8006180 <siprintf>
        	Log(log_message);
 8000cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d04 <GetCommand+0x84>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f000 fbe5 	bl	8001498 <Log>
            return &command_table[i];
 8000cce:	68fa      	ldr	r2, [r7, #12]
 8000cd0:	4613      	mov	r3, r2
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	4413      	add	r3, r2
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	4a09      	ldr	r2, [pc, #36]	@ (8000d00 <GetCommand+0x80>)
 8000cda:	4413      	add	r3, r2
 8000cdc:	e00b      	b.n	8000cf6 <GetCommand+0x76>
    for (size_t i = 0; i < COMMAND_COUNT; i++) {
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	2307      	movs	r3, #7
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d3d0      	bcc.n	8000c90 <GetCommand+0x10>
        }
    }
    Log("Invalid command received, not executed.");
 8000cee:	4807      	ldr	r0, [pc, #28]	@ (8000d0c <GetCommand+0x8c>)
 8000cf0:	f000 fbd2 	bl	8001498 <Log>
    return NULL;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	08007744 	.word	0x08007744
 8000d04:	20000240 	.word	0x20000240
 8000d08:	08007560 	.word	0x08007560
 8000d0c:	08007574 	.word	0x08007574

08000d10 <ExecuteCommand>:

// ===== Execute Function =====
HAL_StatusTypeDef ExecuteCommand(const command_t *command, uint8_t *opcode)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b094      	sub	sp, #80	@ 0x50
 8000d14:	af02      	add	r7, sp, #8
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	6039      	str	r1, [r7, #0]
    if (!command) return HAL_ERROR;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d101      	bne.n	8000d24 <ExecuteCommand+0x14>
 8000d20:	2301      	movs	r3, #1
 8000d22:	e024      	b.n	8000d6e <ExecuteCommand+0x5e>

    command->handler(opcode);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	6838      	ldr	r0, [r7, #0]
 8000d2a:	4798      	blx	r3
    if(command->takes_opcode){
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	691b      	ldr	r3, [r3, #16]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d018      	beq.n	8000d66 <ExecuteCommand+0x56>
    	char opcode_text[60];
    	snprintf(opcode_text, sizeof(opcode_text), "Command executed successfully with opcode %02x %02x %02x", opcode[0], opcode[1], opcode[2]);
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	4619      	mov	r1, r3
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	461a      	mov	r2, r3
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	3302      	adds	r3, #2
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	f107 000c 	add.w	r0, r7, #12
 8000d4c:	9301      	str	r3, [sp, #4]
 8000d4e:	9200      	str	r2, [sp, #0]
 8000d50:	460b      	mov	r3, r1
 8000d52:	4a09      	ldr	r2, [pc, #36]	@ (8000d78 <ExecuteCommand+0x68>)
 8000d54:	213c      	movs	r1, #60	@ 0x3c
 8000d56:	f005 f9dd 	bl	8006114 <sniprintf>
    	Log(opcode_text);
 8000d5a:	f107 030c 	add.w	r3, r7, #12
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f000 fb9a 	bl	8001498 <Log>
 8000d64:	e002      	b.n	8000d6c <ExecuteCommand+0x5c>
    }
    else
    	Log("Command executed successfully");
 8000d66:	4805      	ldr	r0, [pc, #20]	@ (8000d7c <ExecuteCommand+0x6c>)
 8000d68:	f000 fb96 	bl	8001498 <Log>
    return HAL_OK;
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3748      	adds	r7, #72	@ 0x48
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	0800759c 	.word	0x0800759c
 8000d7c:	080075d8 	.word	0x080075d8

08000d80 <MX_DCMI_Init>:

DCMI_HandleTypeDef hdcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000d84:	4b10      	ldr	r3, [pc, #64]	@ (8000dc8 <MX_DCMI_Init+0x48>)
 8000d86:	4a11      	ldr	r2, [pc, #68]	@ (8000dcc <MX_DCMI_Init+0x4c>)
 8000d88:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000d8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc8 <MX_DCMI_Init+0x48>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000d90:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc8 <MX_DCMI_Init+0x48>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000d96:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <MX_DCMI_Init+0x48>)
 8000d98:	2280      	movs	r2, #128	@ 0x80
 8000d9a:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8000d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc8 <MX_DCMI_Init+0x48>)
 8000d9e:	2240      	movs	r2, #64	@ 0x40
 8000da0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000da2:	4b09      	ldr	r3, [pc, #36]	@ (8000dc8 <MX_DCMI_Init+0x48>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000da8:	4b07      	ldr	r3, [pc, #28]	@ (8000dc8 <MX_DCMI_Init+0x48>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000dae:	4b06      	ldr	r3, [pc, #24]	@ (8000dc8 <MX_DCMI_Init+0x48>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000db4:	4804      	ldr	r0, [pc, #16]	@ (8000dc8 <MX_DCMI_Init+0x48>)
 8000db6:	f003 f9fc 	bl	80041b2 <HAL_DCMI_Init>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 8000dc0:	f000 fc9c 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20000088 	.word	0x20000088
 8000dcc:	50050000 	.word	0x50050000

08000dd0 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08c      	sub	sp, #48	@ 0x30
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd8:	f107 031c 	add.w	r3, r7, #28
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a47      	ldr	r2, [pc, #284]	@ (8000f0c <HAL_DCMI_MspInit+0x13c>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	f040 8088 	bne.w	8000f04 <HAL_DCMI_MspInit+0x134>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8000df4:	2300      	movs	r3, #0
 8000df6:	61bb      	str	r3, [r7, #24]
 8000df8:	4b45      	ldr	r3, [pc, #276]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dfc:	4a44      	ldr	r2, [pc, #272]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000dfe:	f043 0301 	orr.w	r3, r3, #1
 8000e02:	6353      	str	r3, [r2, #52]	@ 0x34
 8000e04:	4b42      	ldr	r3, [pc, #264]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e08:	f003 0301 	and.w	r3, r3, #1
 8000e0c:	61bb      	str	r3, [r7, #24]
 8000e0e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]
 8000e14:	4b3e      	ldr	r3, [pc, #248]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e18:	4a3d      	ldr	r2, [pc, #244]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e1a:	f043 0301 	orr.w	r3, r3, #1
 8000e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e20:	4b3b      	ldr	r3, [pc, #236]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e24:	f003 0301 	and.w	r3, r3, #1
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	613b      	str	r3, [r7, #16]
 8000e30:	4b37      	ldr	r3, [pc, #220]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e34:	4a36      	ldr	r2, [pc, #216]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e36:	f043 0304 	orr.w	r3, r3, #4
 8000e3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3c:	4b34      	ldr	r3, [pc, #208]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e40:	f003 0304 	and.w	r3, r3, #4
 8000e44:	613b      	str	r3, [r7, #16]
 8000e46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e48:	2300      	movs	r3, #0
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	4b30      	ldr	r3, [pc, #192]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e50:	4a2f      	ldr	r2, [pc, #188]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e52:	f043 0302 	orr.w	r3, r3, #2
 8000e56:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e58:	4b2d      	ldr	r3, [pc, #180]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5c:	f003 0302 	and.w	r3, r3, #2
 8000e60:	60fb      	str	r3, [r7, #12]
 8000e62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e64:	2300      	movs	r3, #0
 8000e66:	60bb      	str	r3, [r7, #8]
 8000e68:	4b29      	ldr	r3, [pc, #164]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6c:	4a28      	ldr	r2, [pc, #160]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e6e:	f043 0310 	orr.w	r3, r3, #16
 8000e72:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e74:	4b26      	ldr	r3, [pc, #152]	@ (8000f10 <HAL_DCMI_MspInit+0x140>)
 8000e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e78:	f003 0310 	and.w	r3, r3, #16
 8000e7c:	60bb      	str	r3, [r7, #8]
 8000e7e:	68bb      	ldr	r3, [r7, #8]
    PB7     ------> DCMI_VSYNC
    PB8     ------> DCMI_D6
    PB9     ------> DCMI_D7
    PE1     ------> DCMI_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000e80:	2350      	movs	r3, #80	@ 0x50
 8000e82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e84:	2302      	movs	r3, #2
 8000e86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000e90:	230d      	movs	r3, #13
 8000e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e94:	f107 031c 	add.w	r3, r7, #28
 8000e98:	4619      	mov	r1, r3
 8000e9a:	481e      	ldr	r0, [pc, #120]	@ (8000f14 <HAL_DCMI_MspInit+0x144>)
 8000e9c:	f003 f9f0 	bl	8004280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11;
 8000ea0:	f44f 631c 	mov.w	r3, #2496	@ 0x9c0
 8000ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000eb2:	230d      	movs	r3, #13
 8000eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb6:	f107 031c 	add.w	r3, r7, #28
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4816      	ldr	r0, [pc, #88]	@ (8000f18 <HAL_DCMI_MspInit+0x148>)
 8000ebe:	f003 f9df 	bl	8004280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000ec2:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000ed4:	230d      	movs	r3, #13
 8000ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed8:	f107 031c 	add.w	r3, r7, #28
 8000edc:	4619      	mov	r1, r3
 8000ede:	480f      	ldr	r0, [pc, #60]	@ (8000f1c <HAL_DCMI_MspInit+0x14c>)
 8000ee0:	f003 f9ce 	bl	8004280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000ef4:	230d      	movs	r3, #13
 8000ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ef8:	f107 031c 	add.w	r3, r7, #28
 8000efc:	4619      	mov	r1, r3
 8000efe:	4808      	ldr	r0, [pc, #32]	@ (8000f20 <HAL_DCMI_MspInit+0x150>)
 8000f00:	f003 f9be 	bl	8004280 <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8000f04:	bf00      	nop
 8000f06:	3730      	adds	r7, #48	@ 0x30
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	50050000 	.word	0x50050000
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40020000 	.word	0x40020000
 8000f18:	40020800 	.word	0x40020800
 8000f1c:	40020400 	.word	0x40020400
 8000f20:	40021000 	.word	0x40021000

08000f24 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b088      	sub	sp, #32
 8000f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]
 8000f32:	609a      	str	r2, [r3, #8]
 8000f34:	60da      	str	r2, [r3, #12]
 8000f36:	611a      	str	r2, [r3, #16]
 8000f38:	615a      	str	r2, [r3, #20]
 8000f3a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000f3c:	4b25      	ldr	r3, [pc, #148]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f3e:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000f42:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000f44:	4b23      	ldr	r3, [pc, #140]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f46:	4a24      	ldr	r2, [pc, #144]	@ (8000fd8 <MX_FSMC_Init+0xb4>)
 8000f48:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK3;
 8000f4a:	4b22      	ldr	r3, [pc, #136]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f4c:	2204      	movs	r2, #4
 8000f4e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000f50:	4b20      	ldr	r3, [pc, #128]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000f56:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f5e:	2210      	movs	r2, #16
 8000f60:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000f62:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000f68:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000f6e:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000f74:	4b17      	ldr	r3, [pc, #92]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000f7a:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f7c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f80:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000f82:	4b14      	ldr	r3, [pc, #80]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000f88:	4b12      	ldr	r3, [pc, #72]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000f8e:	4b11      	ldr	r3, [pc, #68]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000f94:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Timing */
  Timing.AddressSetupTime = 2;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000f9e:	230f      	movs	r3, #15
 8000fa0:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 2;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 2;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000faa:	2310      	movs	r3, #16
 8000fac:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000fae:	2311      	movs	r3, #17
 8000fb0:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000fb6:	1d3b      	adds	r3, r7, #4
 8000fb8:	2200      	movs	r2, #0
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4805      	ldr	r0, [pc, #20]	@ (8000fd4 <MX_FSMC_Init+0xb0>)
 8000fbe:	f004 f97c 	bl	80052ba <HAL_SRAM_Init>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8000fc8:	f000 fb98 	bl	80016fc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000fcc:	bf00      	nop
 8000fce:	3720      	adds	r7, #32
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	200000c8 	.word	0x200000c8
 8000fd8:	a0000104 	.word	0xa0000104

08000fdc <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe2:	1d3b      	adds	r3, r7, #4
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80010a4 <HAL_FSMC_MspInit+0xc8>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d151      	bne.n	800109c <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8000ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80010a4 <HAL_FSMC_MspInit+0xc8>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	603b      	str	r3, [r7, #0]
 8001002:	4b29      	ldr	r3, [pc, #164]	@ (80010a8 <HAL_FSMC_MspInit+0xcc>)
 8001004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001006:	4a28      	ldr	r2, [pc, #160]	@ (80010a8 <HAL_FSMC_MspInit+0xcc>)
 8001008:	f043 0301 	orr.w	r3, r3, #1
 800100c:	6393      	str	r3, [r2, #56]	@ 0x38
 800100e:	4b26      	ldr	r3, [pc, #152]	@ (80010a8 <HAL_FSMC_MspInit+0xcc>)
 8001010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 800101a:	f64f 7398 	movw	r3, #65432	@ 0xff98
 800101e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001020:	2302      	movs	r3, #2
 8001022:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001028:	2303      	movs	r3, #3
 800102a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800102c:	230c      	movs	r3, #12
 800102e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001030:	1d3b      	adds	r3, r7, #4
 8001032:	4619      	mov	r1, r3
 8001034:	481d      	ldr	r0, [pc, #116]	@ (80010ac <HAL_FSMC_MspInit+0xd0>)
 8001036:	f003 f923 	bl	8004280 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800103a:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 800103e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001040:	2302      	movs	r3, #2
 8001042:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001048:	2303      	movs	r3, #3
 800104a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800104c:	230c      	movs	r3, #12
 800104e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	4619      	mov	r1, r3
 8001054:	4816      	ldr	r0, [pc, #88]	@ (80010b0 <HAL_FSMC_MspInit+0xd4>)
 8001056:	f003 f913 	bl	8004280 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800105a:	f240 433f 	movw	r3, #1087	@ 0x43f
 800105e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|MEMO_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001060:	2302      	movs	r3, #2
 8001062:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001068:	2303      	movs	r3, #3
 800106a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800106c:	230c      	movs	r3, #12
 800106e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	4619      	mov	r1, r3
 8001074:	480f      	ldr	r0, [pc, #60]	@ (80010b4 <HAL_FSMC_MspInit+0xd8>)
 8001076:	f003 f903 	bl	8004280 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800107a:	f64f 7333 	movw	r3, #65331	@ 0xff33
 800107e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|MEMO_OE_Pin|MEMO_WE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001080:	2302      	movs	r3, #2
 8001082:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001088:	2303      	movs	r3, #3
 800108a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800108c:	230c      	movs	r3, #12
 800108e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001090:	1d3b      	adds	r3, r7, #4
 8001092:	4619      	mov	r1, r3
 8001094:	4808      	ldr	r0, [pc, #32]	@ (80010b8 <HAL_FSMC_MspInit+0xdc>)
 8001096:	f003 f8f3 	bl	8004280 <HAL_GPIO_Init>
 800109a:	e000      	b.n	800109e <HAL_FSMC_MspInit+0xc2>
    return;
 800109c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800109e:	3718      	adds	r7, #24
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	2000010c 	.word	0x2000010c
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40021000 	.word	0x40021000
 80010b0:	40021400 	.word	0x40021400
 80010b4:	40021800 	.word	0x40021800
 80010b8:	40020c00 	.word	0x40020c00

080010bc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80010c4:	f7ff ff8a 	bl	8000fdc <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80010c8:	bf00      	nop
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08e      	sub	sp, #56	@ 0x38
 80010d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	623b      	str	r3, [r7, #32]
 80010ea:	4b61      	ldr	r3, [pc, #388]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	4a60      	ldr	r2, [pc, #384]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 80010f0:	f043 0310 	orr.w	r3, r3, #16
 80010f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f6:	4b5e      	ldr	r3, [pc, #376]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	f003 0310 	and.w	r3, r3, #16
 80010fe:	623b      	str	r3, [r7, #32]
 8001100:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
 8001106:	4b5a      	ldr	r3, [pc, #360]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	4a59      	ldr	r2, [pc, #356]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 800110c:	f043 0304 	orr.w	r3, r3, #4
 8001110:	6313      	str	r3, [r2, #48]	@ 0x30
 8001112:	4b57      	ldr	r3, [pc, #348]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	f003 0304 	and.w	r3, r3, #4
 800111a:	61fb      	str	r3, [r7, #28]
 800111c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	61bb      	str	r3, [r7, #24]
 8001122:	4b53      	ldr	r3, [pc, #332]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	4a52      	ldr	r2, [pc, #328]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001128:	f043 0320 	orr.w	r3, r3, #32
 800112c:	6313      	str	r3, [r2, #48]	@ 0x30
 800112e:	4b50      	ldr	r3, [pc, #320]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	f003 0320 	and.w	r3, r3, #32
 8001136:	61bb      	str	r3, [r7, #24]
 8001138:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]
 800113e:	4b4c      	ldr	r3, [pc, #304]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	4a4b      	ldr	r2, [pc, #300]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001144:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001148:	6313      	str	r3, [r2, #48]	@ 0x30
 800114a:	4b49      	ldr	r3, [pc, #292]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	4b45      	ldr	r3, [pc, #276]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	4a44      	ldr	r2, [pc, #272]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	6313      	str	r3, [r2, #48]	@ 0x30
 8001166:	4b42      	ldr	r3, [pc, #264]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	4b3e      	ldr	r3, [pc, #248]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a3d      	ldr	r2, [pc, #244]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 800117c:	f043 0302 	orr.w	r3, r3, #2
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b3b      	ldr	r3, [pc, #236]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	4b37      	ldr	r3, [pc, #220]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	4a36      	ldr	r2, [pc, #216]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 8001198:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800119c:	6313      	str	r3, [r2, #48]	@ 0x30
 800119e:	4b34      	ldr	r3, [pc, #208]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	4b30      	ldr	r3, [pc, #192]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 80011b4:	f043 0308 	orr.w	r3, r3, #8
 80011b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001270 <MX_GPIO_Init+0x1a0>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	f003 0308 	and.w	r3, r3, #8
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_BAR_GPIO_Port, RESET_BAR_Pin, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2101      	movs	r1, #1
 80011ca:	482a      	ldr	r0, [pc, #168]	@ (8001274 <MX_GPIO_Init+0x1a4>)
 80011cc:	f003 f9f6 	bl	80045bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IMGA_ENA_Pin|IMGB_ENA_Pin|IMG_I2C_ENA_Pin|IMG_ENA_Pin, GPIO_PIN_RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	f641 010c 	movw	r1, #6156	@ 0x180c
 80011d6:	4828      	ldr	r0, [pc, #160]	@ (8001278 <MX_GPIO_Init+0x1a8>)
 80011d8:	f003 f9f0 	bl	80045bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_RE_Pin|RS485_DE_Pin, GPIO_PIN_RESET);
 80011dc:	2200      	movs	r2, #0
 80011de:	2103      	movs	r1, #3
 80011e0:	4826      	ldr	r0, [pc, #152]	@ (800127c <MX_GPIO_Init+0x1ac>)
 80011e2:	f003 f9eb 	bl	80045bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MEMO_UB_Pin|MEMO_LB_Pin, GPIO_PIN_RESET);
 80011e6:	2200      	movs	r2, #0
 80011e8:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80011ec:	4824      	ldr	r0, [pc, #144]	@ (8001280 <MX_GPIO_Init+0x1b0>)
 80011ee:	f003 f9e5 	bl	80045bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RESET_BAR_Pin */
  GPIO_InitStruct.Pin = RESET_BAR_Pin;
 80011f2:	2301      	movs	r3, #1
 80011f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fe:	2300      	movs	r3, #0
 8001200:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(RESET_BAR_GPIO_Port, &GPIO_InitStruct);
 8001202:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001206:	4619      	mov	r1, r3
 8001208:	481a      	ldr	r0, [pc, #104]	@ (8001274 <MX_GPIO_Init+0x1a4>)
 800120a:	f003 f839 	bl	8004280 <HAL_GPIO_Init>

  /*Configure GPIO pins : IMGA_ENA_Pin IMGB_ENA_Pin IMG_I2C_ENA_Pin IMG_ENA_Pin */
  GPIO_InitStruct.Pin = IMGA_ENA_Pin|IMGB_ENA_Pin|IMG_I2C_ENA_Pin|IMG_ENA_Pin;
 800120e:	f641 030c 	movw	r3, #6156	@ 0x180c
 8001212:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001214:	2301      	movs	r3, #1
 8001216:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121c:	2300      	movs	r3, #0
 800121e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001220:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001224:	4619      	mov	r1, r3
 8001226:	4814      	ldr	r0, [pc, #80]	@ (8001278 <MX_GPIO_Init+0x1a8>)
 8001228:	f003 f82a 	bl	8004280 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_RE_Pin RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_RE_Pin|RS485_DE_Pin;
 800122c:	2303      	movs	r3, #3
 800122e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001230:	2301      	movs	r3, #1
 8001232:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001240:	4619      	mov	r1, r3
 8001242:	480e      	ldr	r0, [pc, #56]	@ (800127c <MX_GPIO_Init+0x1ac>)
 8001244:	f003 f81c 	bl	8004280 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMO_UB_Pin MEMO_LB_Pin */
  GPIO_InitStruct.Pin = MEMO_UB_Pin|MEMO_LB_Pin;
 8001248:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800124c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124e:	2301      	movs	r3, #1
 8001250:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001252:	2302      	movs	r3, #2
 8001254:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800125a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800125e:	4619      	mov	r1, r3
 8001260:	4807      	ldr	r0, [pc, #28]	@ (8001280 <MX_GPIO_Init+0x1b0>)
 8001262:	f003 f80d 	bl	8004280 <HAL_GPIO_Init>

}
 8001266:	bf00      	nop
 8001268:	3738      	adds	r7, #56	@ 0x38
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40023800 	.word	0x40023800
 8001274:	40020800 	.word	0x40020800
 8001278:	40020000 	.word	0x40020000
 800127c:	40020400 	.word	0x40020400
 8001280:	40021800 	.word	0x40021800

08001284 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001288:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <MX_I2C2_Init+0x50>)
 800128a:	4a13      	ldr	r2, [pc, #76]	@ (80012d8 <MX_I2C2_Init+0x54>)
 800128c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800128e:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <MX_I2C2_Init+0x50>)
 8001290:	4a12      	ldr	r2, [pc, #72]	@ (80012dc <MX_I2C2_Init+0x58>)
 8001292:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_I2C2_Init+0x50>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_I2C2_Init+0x50>)
 800129c:	2200      	movs	r2, #0
 800129e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_10BIT;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_I2C2_Init+0x50>)
 80012a2:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80012a6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	@ (80012d4 <MX_I2C2_Init+0x50>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_I2C2_Init+0x50>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b4:	4b07      	ldr	r3, [pc, #28]	@ (80012d4 <MX_I2C2_Init+0x50>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_I2C2_Init+0x50>)
 80012bc:	2200      	movs	r2, #0
 80012be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	@ (80012d4 <MX_I2C2_Init+0x50>)
 80012c2:	f003 f993 	bl	80045ec <HAL_I2C_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80012cc:	f000 fa16 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000110 	.word	0x20000110
 80012d8:	40005800 	.word	0x40005800
 80012dc:	000186a0 	.word	0x000186a0

080012e0 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80012e4:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <MX_I2C3_Init+0x50>)
 80012e6:	4a13      	ldr	r2, [pc, #76]	@ (8001334 <MX_I2C3_Init+0x54>)
 80012e8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80012ea:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <MX_I2C3_Init+0x50>)
 80012ec:	4a12      	ldr	r2, [pc, #72]	@ (8001338 <MX_I2C3_Init+0x58>)
 80012ee:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001330 <MX_I2C3_Init+0x50>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 14;
 80012f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001330 <MX_I2C3_Init+0x50>)
 80012f8:	220e      	movs	r2, #14
 80012fa:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001330 <MX_I2C3_Init+0x50>)
 80012fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001302:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001304:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <MX_I2C3_Init+0x50>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800130a:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <MX_I2C3_Init+0x50>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001310:	4b07      	ldr	r3, [pc, #28]	@ (8001330 <MX_I2C3_Init+0x50>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <MX_I2C3_Init+0x50>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800131c:	4804      	ldr	r0, [pc, #16]	@ (8001330 <MX_I2C3_Init+0x50>)
 800131e:	f003 f965 	bl	80045ec <HAL_I2C_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001328:	f000 f9e8 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000164 	.word	0x20000164
 8001334:	40005c00 	.word	0x40005c00
 8001338:	000186a0 	.word	0x000186a0

0800133c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08c      	sub	sp, #48	@ 0x30
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	f107 031c 	add.w	r3, r7, #28
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a42      	ldr	r2, [pc, #264]	@ (8001464 <HAL_I2C_MspInit+0x128>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d12d      	bne.n	80013ba <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	61bb      	str	r3, [r7, #24]
 8001362:	4b41      	ldr	r3, [pc, #260]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	4a40      	ldr	r2, [pc, #256]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 8001368:	f043 0302 	orr.w	r3, r3, #2
 800136c:	6313      	str	r3, [r2, #48]	@ 0x30
 800136e:	4b3e      	ldr	r3, [pc, #248]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	61bb      	str	r3, [r7, #24]
 8001378:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = SCLK_Pin|SDATA_Pin;
 800137a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800137e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001380:	2312      	movs	r3, #18
 8001382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001388:	2303      	movs	r3, #3
 800138a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800138c:	2304      	movs	r3, #4
 800138e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001390:	f107 031c 	add.w	r3, r7, #28
 8001394:	4619      	mov	r1, r3
 8001396:	4835      	ldr	r0, [pc, #212]	@ (800146c <HAL_I2C_MspInit+0x130>)
 8001398:	f002 ff72 	bl	8004280 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800139c:	2300      	movs	r3, #0
 800139e:	617b      	str	r3, [r7, #20]
 80013a0:	4b31      	ldr	r3, [pc, #196]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 80013a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a4:	4a30      	ldr	r2, [pc, #192]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 80013a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 80013ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80013b8:	e050      	b.n	800145c <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a2c      	ldr	r2, [pc, #176]	@ (8001470 <HAL_I2C_MspInit+0x134>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d14b      	bne.n	800145c <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c4:	2300      	movs	r3, #0
 80013c6:	613b      	str	r3, [r7, #16]
 80013c8:	4b27      	ldr	r3, [pc, #156]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 80013ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013cc:	4a26      	ldr	r2, [pc, #152]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 80013ce:	f043 0304 	orr.w	r3, r3, #4
 80013d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d4:	4b24      	ldr	r3, [pc, #144]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 80013d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	613b      	str	r3, [r7, #16]
 80013de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	4b20      	ldr	r3, [pc, #128]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 80013e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e8:	4a1f      	ldr	r2, [pc, #124]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 80013ea:	f043 0301 	orr.w	r3, r3, #1
 80013ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 80013f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f4:	f003 0301 	and.w	r3, r3, #1
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SDATA_LS_Pin;
 80013fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001402:	2312      	movs	r3, #18
 8001404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140a:	2303      	movs	r3, #3
 800140c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800140e:	2304      	movs	r3, #4
 8001410:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SDATA_LS_GPIO_Port, &GPIO_InitStruct);
 8001412:	f107 031c 	add.w	r3, r7, #28
 8001416:	4619      	mov	r1, r3
 8001418:	4816      	ldr	r0, [pc, #88]	@ (8001474 <HAL_I2C_MspInit+0x138>)
 800141a:	f002 ff31 	bl	8004280 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SCLK_LS_Pin;
 800141e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001422:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001424:	2312      	movs	r3, #18
 8001426:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	2300      	movs	r3, #0
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142c:	2303      	movs	r3, #3
 800142e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001430:	2304      	movs	r3, #4
 8001432:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SCLK_LS_GPIO_Port, &GPIO_InitStruct);
 8001434:	f107 031c 	add.w	r3, r7, #28
 8001438:	4619      	mov	r1, r3
 800143a:	480f      	ldr	r0, [pc, #60]	@ (8001478 <HAL_I2C_MspInit+0x13c>)
 800143c:	f002 ff20 	bl	8004280 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001440:	2300      	movs	r3, #0
 8001442:	60bb      	str	r3, [r7, #8]
 8001444:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 8001446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001448:	4a07      	ldr	r2, [pc, #28]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 800144a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800144e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001450:	4b05      	ldr	r3, [pc, #20]	@ (8001468 <HAL_I2C_MspInit+0x12c>)
 8001452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001454:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	68bb      	ldr	r3, [r7, #8]
}
 800145c:	bf00      	nop
 800145e:	3730      	adds	r7, #48	@ 0x30
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40005800 	.word	0x40005800
 8001468:	40023800 	.word	0x40023800
 800146c:	40020400 	.word	0x40020400
 8001470:	40005c00 	.word	0x40005c00
 8001474:	40020800 	.word	0x40020800
 8001478:	40020000 	.word	0x40020000

0800147c <TransmitBufferUART>:
		HAL_I2C_Slave_Receive_IT(&hi2c3, (uint8_t *)rx_buffer, INSTRUCTION_SIZE);
	}
}

void TransmitBufferUART()
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(&huart1, (uint8_t *)tx_buffer, DATA_FRAME_SIZE);
 8001480:	2277      	movs	r2, #119	@ 0x77
 8001482:	4903      	ldr	r1, [pc, #12]	@ (8001490 <TransmitBufferUART+0x14>)
 8001484:	4803      	ldr	r0, [pc, #12]	@ (8001494 <TransmitBufferUART+0x18>)
 8001486:	f004 fb0f 	bl	8005aa8 <HAL_UART_Transmit_IT>
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200001bc 	.word	0x200001bc
 8001494:	20000380 	.word	0x20000380

08001498 <Log>:
{
	HAL_I2C_Slave_Transmit_IT(&hi2c3, (uint8_t *)tx_buffer, DATA_FRAME_SIZE);
}

void Log(char *message)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	TransformTs(timestamp_string);
 80014a0:	480f      	ldr	r0, [pc, #60]	@ (80014e0 <Log+0x48>)
 80014a2:	f000 f847 	bl	8001534 <TransformTs>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"[", sizeof("["));
 80014a6:	2202      	movs	r2, #2
 80014a8:	490e      	ldr	r1, [pc, #56]	@ (80014e4 <Log+0x4c>)
 80014aa:	480f      	ldr	r0, [pc, #60]	@ (80014e8 <Log+0x50>)
 80014ac:	f004 fafc 	bl	8005aa8 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)timestamp_string, sizeof(timestamp_string));
 80014b0:	220a      	movs	r2, #10
 80014b2:	490b      	ldr	r1, [pc, #44]	@ (80014e0 <Log+0x48>)
 80014b4:	480c      	ldr	r0, [pc, #48]	@ (80014e8 <Log+0x50>)
 80014b6:	f004 faf7 	bl	8005aa8 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"] ", sizeof("] "));
 80014ba:	2203      	movs	r2, #3
 80014bc:	490b      	ldr	r1, [pc, #44]	@ (80014ec <Log+0x54>)
 80014be:	480a      	ldr	r0, [pc, #40]	@ (80014e8 <Log+0x50>)
 80014c0:	f004 faf2 	bl	8005aa8 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)message, sizeof(message));
 80014c4:	2204      	movs	r2, #4
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	4807      	ldr	r0, [pc, #28]	@ (80014e8 <Log+0x50>)
 80014ca:	f004 faed 	bl	8005aa8 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"\n", sizeof("\n"));
 80014ce:	2202      	movs	r2, #2
 80014d0:	4907      	ldr	r1, [pc, #28]	@ (80014f0 <Log+0x58>)
 80014d2:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <Log+0x50>)
 80014d4:	f004 fae8 	bl	8005aa8 <HAL_UART_Transmit_IT>
}
 80014d8:	bf00      	nop
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	2000023c 	.word	0x2000023c
 80014e4:	080075f8 	.word	0x080075f8
 80014e8:	200002f0 	.word	0x200002f0
 80014ec:	080075fc 	.word	0x080075fc
 80014f0:	08007600 	.word	0x08007600

080014f4 <CopyVolatile>:

void CopyVolatile(uint8_t *target, volatile uint8_t *data)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
	size_t N = sizeof(data);
 80014fe:	2304      	movs	r3, #4
 8001500:	60bb      	str	r3, [r7, #8]
	for(size_t i = 0; i < N; i++)
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	e00b      	b.n	8001520 <CopyVolatile+0x2c>
		target[i] = data[i];
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	441a      	add	r2, r3
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	440b      	add	r3, r1
 8001514:	7812      	ldrb	r2, [r2, #0]
 8001516:	b2d2      	uxtb	r2, r2
 8001518:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < N; i++)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	3301      	adds	r3, #1
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	429a      	cmp	r2, r3
 8001526:	d3ef      	bcc.n	8001508 <CopyVolatile+0x14>
}
 8001528:	bf00      	nop
 800152a:	bf00      	nop
 800152c:	3714      	adds	r7, #20
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr

08001534 <TransformTs>:

void TransformTs(char *timestamp_string)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
	sprintf(timestamp_string, "%lu", timestamp);		// logs the time in seconds since startup
 800153c:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <TransformTs+0x20>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4905      	ldr	r1, [pc, #20]	@ (8001558 <TransformTs+0x24>)
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f004 fe1b 	bl	8006180 <siprintf>
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000238 	.word	0x20000238
 8001558:	08007604 	.word	0x08007604

0800155c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001562:	f002 fcd5 	bl	8003f10 <HAL_Init>

  /* USER CODE BEGIN Init */

  for(size_t i = 0; i < DATA_FRAME_SIZE; i++)		// tx_buffer init
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	e007      	b.n	800157c <main+0x20>
	  tx_buffer[i] = 0x00;
 800156c:	4a39      	ldr	r2, [pc, #228]	@ (8001654 <main+0xf8>)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	4413      	add	r3, r2
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
  for(size_t i = 0; i < DATA_FRAME_SIZE; i++)		// tx_buffer init
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	3301      	adds	r3, #1
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2b76      	cmp	r3, #118	@ 0x76
 8001580:	d9f4      	bls.n	800156c <main+0x10>

  app_state_t state = STATE_IDLE;							// program starts in IDLE state
 8001582:	2300      	movs	r3, #0
 8001584:	72fb      	strb	r3, [r7, #11]
  uint8_t current_instruction;								// current program instruction
  const command_t* current_command_pointer;					// pointer to current command
  uint8_t rx_buffer_copy[INSTRUCTION_SIZE];					// copy of rx buffer in program memory
  HAL_StatusTypeDef ret = 0;								// return for ExecuteCommand()
 8001586:	2300      	movs	r3, #0
 8001588:	72bb      	strb	r3, [r7, #10]

  MX_FSMC_Init();											// initializes external SRAM
 800158a:	f7ff fccb 	bl	8000f24 <MX_FSMC_Init>
  MX_DCMI_Init();											// Initializes DCMI
 800158e:	f7ff fbf7 	bl	8000d80 <MX_DCMI_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001592:	f000 f86d 	bl	8001670 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  timestamp = HAL_GetTick(); 	// system timestamp in 1ms intervals - Updated by interrupt
 8001596:	f002 fd1f 	bl	8003fd8 <HAL_GetTick>
 800159a:	4603      	mov	r3, r0
 800159c:	4a2e      	ldr	r2, [pc, #184]	@ (8001658 <main+0xfc>)
 800159e:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015a0:	f7ff fd96 	bl	80010d0 <MX_GPIO_Init>
  MX_I2C3_Init();
 80015a4:	f7ff fe9c 	bl	80012e0 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 80015a8:	f002 fb8a 	bl	8003cc0 <MX_USART1_UART_Init>
  MX_DCMI_Init();
 80015ac:	f7ff fbe8 	bl	8000d80 <MX_DCMI_Init>
  MX_FSMC_Init();
 80015b0:	f7ff fcb8 	bl	8000f24 <MX_FSMC_Init>
  MX_I2C2_Init();
 80015b4:	f7ff fe66 	bl	8001284 <MX_I2C2_Init>
  MX_SPI2_Init();
 80015b8:	f002 f8f8 	bl	80037ac <MX_SPI2_Init>
  MX_TIM11_Init();
 80015bc:	f002 fa86 	bl	8003acc <MX_TIM11_Init>
  MX_UART4_Init();
 80015c0:	f002 fb2a 	bl	8003c18 <MX_UART4_Init>
  MX_UART5_Init();
 80015c4:	f002 fb52 	bl	8003c6c <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  #if defined(COMM_UART) && !defined(COMM_I2C)
  	  HAL_UART_Receive_IT(&huart1, (uint8_t*)rx_buffer, INSTRUCTION_SIZE);
 80015c8:	2204      	movs	r2, #4
 80015ca:	4924      	ldr	r1, [pc, #144]	@ (800165c <main+0x100>)
 80015cc:	4824      	ldr	r0, [pc, #144]	@ (8001660 <main+0x104>)
 80015ce:	f004 faa0 	bl	8005b12 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch (state) {
 80015d2:	7afb      	ldrb	r3, [r7, #11]
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d032      	beq.n	800163e <main+0xe2>
 80015d8:	2b02      	cmp	r3, #2
 80015da:	dc35      	bgt.n	8001648 <main+0xec>
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d002      	beq.n	80015e6 <main+0x8a>
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d00b      	beq.n	80015fc <main+0xa0>
 80015e4:	e030      	b.n	8001648 <main+0xec>
		  case STATE_IDLE:
			  if (new_command_received) {
 80015e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001664 <main+0x108>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d02e      	beq.n	800164e <main+0xf2>
				  new_command_received = 0;
 80015f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001664 <main+0x108>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	701a      	strb	r2, [r3, #0]
				  state = STATE_EXECUTE_COMMAND;
 80015f6:	2301      	movs	r3, #1
 80015f8:	72fb      	strb	r3, [r7, #11]
			  }
			  break;
 80015fa:	e028      	b.n	800164e <main+0xf2>

		  case STATE_EXECUTE_COMMAND:
			  CopyVolatile(rx_buffer_copy, rx_buffer);														// copies rx_buffer into non-volatile
 80015fc:	463b      	mov	r3, r7
 80015fe:	4917      	ldr	r1, [pc, #92]	@ (800165c <main+0x100>)
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff ff77 	bl	80014f4 <CopyVolatile>
			  current_instruction = rx_buffer_copy[0];
 8001606:	783b      	ldrb	r3, [r7, #0]
 8001608:	727b      	strb	r3, [r7, #9]
			  current_command_pointer = GetCommand(current_instruction);
 800160a:	7a7b      	ldrb	r3, [r7, #9]
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fb37 	bl	8000c80 <GetCommand>
 8001612:	6078      	str	r0, [r7, #4]

			  ret = ExecuteCommand(current_command_pointer, &rx_buffer_copy[1]);
 8001614:	463b      	mov	r3, r7
 8001616:	3301      	adds	r3, #1
 8001618:	4619      	mov	r1, r3
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f7ff fb78 	bl	8000d10 <ExecuteCommand>
 8001620:	4603      	mov	r3, r0
 8001622:	72bb      	strb	r3, [r7, #10]
			  if (ret == HAL_OK) Log("Return success\n");
 8001624:	7abb      	ldrb	r3, [r7, #10]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d103      	bne.n	8001632 <main+0xd6>
 800162a:	480f      	ldr	r0, [pc, #60]	@ (8001668 <main+0x10c>)
 800162c:	f7ff ff34 	bl	8001498 <Log>
 8001630:	e002      	b.n	8001638 <main+0xdc>
			  else Log("Return failure!\n");
 8001632:	480e      	ldr	r0, [pc, #56]	@ (800166c <main+0x110>)
 8001634:	f7ff ff30 	bl	8001498 <Log>

			  state = STATE_TRANSMIT_RESPONSE;
 8001638:	2302      	movs	r3, #2
 800163a:	72fb      	strb	r3, [r7, #11]
			  break;
 800163c:	e008      	b.n	8001650 <main+0xf4>

		  case STATE_TRANSMIT_RESPONSE:
			  #if defined(COMM_UART) && !defined(COMM_I2C)
				  TransmitBufferUART();
 800163e:	f7ff ff1d 	bl	800147c <TransmitBufferUART>
			  #elif defined(COMM_I2C) && !defined(COMM_UART)
				  TransmitBufferi2C();
			  #endif
			  state = STATE_IDLE;
 8001642:	2300      	movs	r3, #0
 8001644:	72fb      	strb	r3, [r7, #11]
			  break;
 8001646:	e003      	b.n	8001650 <main+0xf4>

		  default:
			  state = STATE_IDLE;
 8001648:	2300      	movs	r3, #0
 800164a:	72fb      	strb	r3, [r7, #11]
			  break;
 800164c:	e000      	b.n	8001650 <main+0xf4>
			  break;
 800164e:	bf00      	nop
	  switch (state) {
 8001650:	e7bf      	b.n	80015d2 <main+0x76>
 8001652:	bf00      	nop
 8001654:	200001bc 	.word	0x200001bc
 8001658:	20000238 	.word	0x20000238
 800165c:	20000234 	.word	0x20000234
 8001660:	20000380 	.word	0x20000380
 8001664:	200001b8 	.word	0x200001b8
 8001668:	08007608 	.word	0x08007608
 800166c:	08007618 	.word	0x08007618

08001670 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b092      	sub	sp, #72	@ 0x48
 8001674:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001676:	f107 0318 	add.w	r3, r7, #24
 800167a:	2230      	movs	r2, #48	@ 0x30
 800167c:	2100      	movs	r1, #0
 800167e:	4618      	mov	r0, r3
 8001680:	f004 fde3 	bl	800624a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001684:	1d3b      	adds	r3, r7, #4
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]
 800168c:	609a      	str	r2, [r3, #8]
 800168e:	60da      	str	r2, [r3, #12]
 8001690:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001692:	2301      	movs	r3, #1
 8001694:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001696:	2301      	movs	r3, #1
 8001698:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800169a:	2302      	movs	r3, #2
 800169c:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800169e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016a2:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLM = 4;
 80016a4:	2304      	movs	r3, #4
 80016a6:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLN = 192;
 80016a8:	23c0      	movs	r3, #192	@ 0xc0
 80016aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80016ac:	2304      	movs	r3, #4
 80016ae:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80016b0:	2304      	movs	r3, #4
 80016b2:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016b4:	f107 0318 	add.w	r3, r7, #24
 80016b8:	4618      	mov	r0, r3
 80016ba:	f003 f8db 	bl	8004874 <HAL_RCC_OscConfig>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <SystemClock_Config+0x58>
	{
	Error_Handler();
 80016c4:	f000 f81a 	bl	80016fc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016c8:	230f      	movs	r3, #15
 80016ca:	607b      	str	r3, [r7, #4]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016cc:	2302      	movs	r3, #2
 80016ce:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80016d0:	2380      	movs	r3, #128	@ 0x80
 80016d2:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016d8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016de:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016e0:	1d3b      	adds	r3, r7, #4
 80016e2:	2101      	movs	r1, #1
 80016e4:	4618      	mov	r0, r3
 80016e6:	f003 fb19 	bl	8004d1c <HAL_RCC_ClockConfig>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <SystemClock_Config+0x84>
	{
	Error_Handler();
 80016f0:	f000 f804 	bl	80016fc <Error_Handler>
	}
}
 80016f4:	bf00      	nop
 80016f6:	3748      	adds	r7, #72	@ 0x48
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001700:	b672      	cpsid	i
}
 8001702:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <Error_Handler+0x8>

08001708 <floorf_custom>:

// Eliminamos assert y math para reducir dependencias
//#define assert(x) ((void)0)

// Funciones matemticas inline para evitar dependencia de math.h
static inline float floorf_custom(float x) {
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
    return (float)((int)x - (x < 0.0f && x != (int)x));
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff f82b 	bl	800076c <__aeabi_f2iz>
 8001716:	4604      	mov	r4, r0
 8001718:	f04f 0100 	mov.w	r1, #0
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f7fe fffd 	bl	800071c <__aeabi_fcmplt>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d010      	beq.n	800174a <floorf_custom+0x42>
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff f81f 	bl	800076c <__aeabi_f2iz>
 800172e:	4603      	mov	r3, r0
 8001730:	4618      	mov	r0, r3
 8001732:	f7fe fe01 	bl	8000338 <__aeabi_i2f>
 8001736:	4603      	mov	r3, r0
 8001738:	4619      	mov	r1, r3
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7fe ffe4 	bl	8000708 <__aeabi_fcmpeq>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <floorf_custom+0x42>
 8001746:	2301      	movs	r3, #1
 8001748:	e000      	b.n	800174c <floorf_custom+0x44>
 800174a:	2300      	movs	r3, #0
 800174c:	1ae3      	subs	r3, r4, r3
 800174e:	4618      	mov	r0, r3
 8001750:	f7fe fdf2 	bl	8000338 <__aeabi_i2f>
 8001754:	4603      	mov	r3, r0
}
 8001756:	4618      	mov	r0, r3
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	bd90      	pop	{r4, r7, pc}

0800175e <tjei_be_word>:

// Memory order as big endian.
// On little-endian machines: 0xhilo -> 0xlohi which looks as 0xhi 0xlo in memory
// On big-endian machines: leave 0xhilo unchanged
static uint16_t tjei_be_word(const uint16_t native_word)
{
 800175e:	b480      	push	{r7}
 8001760:	b085      	sub	sp, #20
 8001762:	af00      	add	r7, sp, #0
 8001764:	4603      	mov	r3, r0
 8001766:	80fb      	strh	r3, [r7, #6]
    uint8_t bytes[2];
    uint16_t result;
    bytes[1] = (native_word & 0x00ff);
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	b2db      	uxtb	r3, r3
 800176c:	737b      	strb	r3, [r7, #13]
    bytes[0] = ((native_word & 0xff00) >> 8);
 800176e:	88fb      	ldrh	r3, [r7, #6]
 8001770:	0a1b      	lsrs	r3, r3, #8
 8001772:	b29b      	uxth	r3, r3
 8001774:	b2db      	uxtb	r3, r3
 8001776:	733b      	strb	r3, [r7, #12]
    memcpy(&result, bytes, sizeof(bytes));
 8001778:	89bb      	ldrh	r3, [r7, #12]
 800177a:	817b      	strh	r3, [r7, #10]
    return result;
 800177c:	897b      	ldrh	r3, [r7, #10]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr

08001788 <tjei_write>:
} TJEScanHeader;
#pragma pack(pop)


static void tjei_write(TJEState* state, const void* data, uint32_t num_bytes, uint32_t num_elements)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
 8001794:	603b      	str	r3, [r7, #0]
    uint32_t to_write = num_bytes * num_elements;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	fb02 f303 	mul.w	r3, r2, r3
 800179e:	617b      	str	r3, [r7, #20]

    // Cap to the buffer available size and copy memory.
    uint32_t capped_count = tjei_min(to_write, TJEI_BUFFER_SIZE - 1 - state->output_buffer_count);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 80017a6:	f5c3 737f 	rsb	r3, r3, #1020	@ 0x3fc
 80017aa:	3303      	adds	r3, #3
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	4293      	cmp	r3, r2
 80017b0:	bf28      	it	cs
 80017b2:	4613      	movcs	r3, r2
 80017b4:	613b      	str	r3, [r7, #16]

    memcpy(state->output_buffer + state->output_buffer_count, data, capped_count);
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	f503 624b 	add.w	r2, r3, #3248	@ 0xcb0
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 80017c2:	4413      	add	r3, r2
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	68b9      	ldr	r1, [r7, #8]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f004 fdba 	bl	8006342 <memcpy>
    state->output_buffer_count += capped_count;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f8d3 2cac 	ldr.w	r2, [r3, #3244]	@ 0xcac
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	441a      	add	r2, r3
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f8c3 2cac 	str.w	r2, [r3, #3244]	@ 0xcac

    assert (state->output_buffer_count <= TJEI_BUFFER_SIZE - 1);
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 80017e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017e8:	d306      	bcc.n	80017f8 <tjei_write+0x70>
 80017ea:	4b18      	ldr	r3, [pc, #96]	@ (800184c <tjei_write+0xc4>)
 80017ec:	4a18      	ldr	r2, [pc, #96]	@ (8001850 <tjei_write+0xc8>)
 80017ee:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 80017f2:	4818      	ldr	r0, [pc, #96]	@ (8001854 <tjei_write+0xcc>)
 80017f4:	f004 fb9c 	bl	8005f30 <__assert_func>

    // Flush the buffer.
    if ( state->output_buffer_count == TJEI_BUFFER_SIZE - 1 ) {
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 80017fe:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001802:	4293      	cmp	r3, r2
 8001804:	d110      	bne.n	8001828 <tjei_write+0xa0>
        state->write_context.func(state->write_context.context, state->output_buffer, (int)state->output_buffer_count);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	f8d3 3ca8 	ldr.w	r3, [r3, #3240]	@ 0xca8
 800180c:	68fa      	ldr	r2, [r7, #12]
 800180e:	f8d2 0ca4 	ldr.w	r0, [r2, #3236]	@ 0xca4
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	f502 614b 	add.w	r1, r2, #3248	@ 0xcb0
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	f8d2 2cac 	ldr.w	r2, [r2, #3244]	@ 0xcac
 800181e:	4798      	blx	r3
        state->output_buffer_count = 0;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2200      	movs	r2, #0
 8001824:	f8c3 2cac 	str.w	r2, [r3, #3244]	@ 0xcac
    }

    // Recursively calling ourselves with the rest of the buffer.
    if (capped_count < to_write) {
 8001828:	693a      	ldr	r2, [r7, #16]
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	429a      	cmp	r2, r3
 800182e:	d209      	bcs.n	8001844 <tjei_write+0xbc>
        tjei_write(state, (uint8_t*)data+capped_count, to_write - capped_count, 1);
 8001830:	68ba      	ldr	r2, [r7, #8]
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	18d1      	adds	r1, r2, r3
 8001836:	697a      	ldr	r2, [r7, #20]
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	1ad2      	subs	r2, r2, r3
 800183c:	2301      	movs	r3, #1
 800183e:	68f8      	ldr	r0, [r7, #12]
 8001840:	f7ff ffa2 	bl	8001788 <tjei_write>
    }
}
 8001844:	bf00      	nop
 8001846:	3718      	adds	r7, #24
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	0800762c 	.word	0x0800762c
 8001850:	08007a74 	.word	0x08007a74
 8001854:	08007660 	.word	0x08007660

08001858 <tjei_write_DQT>:

static void tjei_write_DQT(TJEState* state, const uint8_t* matrix, uint8_t id)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	4613      	mov	r3, r2
 8001864:	71fb      	strb	r3, [r7, #7]
    uint16_t DQT = tjei_be_word(0xffdb);
 8001866:	f64f 70db 	movw	r0, #65499	@ 0xffdb
 800186a:	f7ff ff78 	bl	800175e <tjei_be_word>
 800186e:	4603      	mov	r3, r0
 8001870:	82fb      	strh	r3, [r7, #22]
    tjei_write(state, &DQT, sizeof(uint16_t), 1);
 8001872:	f107 0116 	add.w	r1, r7, #22
 8001876:	2301      	movs	r3, #1
 8001878:	2202      	movs	r2, #2
 800187a:	68f8      	ldr	r0, [r7, #12]
 800187c:	f7ff ff84 	bl	8001788 <tjei_write>
    uint16_t len = tjei_be_word(0x0043); // 2(len) + 1(id) + 64(matrix) = 67 = 0x43
 8001880:	2043      	movs	r0, #67	@ 0x43
 8001882:	f7ff ff6c 	bl	800175e <tjei_be_word>
 8001886:	4603      	mov	r3, r0
 8001888:	82bb      	strh	r3, [r7, #20]
    tjei_write(state, &len, sizeof(uint16_t), 1);
 800188a:	f107 0114 	add.w	r1, r7, #20
 800188e:	2301      	movs	r3, #1
 8001890:	2202      	movs	r2, #2
 8001892:	68f8      	ldr	r0, [r7, #12]
 8001894:	f7ff ff78 	bl	8001788 <tjei_write>
    assert(id < 4);
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	2b03      	cmp	r3, #3
 800189c:	d906      	bls.n	80018ac <tjei_write_DQT+0x54>
 800189e:	4b0d      	ldr	r3, [pc, #52]	@ (80018d4 <tjei_write_DQT+0x7c>)
 80018a0:	4a0d      	ldr	r2, [pc, #52]	@ (80018d8 <tjei_write_DQT+0x80>)
 80018a2:	f44f 71f5 	mov.w	r1, #490	@ 0x1ea
 80018a6:	480d      	ldr	r0, [pc, #52]	@ (80018dc <tjei_write_DQT+0x84>)
 80018a8:	f004 fb42 	bl	8005f30 <__assert_func>
    uint8_t precision_and_id = id;  // 0x0000 8 bits | 0x00id
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	74fb      	strb	r3, [r7, #19]
    tjei_write(state, &precision_and_id, sizeof(uint8_t), 1);
 80018b0:	f107 0113 	add.w	r1, r7, #19
 80018b4:	2301      	movs	r3, #1
 80018b6:	2201      	movs	r2, #1
 80018b8:	68f8      	ldr	r0, [r7, #12]
 80018ba:	f7ff ff65 	bl	8001788 <tjei_write>
    // Write matrix
    tjei_write(state, matrix, 64*sizeof(uint8_t), 1);
 80018be:	2301      	movs	r3, #1
 80018c0:	2240      	movs	r2, #64	@ 0x40
 80018c2:	68b9      	ldr	r1, [r7, #8]
 80018c4:	68f8      	ldr	r0, [r7, #12]
 80018c6:	f7ff ff5f 	bl	8001788 <tjei_write>
}
 80018ca:	bf00      	nop
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	08007674 	.word	0x08007674
 80018d8:	08007a80 	.word	0x08007a80
 80018dc:	08007660 	.word	0x08007660

080018e0 <tjei_write_DHT>:
static void tjei_write_DHT(TJEState* state,
                           uint8_t const * matrix_len,
                           uint8_t const * matrix_val,
                           TJEHuffmanTableClass ht_class,
                           uint8_t id)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	60b9      	str	r1, [r7, #8]
 80018ea:	607a      	str	r2, [r7, #4]
 80018ec:	70fb      	strb	r3, [r7, #3]
    int num_values = 0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61fb      	str	r3, [r7, #28]
    for ( int i = 0; i < 16; ++i ) {
 80018f2:	2300      	movs	r3, #0
 80018f4:	61bb      	str	r3, [r7, #24]
 80018f6:	e00a      	b.n	800190e <tjei_write_DHT+0x2e>
        num_values += matrix_len[i];
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	4413      	add	r3, r2
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	461a      	mov	r2, r3
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	4413      	add	r3, r2
 8001906:	61fb      	str	r3, [r7, #28]
    for ( int i = 0; i < 16; ++i ) {
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	3301      	adds	r3, #1
 800190c:	61bb      	str	r3, [r7, #24]
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	2b0f      	cmp	r3, #15
 8001912:	ddf1      	ble.n	80018f8 <tjei_write_DHT+0x18>
    }
    assert(num_values <= 0xffff);
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800191a:	db06      	blt.n	800192a <tjei_write_DHT+0x4a>
 800191c:	4b27      	ldr	r3, [pc, #156]	@ (80019bc <tjei_write_DHT+0xdc>)
 800191e:	4a28      	ldr	r2, [pc, #160]	@ (80019c0 <tjei_write_DHT+0xe0>)
 8001920:	f240 2101 	movw	r1, #513	@ 0x201
 8001924:	4827      	ldr	r0, [pc, #156]	@ (80019c4 <tjei_write_DHT+0xe4>)
 8001926:	f004 fb03 	bl	8005f30 <__assert_func>

    uint16_t DHT = tjei_be_word(0xffc4);
 800192a:	f64f 70c4 	movw	r0, #65476	@ 0xffc4
 800192e:	f7ff ff16 	bl	800175e <tjei_be_word>
 8001932:	4603      	mov	r3, r0
 8001934:	82fb      	strh	r3, [r7, #22]
    // 2(len) + 1(Tc|th) + 16 (num lengths) + ?? (num values)
    uint16_t len = tjei_be_word(2 + 1 + 16 + (uint16_t)num_values);
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	b29b      	uxth	r3, r3
 800193a:	3313      	adds	r3, #19
 800193c:	b29b      	uxth	r3, r3
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ff0d 	bl	800175e <tjei_be_word>
 8001944:	4603      	mov	r3, r0
 8001946:	82bb      	strh	r3, [r7, #20]
    assert(id < 4);
 8001948:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800194c:	2b03      	cmp	r3, #3
 800194e:	d906      	bls.n	800195e <tjei_write_DHT+0x7e>
 8001950:	4b1d      	ldr	r3, [pc, #116]	@ (80019c8 <tjei_write_DHT+0xe8>)
 8001952:	4a1b      	ldr	r2, [pc, #108]	@ (80019c0 <tjei_write_DHT+0xe0>)
 8001954:	f240 2106 	movw	r1, #518	@ 0x206
 8001958:	481a      	ldr	r0, [pc, #104]	@ (80019c4 <tjei_write_DHT+0xe4>)
 800195a:	f004 fae9 	bl	8005f30 <__assert_func>
    uint8_t tc_th = (uint8_t)((((uint8_t)ht_class) << 4) | id);
 800195e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001962:	011b      	lsls	r3, r3, #4
 8001964:	b25a      	sxtb	r2, r3
 8001966:	f997 3028 	ldrsb.w	r3, [r7, #40]	@ 0x28
 800196a:	4313      	orrs	r3, r2
 800196c:	b25b      	sxtb	r3, r3
 800196e:	b2db      	uxtb	r3, r3
 8001970:	74fb      	strb	r3, [r7, #19]

    tjei_write(state, &DHT, sizeof(uint16_t), 1);
 8001972:	f107 0116 	add.w	r1, r7, #22
 8001976:	2301      	movs	r3, #1
 8001978:	2202      	movs	r2, #2
 800197a:	68f8      	ldr	r0, [r7, #12]
 800197c:	f7ff ff04 	bl	8001788 <tjei_write>
    tjei_write(state, &len, sizeof(uint16_t), 1);
 8001980:	f107 0114 	add.w	r1, r7, #20
 8001984:	2301      	movs	r3, #1
 8001986:	2202      	movs	r2, #2
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f7ff fefd 	bl	8001788 <tjei_write>
    tjei_write(state, &tc_th, sizeof(uint8_t), 1);
 800198e:	f107 0113 	add.w	r1, r7, #19
 8001992:	2301      	movs	r3, #1
 8001994:	2201      	movs	r2, #1
 8001996:	68f8      	ldr	r0, [r7, #12]
 8001998:	f7ff fef6 	bl	8001788 <tjei_write>
    tjei_write(state, matrix_len, sizeof(uint8_t), 16);
 800199c:	2310      	movs	r3, #16
 800199e:	2201      	movs	r2, #1
 80019a0:	68b9      	ldr	r1, [r7, #8]
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	f7ff fef0 	bl	8001788 <tjei_write>
    tjei_write(state, matrix_val, sizeof(uint8_t), (size_t)num_values);
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	2201      	movs	r2, #1
 80019ac:	6879      	ldr	r1, [r7, #4]
 80019ae:	68f8      	ldr	r0, [r7, #12]
 80019b0:	f7ff feea 	bl	8001788 <tjei_write>
}
 80019b4:	bf00      	nop
 80019b6:	3720      	adds	r7, #32
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	0800767c 	.word	0x0800767c
 80019c0:	08007a90 	.word	0x08007a90
 80019c4:	08007660 	.word	0x08007660
 80019c8:	08007674 	.word	0x08007674

080019cc <tjei_huff_get_code_lengths>:
//  Huffman deflation code.
// ============================================================

// Returns all code sizes from the BITS specification (JPEG C.3)
static uint8_t* tjei_huff_get_code_lengths(uint8_t huffsize[/*256*/], uint8_t const * bits)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b087      	sub	sp, #28
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
    int k = 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
    for ( int i = 0; i < 16; ++i ) {
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	e020      	b.n	8001a22 <tjei_huff_get_code_lengths+0x56>
        for ( int j = 0; j < bits[i]; ++j ) {
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	e00d      	b.n	8001a02 <tjei_huff_get_code_lengths+0x36>
            huffsize[k++] = (uint8_t)(i + 1);
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	b2da      	uxtb	r2, r3
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	1c59      	adds	r1, r3, #1
 80019ee:	6179      	str	r1, [r7, #20]
 80019f0:	4619      	mov	r1, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	440b      	add	r3, r1
 80019f6:	3201      	adds	r2, #1
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	701a      	strb	r2, [r3, #0]
        for ( int j = 0; j < bits[i]; ++j ) {
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	3301      	adds	r3, #1
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	683a      	ldr	r2, [r7, #0]
 8001a06:	4413      	add	r3, r2
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	dbe9      	blt.n	80019e6 <tjei_huff_get_code_lengths+0x1a>
        }
        huffsize[k] = 0;
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	4413      	add	r3, r2
 8001a18:	2200      	movs	r2, #0
 8001a1a:	701a      	strb	r2, [r3, #0]
    for ( int i = 0; i < 16; ++i ) {
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	613b      	str	r3, [r7, #16]
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	2b0f      	cmp	r3, #15
 8001a26:	dddb      	ble.n	80019e0 <tjei_huff_get_code_lengths+0x14>
    }
    return huffsize;
 8001a28:	687b      	ldr	r3, [r7, #4]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	371c      	adds	r7, #28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr

08001a34 <tjei_huff_get_codes>:

// Fills out the prefixes for each code.
static uint16_t* tjei_huff_get_codes(uint16_t codes[], uint8_t* huffsize, int64_t count)
{
 8001a34:	b5b0      	push	{r4, r5, r7, lr}
 8001a36:	b088      	sub	sp, #32
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	e9c7 2300 	strd	r2, r3, [r7]
    uint16_t code = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	83fb      	strh	r3, [r7, #30]
    int k = 0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61bb      	str	r3, [r7, #24]
    uint8_t sz = huffsize[0];
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	75fb      	strb	r3, [r7, #23]
    for(;;) {
        do {
            assert(k < count);
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	17da      	asrs	r2, r3, #31
 8001a54:	461c      	mov	r4, r3
 8001a56:	4615      	mov	r5, r2
 8001a58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a5c:	4294      	cmp	r4, r2
 8001a5e:	eb75 0303 	sbcs.w	r3, r5, r3
 8001a62:	db06      	blt.n	8001a72 <tjei_huff_get_codes+0x3e>
 8001a64:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <tjei_huff_get_codes+0x94>)
 8001a66:	4a19      	ldr	r2, [pc, #100]	@ (8001acc <tjei_huff_get_codes+0x98>)
 8001a68:	f44f 710a 	mov.w	r1, #552	@ 0x228
 8001a6c:	4818      	ldr	r0, [pc, #96]	@ (8001ad0 <tjei_huff_get_codes+0x9c>)
 8001a6e:	f004 fa5f 	bl	8005f30 <__assert_func>
            codes[k++] = code++;
 8001a72:	8bfb      	ldrh	r3, [r7, #30]
 8001a74:	1c5a      	adds	r2, r3, #1
 8001a76:	83fa      	strh	r2, [r7, #30]
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	1c51      	adds	r1, r2, #1
 8001a7c:	61b9      	str	r1, [r7, #24]
 8001a7e:	0052      	lsls	r2, r2, #1
 8001a80:	68f9      	ldr	r1, [r7, #12]
 8001a82:	440a      	add	r2, r1
 8001a84:	8013      	strh	r3, [r2, #0]
        } while (huffsize[k] == sz);
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	68ba      	ldr	r2, [r7, #8]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	7dfa      	ldrb	r2, [r7, #23]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d0dd      	beq.n	8001a50 <tjei_huff_get_codes+0x1c>
        if (huffsize[k] == 0) {
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	68ba      	ldr	r2, [r7, #8]
 8001a98:	4413      	add	r3, r2
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <tjei_huff_get_codes+0x70>
            return codes;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	e00d      	b.n	8001ac0 <tjei_huff_get_codes+0x8c>
        }
        do {
            code = (uint16_t)(code << 1);
 8001aa4:	8bfb      	ldrh	r3, [r7, #30]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	83fb      	strh	r3, [r7, #30]
            ++sz;
 8001aaa:	7dfb      	ldrb	r3, [r7, #23]
 8001aac:	3301      	adds	r3, #1
 8001aae:	75fb      	strb	r3, [r7, #23]
        } while( huffsize[k] != sz );
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	7dfa      	ldrb	r2, [r7, #23]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d1f2      	bne.n	8001aa4 <tjei_huff_get_codes+0x70>
    for(;;) {
 8001abe:	e7c7      	b.n	8001a50 <tjei_huff_get_codes+0x1c>
    }
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3720      	adds	r7, #32
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ac8:	08007694 	.word	0x08007694
 8001acc:	08007aa0 	.word	0x08007aa0
 8001ad0:	08007660 	.word	0x08007660

08001ad4 <tjei_huff_get_extended>:
static void tjei_huff_get_extended(uint8_t* out_ehuffsize,
                                   uint16_t* out_ehuffcode,
                                   uint8_t const * huffval,
                                   uint8_t* huffsize,
                                   uint16_t* huffcode, int64_t count)
{
 8001ad4:	b4b0      	push	{r4, r5, r7}
 8001ad6:	b087      	sub	sp, #28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
 8001ae0:	603b      	str	r3, [r7, #0]
    int k = 0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
    do {
        uint8_t val = huffval[k];
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	4413      	add	r3, r2
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	74fb      	strb	r3, [r7, #19]
        out_ehuffcode[val] = huffcode[k];
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001af6:	441a      	add	r2, r3
 8001af8:	7cfb      	ldrb	r3, [r7, #19]
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	68b9      	ldr	r1, [r7, #8]
 8001afe:	440b      	add	r3, r1
 8001b00:	8812      	ldrh	r2, [r2, #0]
 8001b02:	801a      	strh	r2, [r3, #0]
        out_ehuffsize[val] = huffsize[k];
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	683a      	ldr	r2, [r7, #0]
 8001b08:	441a      	add	r2, r3
 8001b0a:	7cfb      	ldrb	r3, [r7, #19]
 8001b0c:	68f9      	ldr	r1, [r7, #12]
 8001b0e:	440b      	add	r3, r1
 8001b10:	7812      	ldrb	r2, [r2, #0]
 8001b12:	701a      	strb	r2, [r3, #0]
        k++;
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	3301      	adds	r3, #1
 8001b18:	617b      	str	r3, [r7, #20]
    } while ( k < count );
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	17da      	asrs	r2, r3, #31
 8001b1e:	461c      	mov	r4, r3
 8001b20:	4615      	mov	r5, r2
 8001b22:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b26:	4294      	cmp	r4, r2
 8001b28:	eb75 0303 	sbcs.w	r3, r5, r3
 8001b2c:	dbdb      	blt.n	8001ae6 <tjei_huff_get_extended+0x12>
}
 8001b2e:	bf00      	nop
 8001b30:	bf00      	nop
 8001b32:	371c      	adds	r7, #28
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bcb0      	pop	{r4, r5, r7}
 8001b38:	4770      	bx	lr

08001b3a <tjei_calculate_variable_length_int>:

// Returns:
//  out[1] : number of bits
//  out[0] : bits
TJEI_FORCE_INLINE void tjei_calculate_variable_length_int(int value, uint16_t out[2])
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b085      	sub	sp, #20
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
 8001b42:	6039      	str	r1, [r7, #0]
    int abs_val = value;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	60fb      	str	r3, [r7, #12]
    if ( value < 0 ) {
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	da05      	bge.n	8001b5a <tjei_calculate_variable_length_int+0x20>
        abs_val = -abs_val;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	425b      	negs	r3, r3
 8001b52:	60fb      	str	r3, [r7, #12]
        --value;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3b01      	subs	r3, #1
 8001b58:	607b      	str	r3, [r7, #4]
    }
    out[1] = 1;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	3302      	adds	r3, #2
 8001b5e:	2201      	movs	r2, #1
 8001b60:	801a      	strh	r2, [r3, #0]
    while( abs_val >>= 1 ) {
 8001b62:	e005      	b.n	8001b70 <tjei_calculate_variable_length_int+0x36>
        ++out[1];
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	3302      	adds	r3, #2
 8001b68:	881a      	ldrh	r2, [r3, #0]
 8001b6a:	3201      	adds	r2, #1
 8001b6c:	b292      	uxth	r2, r2
 8001b6e:	801a      	strh	r2, [r3, #0]
    while( abs_val >>= 1 ) {
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	105b      	asrs	r3, r3, #1
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1f3      	bne.n	8001b64 <tjei_calculate_variable_length_int+0x2a>
    }
    out[0] = (uint16_t)(value & ((1 << out[1]) - 1));
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	b21a      	sxth	r2, r3
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	3302      	adds	r3, #2
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	4619      	mov	r1, r3
 8001b88:	2301      	movs	r3, #1
 8001b8a:	408b      	lsls	r3, r1
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	b21b      	sxth	r3, r3
 8001b94:	4013      	ands	r3, r2
 8001b96:	b21b      	sxth	r3, r3
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	801a      	strh	r2, [r3, #0]
}
 8001b9e:	bf00      	nop
 8001ba0:	3714      	adds	r7, #20
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr

08001ba8 <tjei_write_bits>:

// Write bits to file.
TJEI_FORCE_INLINE void tjei_write_bits(TJEState* state,
                                       uint32_t* bitbuffer, uint32_t* location,
                                       uint16_t num_bits, uint16_t bits)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
 8001bb4:	807b      	strh	r3, [r7, #2]
    // This call pushes to the bitbuffer and saves the location. Data is pushed
    // from most significant to less significant.
    // When we can write a full byte, we write a byte and shift.

    // Push the stack.
    uint32_t nloc = *location + num_bits;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	887b      	ldrh	r3, [r7, #2]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	617b      	str	r3, [r7, #20]
    *bitbuffer |= (uint32_t)(bits << (32 - nloc));
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	8c39      	ldrh	r1, [r7, #32]
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	f1c2 0220 	rsb	r2, r2, #32
 8001bcc:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd0:	431a      	orrs	r2, r3
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	601a      	str	r2, [r3, #0]
    *location = nloc;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	697a      	ldr	r2, [r7, #20]
 8001bda:	601a      	str	r2, [r3, #0]
    while ( *location >= 8 ) {
 8001bdc:	e022      	b.n	8001c24 <tjei_write_bits+0x7c>
        // Grab the most significant byte.
        uint8_t c = (uint8_t)((*bitbuffer) >> 24);
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	0e1b      	lsrs	r3, r3, #24
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	74fb      	strb	r3, [r7, #19]
        // Write it to file.
        tjei_write(state, &c, 1, 1);
 8001be8:	f107 0113 	add.w	r1, r7, #19
 8001bec:	2301      	movs	r3, #1
 8001bee:	2201      	movs	r2, #1
 8001bf0:	68f8      	ldr	r0, [r7, #12]
 8001bf2:	f7ff fdc9 	bl	8001788 <tjei_write>
        if ( c == 0xff )  {
 8001bf6:	7cfb      	ldrb	r3, [r7, #19]
 8001bf8:	2bff      	cmp	r3, #255	@ 0xff
 8001bfa:	d108      	bne.n	8001c0e <tjei_write_bits+0x66>
            // Special case: tell JPEG this is not a marker.
            char z = 0;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	74bb      	strb	r3, [r7, #18]
            tjei_write(state, &z, 1, 1);
 8001c00:	f107 0112 	add.w	r1, r7, #18
 8001c04:	2301      	movs	r3, #1
 8001c06:	2201      	movs	r2, #1
 8001c08:	68f8      	ldr	r0, [r7, #12]
 8001c0a:	f7ff fdbd 	bl	8001788 <tjei_write>
        }
        // Pop the stack.
        *bitbuffer <<= 8;
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	021a      	lsls	r2, r3, #8
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	601a      	str	r2, [r3, #0]
        *location -= 8;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f1a3 0208 	sub.w	r2, r3, #8
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	601a      	str	r2, [r3, #0]
    while ( *location >= 8 ) {
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2b07      	cmp	r3, #7
 8001c2a:	d8d8      	bhi.n	8001bde <tjei_write_bits+0x36>
    }
}
 8001c2c:	bf00      	nop
 8001c2e:	bf00      	nop
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
	...

08001c38 <tjei_fdct>:
//  Japanese, but the algorithm is described in the Pennebaker & Mitchell
//  JPEG textbook (see REFERENCES section in file README).  The following code
//  is based directly on figure 4-8 in P&M.
//
static void tjei_fdct (float * data)
{
 8001c38:	b590      	push	{r4, r7, lr}
 8001c3a:	b099      	sub	sp, #100	@ 0x64
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
    float *dataptr;
    int ctr;

    /* Pass 1: process rows. */

    dataptr = data;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 7; ctr >= 0; ctr-- ) {
 8001c44:	2307      	movs	r3, #7
 8001c46:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001c48:	e111      	b.n	8001e6e <tjei_fdct+0x236>
        tmp0 = dataptr[0] + dataptr[7];
 8001c4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c50:	331c      	adds	r3, #28
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4619      	mov	r1, r3
 8001c56:	4610      	mov	r0, r2
 8001c58:	f7fe faba 	bl	80001d0 <__addsf3>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	657b      	str	r3, [r7, #84]	@ 0x54
        tmp7 = dataptr[0] - dataptr[7];
 8001c60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c66:	331c      	adds	r3, #28
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	f7fe faad 	bl	80001cc <__aeabi_fsub>
 8001c72:	4603      	mov	r3, r0
 8001c74:	653b      	str	r3, [r7, #80]	@ 0x50
        tmp1 = dataptr[1] + dataptr[6];
 8001c76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c78:	3304      	adds	r3, #4
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c7e:	3318      	adds	r3, #24
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4619      	mov	r1, r3
 8001c84:	4610      	mov	r0, r2
 8001c86:	f7fe faa3 	bl	80001d0 <__addsf3>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
        tmp6 = dataptr[1] - dataptr[6];
 8001c8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c90:	3304      	adds	r3, #4
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c96:	3318      	adds	r3, #24
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	f7fe fa95 	bl	80001cc <__aeabi_fsub>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
        tmp2 = dataptr[2] + dataptr[5];
 8001ca6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ca8:	3308      	adds	r3, #8
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cae:	3314      	adds	r3, #20
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4610      	mov	r0, r2
 8001cb6:	f7fe fa8b 	bl	80001d0 <__addsf3>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	647b      	str	r3, [r7, #68]	@ 0x44
        tmp5 = dataptr[2] - dataptr[5];
 8001cbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cc0:	3308      	adds	r3, #8
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cc6:	3314      	adds	r3, #20
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4610      	mov	r0, r2
 8001cce:	f7fe fa7d 	bl	80001cc <__aeabi_fsub>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	643b      	str	r3, [r7, #64]	@ 0x40
        tmp3 = dataptr[3] + dataptr[4];
 8001cd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cd8:	330c      	adds	r3, #12
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cde:	3310      	adds	r3, #16
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4610      	mov	r0, r2
 8001ce6:	f7fe fa73 	bl	80001d0 <__addsf3>
 8001cea:	4603      	mov	r3, r0
 8001cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        tmp4 = dataptr[3] - dataptr[4];
 8001cee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cf0:	330c      	adds	r3, #12
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cf6:	3310      	adds	r3, #16
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4610      	mov	r0, r2
 8001cfe:	f7fe fa65 	bl	80001cc <__aeabi_fsub>
 8001d02:	4603      	mov	r3, r0
 8001d04:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Even part */

        tmp10 = tmp0 + tmp3;    /* phase 2 */
 8001d06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001d08:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001d0a:	f7fe fa61 	bl	80001d0 <__addsf3>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp13 = tmp0 - tmp3;
 8001d12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001d14:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001d16:	f7fe fa59 	bl	80001cc <__aeabi_fsub>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	633b      	str	r3, [r7, #48]	@ 0x30
        tmp11 = tmp1 + tmp2;
 8001d1e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001d20:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001d22:	f7fe fa55 	bl	80001d0 <__addsf3>
 8001d26:	4603      	mov	r3, r0
 8001d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp1 - tmp2;
 8001d2a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001d2c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001d2e:	f7fe fa4d 	bl	80001cc <__aeabi_fsub>
 8001d32:	4603      	mov	r3, r0
 8001d34:	62bb      	str	r3, [r7, #40]	@ 0x28

        dataptr[0] = tmp10 + tmp11; /* phase 3 */
 8001d36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001d38:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001d3a:	f7fe fa49 	bl	80001d0 <__addsf3>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	461a      	mov	r2, r3
 8001d42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d44:	601a      	str	r2, [r3, #0]
        dataptr[4] = tmp10 - tmp11;
 8001d46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d48:	f103 0410 	add.w	r4, r3, #16
 8001d4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001d4e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001d50:	f7fe fa3c 	bl	80001cc <__aeabi_fsub>
 8001d54:	4603      	mov	r3, r0
 8001d56:	6023      	str	r3, [r4, #0]

        z1 = (tmp12 + tmp13) * ((float) 0.707106781); /* c4 */
 8001d58:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001d5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001d5c:	f7fe fa38 	bl	80001d0 <__addsf3>
 8001d60:	4603      	mov	r3, r0
 8001d62:	4947      	ldr	r1, [pc, #284]	@ (8001e80 <tjei_fdct+0x248>)
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7fe fb3b 	bl	80003e0 <__aeabi_fmul>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
        dataptr[2] = tmp13 + z1;    /* phase 5 */
 8001d6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d70:	f103 0408 	add.w	r4, r3, #8
 8001d74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001d78:	f7fe fa2a 	bl	80001d0 <__addsf3>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	6023      	str	r3, [r4, #0]
        dataptr[6] = tmp13 - z1;
 8001d80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d82:	f103 0418 	add.w	r4, r3, #24
 8001d86:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001d8a:	f7fe fa1f 	bl	80001cc <__aeabi_fsub>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	6023      	str	r3, [r4, #0]

        /* Odd part */

        tmp10 = tmp4 + tmp5;    /* phase 2 */
 8001d92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001d94:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001d96:	f7fe fa1b 	bl	80001d0 <__addsf3>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp11 = tmp5 + tmp6;
 8001d9e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001da0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001da2:	f7fe fa15 	bl	80001d0 <__addsf3>
 8001da6:	4603      	mov	r3, r0
 8001da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp6 + tmp7;
 8001daa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001dac:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001dae:	f7fe fa0f 	bl	80001d0 <__addsf3>
 8001db2:	4603      	mov	r3, r0
 8001db4:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The rotator is modified from fig 4-8 to avoid extra negations. */
        z5 = (tmp10 - tmp12) * ((float) 0.382683433); /* c6 */
 8001db6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001db8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001dba:	f7fe fa07 	bl	80001cc <__aeabi_fsub>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	4930      	ldr	r1, [pc, #192]	@ (8001e84 <tjei_fdct+0x24c>)
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7fe fb0c 	bl	80003e0 <__aeabi_fmul>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	623b      	str	r3, [r7, #32]
        z2 = ((float) 0.541196100) * tmp10 + z5; /* c2-c6 */
 8001dcc:	492e      	ldr	r1, [pc, #184]	@ (8001e88 <tjei_fdct+0x250>)
 8001dce:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001dd0:	f7fe fb06 	bl	80003e0 <__aeabi_fmul>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	6a38      	ldr	r0, [r7, #32]
 8001dda:	f7fe f9f9 	bl	80001d0 <__addsf3>
 8001dde:	4603      	mov	r3, r0
 8001de0:	61fb      	str	r3, [r7, #28]
        z4 = ((float) 1.306562965) * tmp12 + z5; /* c2+c6 */
 8001de2:	492a      	ldr	r1, [pc, #168]	@ (8001e8c <tjei_fdct+0x254>)
 8001de4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001de6:	f7fe fafb 	bl	80003e0 <__aeabi_fmul>
 8001dea:	4603      	mov	r3, r0
 8001dec:	4619      	mov	r1, r3
 8001dee:	6a38      	ldr	r0, [r7, #32]
 8001df0:	f7fe f9ee 	bl	80001d0 <__addsf3>
 8001df4:	4603      	mov	r3, r0
 8001df6:	61bb      	str	r3, [r7, #24]
        z3 = tmp11 * ((float) 0.707106781); /* c4 */
 8001df8:	4921      	ldr	r1, [pc, #132]	@ (8001e80 <tjei_fdct+0x248>)
 8001dfa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001dfc:	f7fe faf0 	bl	80003e0 <__aeabi_fmul>
 8001e00:	4603      	mov	r3, r0
 8001e02:	617b      	str	r3, [r7, #20]

        z11 = tmp7 + z3;        /* phase 5 */
 8001e04:	6979      	ldr	r1, [r7, #20]
 8001e06:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001e08:	f7fe f9e2 	bl	80001d0 <__addsf3>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	613b      	str	r3, [r7, #16]
        z13 = tmp7 - z3;
 8001e10:	6979      	ldr	r1, [r7, #20]
 8001e12:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001e14:	f7fe f9da 	bl	80001cc <__aeabi_fsub>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	60fb      	str	r3, [r7, #12]

        dataptr[5] = z13 + z2;  /* phase 6 */
 8001e1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e1e:	f103 0414 	add.w	r4, r3, #20
 8001e22:	69f9      	ldr	r1, [r7, #28]
 8001e24:	68f8      	ldr	r0, [r7, #12]
 8001e26:	f7fe f9d3 	bl	80001d0 <__addsf3>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	6023      	str	r3, [r4, #0]
        dataptr[3] = z13 - z2;
 8001e2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e30:	f103 040c 	add.w	r4, r3, #12
 8001e34:	69f9      	ldr	r1, [r7, #28]
 8001e36:	68f8      	ldr	r0, [r7, #12]
 8001e38:	f7fe f9c8 	bl	80001cc <__aeabi_fsub>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	6023      	str	r3, [r4, #0]
        dataptr[1] = z11 + z4;
 8001e40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e42:	1d1c      	adds	r4, r3, #4
 8001e44:	69b9      	ldr	r1, [r7, #24]
 8001e46:	6938      	ldr	r0, [r7, #16]
 8001e48:	f7fe f9c2 	bl	80001d0 <__addsf3>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	6023      	str	r3, [r4, #0]
        dataptr[7] = z11 - z4;
 8001e50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e52:	f103 041c 	add.w	r4, r3, #28
 8001e56:	69b9      	ldr	r1, [r7, #24]
 8001e58:	6938      	ldr	r0, [r7, #16]
 8001e5a:	f7fe f9b7 	bl	80001cc <__aeabi_fsub>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	6023      	str	r3, [r4, #0]

        dataptr += 8;     /* advance pointer to next row */
 8001e62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e64:	3320      	adds	r3, #32
 8001e66:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 7; ctr >= 0; ctr-- ) {
 8001e68:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001e6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	f6bf aeea 	bge.w	8001c4a <tjei_fdct+0x12>
    }

    /* Pass 2: process columns. */

    dataptr = data;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 8-1; ctr >= 0; ctr-- ) {
 8001e7a:	2307      	movs	r3, #7
 8001e7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001e7e:	e11a      	b.n	80020b6 <tjei_fdct+0x47e>
 8001e80:	3f3504f3 	.word	0x3f3504f3
 8001e84:	3ec3ef15 	.word	0x3ec3ef15
 8001e88:	3f0a8bd4 	.word	0x3f0a8bd4
 8001e8c:	3fa73d75 	.word	0x3fa73d75
        tmp0 = dataptr[8*0] + dataptr[8*7];
 8001e90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e96:	33e0      	adds	r3, #224	@ 0xe0
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4610      	mov	r0, r2
 8001e9e:	f7fe f997 	bl	80001d0 <__addsf3>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	657b      	str	r3, [r7, #84]	@ 0x54
        tmp7 = dataptr[8*0] - dataptr[8*7];
 8001ea6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001eac:	33e0      	adds	r3, #224	@ 0xe0
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4610      	mov	r0, r2
 8001eb4:	f7fe f98a 	bl	80001cc <__aeabi_fsub>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	653b      	str	r3, [r7, #80]	@ 0x50
        tmp1 = dataptr[8*1] + dataptr[8*6];
 8001ebc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ebe:	3320      	adds	r3, #32
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ec4:	33c0      	adds	r3, #192	@ 0xc0
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4610      	mov	r0, r2
 8001ecc:	f7fe f980 	bl	80001d0 <__addsf3>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        tmp6 = dataptr[8*1] - dataptr[8*6];
 8001ed4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ed6:	3320      	adds	r3, #32
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001edc:	33c0      	adds	r3, #192	@ 0xc0
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	f7fe f972 	bl	80001cc <__aeabi_fsub>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	64bb      	str	r3, [r7, #72]	@ 0x48
        tmp2 = dataptr[8*2] + dataptr[8*5];
 8001eec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001eee:	3340      	adds	r3, #64	@ 0x40
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ef4:	33a0      	adds	r3, #160	@ 0xa0
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4610      	mov	r0, r2
 8001efc:	f7fe f968 	bl	80001d0 <__addsf3>
 8001f00:	4603      	mov	r3, r0
 8001f02:	647b      	str	r3, [r7, #68]	@ 0x44
        tmp5 = dataptr[8*2] - dataptr[8*5];
 8001f04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f06:	3340      	adds	r3, #64	@ 0x40
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f0c:	33a0      	adds	r3, #160	@ 0xa0
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4619      	mov	r1, r3
 8001f12:	4610      	mov	r0, r2
 8001f14:	f7fe f95a 	bl	80001cc <__aeabi_fsub>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	643b      	str	r3, [r7, #64]	@ 0x40
        tmp3 = dataptr[8*3] + dataptr[8*4];
 8001f1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f1e:	3360      	adds	r3, #96	@ 0x60
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f24:	3380      	adds	r3, #128	@ 0x80
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4610      	mov	r0, r2
 8001f2c:	f7fe f950 	bl	80001d0 <__addsf3>
 8001f30:	4603      	mov	r3, r0
 8001f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        tmp4 = dataptr[8*3] - dataptr[8*4];
 8001f34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f36:	3360      	adds	r3, #96	@ 0x60
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f3c:	3380      	adds	r3, #128	@ 0x80
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4619      	mov	r1, r3
 8001f42:	4610      	mov	r0, r2
 8001f44:	f7fe f942 	bl	80001cc <__aeabi_fsub>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Even part */

        tmp10 = tmp0 + tmp3;    /* phase 2 */
 8001f4c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001f4e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001f50:	f7fe f93e 	bl	80001d0 <__addsf3>
 8001f54:	4603      	mov	r3, r0
 8001f56:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp13 = tmp0 - tmp3;
 8001f58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001f5a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001f5c:	f7fe f936 	bl	80001cc <__aeabi_fsub>
 8001f60:	4603      	mov	r3, r0
 8001f62:	633b      	str	r3, [r7, #48]	@ 0x30
        tmp11 = tmp1 + tmp2;
 8001f64:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001f66:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001f68:	f7fe f932 	bl	80001d0 <__addsf3>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp1 - tmp2;
 8001f70:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001f72:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001f74:	f7fe f92a 	bl	80001cc <__aeabi_fsub>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	62bb      	str	r3, [r7, #40]	@ 0x28

        dataptr[8*0] = tmp10 + tmp11; /* phase 3 */
 8001f7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001f7e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001f80:	f7fe f926 	bl	80001d0 <__addsf3>
 8001f84:	4603      	mov	r3, r0
 8001f86:	461a      	mov	r2, r3
 8001f88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f8a:	601a      	str	r2, [r3, #0]
        dataptr[8*4] = tmp10 - tmp11;
 8001f8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f8e:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 8001f92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001f94:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001f96:	f7fe f919 	bl	80001cc <__aeabi_fsub>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	6023      	str	r3, [r4, #0]

        z1 = (tmp12 + tmp13) * ((float) 0.707106781); /* c4 */
 8001f9e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001fa0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001fa2:	f7fe f915 	bl	80001d0 <__addsf3>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	4947      	ldr	r1, [pc, #284]	@ (80020c8 <tjei_fdct+0x490>)
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe fa18 	bl	80003e0 <__aeabi_fmul>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	627b      	str	r3, [r7, #36]	@ 0x24
        dataptr[8*2] = tmp13 + z1; /* phase 5 */
 8001fb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001fb6:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8001fba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001fbe:	f7fe f907 	bl	80001d0 <__addsf3>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	6023      	str	r3, [r4, #0]
        dataptr[8*6] = tmp13 - z1;
 8001fc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001fc8:	f103 04c0 	add.w	r4, r3, #192	@ 0xc0
 8001fcc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001fd0:	f7fe f8fc 	bl	80001cc <__aeabi_fsub>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	6023      	str	r3, [r4, #0]

        /* Odd part */

        tmp10 = tmp4 + tmp5;    /* phase 2 */
 8001fd8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001fda:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001fdc:	f7fe f8f8 	bl	80001d0 <__addsf3>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp11 = tmp5 + tmp6;
 8001fe4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001fe6:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001fe8:	f7fe f8f2 	bl	80001d0 <__addsf3>
 8001fec:	4603      	mov	r3, r0
 8001fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp6 + tmp7;
 8001ff0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001ff2:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001ff4:	f7fe f8ec 	bl	80001d0 <__addsf3>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The rotator is modified from fig 4-8 to avoid extra negations. */
        z5 = (tmp10 - tmp12) * ((float) 0.382683433); /* c6 */
 8001ffc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ffe:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002000:	f7fe f8e4 	bl	80001cc <__aeabi_fsub>
 8002004:	4603      	mov	r3, r0
 8002006:	4931      	ldr	r1, [pc, #196]	@ (80020cc <tjei_fdct+0x494>)
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe f9e9 	bl	80003e0 <__aeabi_fmul>
 800200e:	4603      	mov	r3, r0
 8002010:	623b      	str	r3, [r7, #32]
        z2 = ((float) 0.541196100) * tmp10 + z5; /* c2-c6 */
 8002012:	492f      	ldr	r1, [pc, #188]	@ (80020d0 <tjei_fdct+0x498>)
 8002014:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002016:	f7fe f9e3 	bl	80003e0 <__aeabi_fmul>
 800201a:	4603      	mov	r3, r0
 800201c:	4619      	mov	r1, r3
 800201e:	6a38      	ldr	r0, [r7, #32]
 8002020:	f7fe f8d6 	bl	80001d0 <__addsf3>
 8002024:	4603      	mov	r3, r0
 8002026:	61fb      	str	r3, [r7, #28]
        z4 = ((float) 1.306562965) * tmp12 + z5; /* c2+c6 */
 8002028:	492a      	ldr	r1, [pc, #168]	@ (80020d4 <tjei_fdct+0x49c>)
 800202a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800202c:	f7fe f9d8 	bl	80003e0 <__aeabi_fmul>
 8002030:	4603      	mov	r3, r0
 8002032:	4619      	mov	r1, r3
 8002034:	6a38      	ldr	r0, [r7, #32]
 8002036:	f7fe f8cb 	bl	80001d0 <__addsf3>
 800203a:	4603      	mov	r3, r0
 800203c:	61bb      	str	r3, [r7, #24]
        z3 = tmp11 * ((float) 0.707106781); /* c4 */
 800203e:	4922      	ldr	r1, [pc, #136]	@ (80020c8 <tjei_fdct+0x490>)
 8002040:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002042:	f7fe f9cd 	bl	80003e0 <__aeabi_fmul>
 8002046:	4603      	mov	r3, r0
 8002048:	617b      	str	r3, [r7, #20]

        z11 = tmp7 + z3;        /* phase 5 */
 800204a:	6979      	ldr	r1, [r7, #20]
 800204c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800204e:	f7fe f8bf 	bl	80001d0 <__addsf3>
 8002052:	4603      	mov	r3, r0
 8002054:	613b      	str	r3, [r7, #16]
        z13 = tmp7 - z3;
 8002056:	6979      	ldr	r1, [r7, #20]
 8002058:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800205a:	f7fe f8b7 	bl	80001cc <__aeabi_fsub>
 800205e:	4603      	mov	r3, r0
 8002060:	60fb      	str	r3, [r7, #12]

        dataptr[8*5] = z13 + z2; /* phase 6 */
 8002062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002064:	f103 04a0 	add.w	r4, r3, #160	@ 0xa0
 8002068:	69f9      	ldr	r1, [r7, #28]
 800206a:	68f8      	ldr	r0, [r7, #12]
 800206c:	f7fe f8b0 	bl	80001d0 <__addsf3>
 8002070:	4603      	mov	r3, r0
 8002072:	6023      	str	r3, [r4, #0]
        dataptr[8*3] = z13 - z2;
 8002074:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002076:	f103 0460 	add.w	r4, r3, #96	@ 0x60
 800207a:	69f9      	ldr	r1, [r7, #28]
 800207c:	68f8      	ldr	r0, [r7, #12]
 800207e:	f7fe f8a5 	bl	80001cc <__aeabi_fsub>
 8002082:	4603      	mov	r3, r0
 8002084:	6023      	str	r3, [r4, #0]
        dataptr[8*1] = z11 + z4;
 8002086:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002088:	f103 0420 	add.w	r4, r3, #32
 800208c:	69b9      	ldr	r1, [r7, #24]
 800208e:	6938      	ldr	r0, [r7, #16]
 8002090:	f7fe f89e 	bl	80001d0 <__addsf3>
 8002094:	4603      	mov	r3, r0
 8002096:	6023      	str	r3, [r4, #0]
        dataptr[8*7] = z11 - z4;
 8002098:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800209a:	f103 04e0 	add.w	r4, r3, #224	@ 0xe0
 800209e:	69b9      	ldr	r1, [r7, #24]
 80020a0:	6938      	ldr	r0, [r7, #16]
 80020a2:	f7fe f893 	bl	80001cc <__aeabi_fsub>
 80020a6:	4603      	mov	r3, r0
 80020a8:	6023      	str	r3, [r4, #0]

        dataptr++;          /* advance pointer to next column */
 80020aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020ac:	3304      	adds	r3, #4
 80020ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 8-1; ctr >= 0; ctr-- ) {
 80020b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020b2:	3b01      	subs	r3, #1
 80020b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80020b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	f6bf aee9 	bge.w	8001e90 <tjei_fdct+0x258>
    }
}
 80020be:	bf00      	nop
 80020c0:	bf00      	nop
 80020c2:	3764      	adds	r7, #100	@ 0x64
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd90      	pop	{r4, r7, pc}
 80020c8:	3f3504f3 	.word	0x3f3504f3
 80020cc:	3ec3ef15 	.word	0x3ec3ef15
 80020d0:	3f0a8bd4 	.word	0x3f0a8bd4
 80020d4:	3fa73d75 	.word	0x3fa73d75

080020d8 <tjei_encode_and_write_MCU>:
                                      uint8_t* huff_dc_len, uint16_t* huff_dc_code, // Huffman tables
                                      uint8_t* huff_ac_len, uint16_t* huff_ac_code,
                                      int* pred,  // Previous DC coefficient
                                      uint32_t* bitbuffer,  // Bitstack.
                                      uint32_t* location)
{
 80020d8:	b590      	push	{r4, r7, lr}
 80020da:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 80020de:	af02      	add	r7, sp, #8
 80020e0:	f507 740e 	add.w	r4, r7, #568	@ 0x238
 80020e4:	f5a4 740b 	sub.w	r4, r4, #556	@ 0x22c
 80020e8:	6020      	str	r0, [r4, #0]
 80020ea:	f507 700e 	add.w	r0, r7, #568	@ 0x238
 80020ee:	f5a0 700c 	sub.w	r0, r0, #560	@ 0x230
 80020f2:	6001      	str	r1, [r0, #0]
 80020f4:	f507 710e 	add.w	r1, r7, #568	@ 0x238
 80020f8:	f5a1 710d 	sub.w	r1, r1, #564	@ 0x234
 80020fc:	600a      	str	r2, [r1, #0]
 80020fe:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8002102:	f5a2 720e 	sub.w	r2, r2, #568	@ 0x238
 8002106:	6013      	str	r3, [r2, #0]
    int du[64];  // Data unit in zig-zag order

    float dct_mcu[64];
    memcpy(dct_mcu, mcu, 64 * sizeof(float));
 8002108:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800210c:	f5a3 730c 	sub.w	r3, r3, #560	@ 0x230
 8002110:	f107 0014 	add.w	r0, r7, #20
 8002114:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002118:	6819      	ldr	r1, [r3, #0]
 800211a:	f004 f912 	bl	8006342 <memcpy>

#if TJE_USE_FAST_DCT
    tjei_fdct(dct_mcu);
 800211e:	f107 0314 	add.w	r3, r7, #20
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fd88 	bl	8001c38 <tjei_fdct>
    for ( int i = 0; i < 64; ++i ) {
 8002128:	2300      	movs	r3, #0
 800212a:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 800212e:	e050      	b.n	80021d2 <tjei_encode_and_write_MCU+0xfa>
        float fval = dct_mcu[i];
 8002130:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002134:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8002138:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 800213c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002140:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
        fval *= qt[i];
 8002144:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 800214e:	f5a2 720d 	sub.w	r2, r2, #564	@ 0x234
 8002152:	6812      	ldr	r2, [r2, #0]
 8002154:	4413      	add	r3, r2
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4619      	mov	r1, r3
 800215a:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 800215e:	f7fe f93f 	bl	80003e0 <__aeabi_fmul>
 8002162:	4603      	mov	r3, r0
 8002164:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
#if 0
        fval = (fval > 0) ? floorf(fval + 0.5f) : ceilf(fval - 0.5f);
#else
        fval = floorf(fval + 1024 + 0.5f);
 8002168:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 800216c:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 8002170:	f7fe f82e 	bl	80001d0 <__addsf3>
 8002174:	4603      	mov	r3, r0
 8002176:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe f828 	bl	80001d0 <__addsf3>
 8002180:	4603      	mov	r3, r0
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff fac0 	bl	8001708 <floorf_custom>
 8002188:	f8c7 0218 	str.w	r0, [r7, #536]	@ 0x218
        fval -= 1024;
 800218c:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 8002190:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 8002194:	f7fe f81a 	bl	80001cc <__aeabi_fsub>
 8002198:	4603      	mov	r3, r0
 800219a:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
#endif
        int val = (int)fval;
 800219e:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 80021a2:	f7fe fae3 	bl	800076c <__aeabi_f2iz>
 80021a6:	4603      	mov	r3, r0
 80021a8:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
        du[tjei_zig_zag[i]] = val;
 80021ac:	4ac0      	ldr	r2, [pc, #768]	@ (80024b0 <tjei_encode_and_write_MCU+0x3d8>)
 80021ae:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 80021b2:	4413      	add	r3, r2
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	4619      	mov	r1, r3
 80021b8:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80021bc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80021c0:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 80021c4:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    for ( int i = 0; i < 64; ++i ) {
 80021c8:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 80021cc:	3301      	adds	r3, #1
 80021ce:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 80021d2:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 80021d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80021d8:	ddaa      	ble.n	8002130 <tjei_encode_and_write_MCU+0x58>
#endif

    uint16_t vli[2];

    // Encode DC coefficient.
    int diff = du[0] - *pred;
 80021da:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80021de:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
    *pred = du[0];
 80021f0:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80021f4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80021fe:	601a      	str	r2, [r3, #0]
    if ( diff != 0 ) {
 8002200:	f8d7 3220 	ldr.w	r3, [r7, #544]	@ 0x220
 8002204:	2b00      	cmp	r3, #0
 8002206:	d043      	beq.n	8002290 <tjei_encode_and_write_MCU+0x1b8>
        tjei_calculate_variable_length_int(diff, vli);
 8002208:	f107 0310 	add.w	r3, r7, #16
 800220c:	4619      	mov	r1, r3
 800220e:	f8d7 0220 	ldr.w	r0, [r7, #544]	@ 0x220
 8002212:	f7ff fc92 	bl	8001b3a <tjei_calculate_variable_length_int>
        // Write number of bits with Huffman coding
        tjei_write_bits(state, bitbuffer, location, huff_dc_len[vli[1]], huff_dc_code[vli[1]]);
 8002216:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800221a:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 800221e:	885b      	ldrh	r3, [r3, #2]
 8002220:	461a      	mov	r2, r3
 8002222:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002226:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4413      	add	r3, r2
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	4619      	mov	r1, r3
 8002232:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002236:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 800223a:	885b      	ldrh	r3, [r3, #2]
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 8002242:	4413      	add	r3, r2
 8002244:	881b      	ldrh	r3, [r3, #0]
 8002246:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 800224a:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	460b      	mov	r3, r1
 8002252:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002256:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800225a:	6800      	ldr	r0, [r0, #0]
 800225c:	f7ff fca4 	bl	8001ba8 <tjei_write_bits>
        // Write the bits.
        tjei_write_bits(state, bitbuffer, location, vli[1], vli[0]);
 8002260:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002264:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002268:	885a      	ldrh	r2, [r3, #2]
 800226a:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800226e:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002272:	881b      	ldrh	r3, [r3, #0]
 8002274:	f507 710e 	add.w	r1, r7, #568	@ 0x238
 8002278:	f5a1 700b 	sub.w	r0, r1, #556	@ 0x22c
 800227c:	9300      	str	r3, [sp, #0]
 800227e:	4613      	mov	r3, r2
 8002280:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002284:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002288:	6800      	ldr	r0, [r0, #0]
 800228a:	f7ff fc8d 	bl	8001ba8 <tjei_write_bits>
 800228e:	e016      	b.n	80022be <tjei_encode_and_write_MCU+0x1e6>
    } else {
        tjei_write_bits(state, bitbuffer, location, huff_dc_len[0], huff_dc_code[0]);
 8002290:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002294:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	4619      	mov	r1, r3
 800229e:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 80022a2:	881b      	ldrh	r3, [r3, #0]
 80022a4:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 80022a8:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	460b      	mov	r3, r1
 80022b0:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 80022b4:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 80022b8:	6800      	ldr	r0, [r0, #0]
 80022ba:	f7ff fc75 	bl	8001ba8 <tjei_write_bits>
    }

    // ==== Encode AC coefficients ====

    int last_non_zero_i = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
    // Find the last non-zero element.
    for ( int i = 63; i > 0; --i ) {
 80022c4:	233f      	movs	r3, #63	@ 0x3f
 80022c6:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 80022ca:	e013      	b.n	80022f4 <tjei_encode_and_write_MCU+0x21c>
        if (du[i] != 0) {
 80022cc:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80022d0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022d4:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 80022d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d004      	beq.n	80022ea <tjei_encode_and_write_MCU+0x212>
            last_non_zero_i = i;
 80022e0:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 80022e4:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
            break;
 80022e8:	e008      	b.n	80022fc <tjei_encode_and_write_MCU+0x224>
    for ( int i = 63; i > 0; --i ) {
 80022ea:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 80022ee:	3b01      	subs	r3, #1
 80022f0:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 80022f4:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	dce7      	bgt.n	80022cc <tjei_encode_and_write_MCU+0x1f4>
        }
    }

    for ( int i = 1; i <= last_non_zero_i; ++i ) {
 80022fc:	2301      	movs	r3, #1
 80022fe:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 8002302:	e0af      	b.n	8002464 <tjei_encode_and_write_MCU+0x38c>
        // If zero, increase count. If >=15, encode (FF,00)
        int zero_count = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
        while ( du[i] == 0 ) {
 800230a:	e027      	b.n	800235c <tjei_encode_and_write_MCU+0x284>
            ++zero_count;
 800230c:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 8002310:	3301      	adds	r3, #1
 8002312:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
            ++i;
 8002316:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 800231a:	3301      	adds	r3, #1
 800231c:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
            if (zero_count == 16) {
 8002320:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 8002324:	2b10      	cmp	r3, #16
 8002326:	d119      	bne.n	800235c <tjei_encode_and_write_MCU+0x284>
                // encode (ff,00) == 0xf0
                tjei_write_bits(state, bitbuffer, location, huff_ac_len[0xf0], huff_ac_code[0xf0]);
 8002328:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800232c:	33f0      	adds	r3, #240	@ 0xf0
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	4619      	mov	r1, r3
 8002332:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8002336:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800233a:	881b      	ldrh	r3, [r3, #0]
 800233c:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8002340:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 8002344:	9300      	str	r3, [sp, #0]
 8002346:	460b      	mov	r3, r1
 8002348:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800234c:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002350:	6800      	ldr	r0, [r0, #0]
 8002352:	f7ff fc29 	bl	8001ba8 <tjei_write_bits>
                zero_count = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
        while ( du[i] == 0 ) {
 800235c:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002360:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002364:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8002368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d0cd      	beq.n	800230c <tjei_encode_and_write_MCU+0x234>
            }
        }
        tjei_calculate_variable_length_int(du[i], vli);
 8002370:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002374:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002378:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 800237c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002380:	f107 0210 	add.w	r2, r7, #16
 8002384:	4611      	mov	r1, r2
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff fbd7 	bl	8001b3a <tjei_calculate_variable_length_int>

        assert(zero_count < 0x10);
 800238c:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 8002390:	2b0f      	cmp	r3, #15
 8002392:	dd06      	ble.n	80023a2 <tjei_encode_and_write_MCU+0x2ca>
 8002394:	4b47      	ldr	r3, [pc, #284]	@ (80024b4 <tjei_encode_and_write_MCU+0x3dc>)
 8002396:	4a48      	ldr	r2, [pc, #288]	@ (80024b8 <tjei_encode_and_write_MCU+0x3e0>)
 8002398:	f240 3159 	movw	r1, #857	@ 0x359
 800239c:	4847      	ldr	r0, [pc, #284]	@ (80024bc <tjei_encode_and_write_MCU+0x3e4>)
 800239e:	f003 fdc7 	bl	8005f30 <__assert_func>
        assert(vli[1] <= 10);
 80023a2:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80023a6:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80023aa:	885b      	ldrh	r3, [r3, #2]
 80023ac:	2b0a      	cmp	r3, #10
 80023ae:	d906      	bls.n	80023be <tjei_encode_and_write_MCU+0x2e6>
 80023b0:	4b43      	ldr	r3, [pc, #268]	@ (80024c0 <tjei_encode_and_write_MCU+0x3e8>)
 80023b2:	4a41      	ldr	r2, [pc, #260]	@ (80024b8 <tjei_encode_and_write_MCU+0x3e0>)
 80023b4:	f240 315a 	movw	r1, #858	@ 0x35a
 80023b8:	4840      	ldr	r0, [pc, #256]	@ (80024bc <tjei_encode_and_write_MCU+0x3e4>)
 80023ba:	f003 fdb9 	bl	8005f30 <__assert_func>

        uint16_t sym1 = (uint16_t)((uint16_t)zero_count << 4) | vli[1];
 80023be:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	011b      	lsls	r3, r3, #4
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80023cc:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80023d0:	885b      	ldrh	r3, [r3, #2]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e

        assert(huff_ac_len[sym1] != 0);
 80023d8:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 80023dc:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 80023e0:	4413      	add	r3, r2
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d106      	bne.n	80023f6 <tjei_encode_and_write_MCU+0x31e>
 80023e8:	4b36      	ldr	r3, [pc, #216]	@ (80024c4 <tjei_encode_and_write_MCU+0x3ec>)
 80023ea:	4a33      	ldr	r2, [pc, #204]	@ (80024b8 <tjei_encode_and_write_MCU+0x3e0>)
 80023ec:	f240 315e 	movw	r1, #862	@ 0x35e
 80023f0:	4832      	ldr	r0, [pc, #200]	@ (80024bc <tjei_encode_and_write_MCU+0x3e4>)
 80023f2:	f003 fd9d 	bl	8005f30 <__assert_func>

        // Write symbol 1  --- (RUNLENGTH, SIZE)
        tjei_write_bits(state, bitbuffer, location, huff_ac_len[sym1], huff_ac_code[sym1]);
 80023f6:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 80023fa:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 80023fe:	4413      	add	r3, r2
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	4619      	mov	r1, r3
 8002404:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 800240e:	4413      	add	r3, r2
 8002410:	881b      	ldrh	r3, [r3, #0]
 8002412:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8002416:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	460b      	mov	r3, r1
 800241e:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002422:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002426:	6800      	ldr	r0, [r0, #0]
 8002428:	f7ff fbbe 	bl	8001ba8 <tjei_write_bits>
        // Write symbol 2  --- (AMPLITUDE)
        tjei_write_bits(state, bitbuffer, location, vli[1], vli[0]);
 800242c:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002430:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002434:	885a      	ldrh	r2, [r3, #2]
 8002436:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800243a:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 800243e:	881b      	ldrh	r3, [r3, #0]
 8002440:	f507 710e 	add.w	r1, r7, #568	@ 0x238
 8002444:	f5a1 700b 	sub.w	r0, r1, #556	@ 0x22c
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	4613      	mov	r3, r2
 800244c:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002450:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002454:	6800      	ldr	r0, [r0, #0]
 8002456:	f7ff fba7 	bl	8001ba8 <tjei_write_bits>
    for ( int i = 1; i <= last_non_zero_i; ++i ) {
 800245a:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 800245e:	3301      	adds	r3, #1
 8002460:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 8002464:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8002468:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 800246c:	429a      	cmp	r2, r3
 800246e:	f77f af49 	ble.w	8002304 <tjei_encode_and_write_MCU+0x22c>
    }

    if (last_non_zero_i != 63) {
 8002472:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8002476:	2b3f      	cmp	r3, #63	@ 0x3f
 8002478:	d014      	beq.n	80024a4 <tjei_encode_and_write_MCU+0x3cc>
        // write EOB HUFF(00,00)
        tjei_write_bits(state, bitbuffer, location, huff_ac_len[0], huff_ac_code[0]);
 800247a:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	4619      	mov	r1, r3
 8002482:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 800248c:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 8002490:	9300      	str	r3, [sp, #0]
 8002492:	460b      	mov	r3, r1
 8002494:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002498:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800249c:	6800      	ldr	r0, [r0, #0]
 800249e:	f7ff fb83 	bl	8001ba8 <tjei_write_bits>
    }
    return;
 80024a2:	bf00      	nop
 80024a4:	bf00      	nop
}
 80024a6:	f507 770f 	add.w	r7, r7, #572	@ 0x23c
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd90      	pop	{r4, r7, pc}
 80024ae:	bf00      	nop
 80024b0:	08007a0c 	.word	0x08007a0c
 80024b4:	080076a0 	.word	0x080076a0
 80024b8:	08007ab4 	.word	0x08007ab4
 80024bc:	08007660 	.word	0x08007660
 80024c0:	080076b4 	.word	0x080076b4
 80024c4:	080076c4 	.word	0x080076c4

080024c8 <tjei_huff_expand>:
};
#endif

// Set up huffman tables in state.
static void tjei_huff_expand(TJEState* state)
{
 80024c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024cc:	f6ad 4d4c 	subw	sp, sp, #3148	@ 0xc4c
 80024d0:	af04      	add	r7, sp, #16
 80024d2:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80024d6:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80024da:	6018      	str	r0, [r3, #0]
    assert(state);
 80024dc:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80024e0:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d106      	bne.n	80024f8 <tjei_huff_expand+0x30>
 80024ea:	4b9e      	ldr	r3, [pc, #632]	@ (8002764 <tjei_huff_expand+0x29c>)
 80024ec:	4a9e      	ldr	r2, [pc, #632]	@ (8002768 <tjei_huff_expand+0x2a0>)
 80024ee:	f240 317f 	movw	r1, #895	@ 0x37f
 80024f2:	489e      	ldr	r0, [pc, #632]	@ (800276c <tjei_huff_expand+0x2a4>)
 80024f4:	f003 fd1c 	bl	8005f30 <__assert_func>

    state->ht_bits[TJEI_LUMA_DC]   = tjei_default_ht_luma_dc_len;
 80024f8:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80024fc:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a9b      	ldr	r2, [pc, #620]	@ (8002770 <tjei_huff_expand+0x2a8>)
 8002504:	f8c3 2c04 	str.w	r2, [r3, #3076]	@ 0xc04
    state->ht_bits[TJEI_LUMA_AC]   = tjei_default_ht_luma_ac_len;
 8002508:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 800250c:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a98      	ldr	r2, [pc, #608]	@ (8002774 <tjei_huff_expand+0x2ac>)
 8002514:	f8c3 2c08 	str.w	r2, [r3, #3080]	@ 0xc08
    state->ht_bits[TJEI_CHROMA_DC] = tjei_default_ht_chroma_dc_len;
 8002518:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 800251c:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a95      	ldr	r2, [pc, #596]	@ (8002778 <tjei_huff_expand+0x2b0>)
 8002524:	f8c3 2c0c 	str.w	r2, [r3, #3084]	@ 0xc0c
    state->ht_bits[TJEI_CHROMA_AC] = tjei_default_ht_chroma_ac_len;
 8002528:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 800252c:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a92      	ldr	r2, [pc, #584]	@ (800277c <tjei_huff_expand+0x2b4>)
 8002534:	f8c3 2c10 	str.w	r2, [r3, #3088]	@ 0xc10

    state->ht_vals[TJEI_LUMA_DC]   = tjei_default_ht_luma_dc;
 8002538:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 800253c:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a8f      	ldr	r2, [pc, #572]	@ (8002780 <tjei_huff_expand+0x2b8>)
 8002544:	f8c3 2c14 	str.w	r2, [r3, #3092]	@ 0xc14
    state->ht_vals[TJEI_LUMA_AC]   = tjei_default_ht_luma_ac;
 8002548:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 800254c:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a8c      	ldr	r2, [pc, #560]	@ (8002784 <tjei_huff_expand+0x2bc>)
 8002554:	f8c3 2c18 	str.w	r2, [r3, #3096]	@ 0xc18
    state->ht_vals[TJEI_CHROMA_DC] = tjei_default_ht_chroma_dc;
 8002558:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 800255c:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a89      	ldr	r2, [pc, #548]	@ (8002788 <tjei_huff_expand+0x2c0>)
 8002564:	f8c3 2c1c 	str.w	r2, [r3, #3100]	@ 0xc1c
    state->ht_vals[TJEI_CHROMA_AC] = tjei_default_ht_chroma_ac;
 8002568:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 800256c:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a86      	ldr	r2, [pc, #536]	@ (800278c <tjei_huff_expand+0x2c4>)
 8002574:	f8c3 2c20 	str.w	r2, [r3, #3104]	@ 0xc20

    // How many codes in total for each of LUMA_(DC|AC) and CHROMA_(DC|AC)
    int32_t spec_tables_len[4] = { 0 };
 8002578:	f507 6341 	add.w	r3, r7, #3088	@ 0xc10
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]

    for ( int i = 0; i < 4; ++i ) {
 8002586:	2300      	movs	r3, #0
 8002588:	f8c7 3c34 	str.w	r3, [r7, #3124]	@ 0xc34
 800258c:	e032      	b.n	80025f4 <tjei_huff_expand+0x12c>
        for ( int k = 0; k < 16; ++k ) {
 800258e:	2300      	movs	r3, #0
 8002590:	f8c7 3c30 	str.w	r3, [r7, #3120]	@ 0xc30
 8002594:	e025      	b.n	80025e2 <tjei_huff_expand+0x11a>
            spec_tables_len[i] += state->ht_bits[i][k];
 8002596:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 80025a0:	443b      	add	r3, r7
 80025a2:	f853 2c28 	ldr.w	r2, [r3, #-40]
 80025a6:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80025aa:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80025ae:	6819      	ldr	r1, [r3, #0]
 80025b0:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 80025b4:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	440b      	add	r3, r1
 80025bc:	6859      	ldr	r1, [r3, #4]
 80025be:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 80025c2:	440b      	add	r3, r1
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	441a      	add	r2, r3
 80025c8:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 80025d2:	443b      	add	r3, r7
 80025d4:	f843 2c28 	str.w	r2, [r3, #-40]
        for ( int k = 0; k < 16; ++k ) {
 80025d8:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 80025dc:	3301      	adds	r3, #1
 80025de:	f8c7 3c30 	str.w	r3, [r7, #3120]	@ 0xc30
 80025e2:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 80025e6:	2b0f      	cmp	r3, #15
 80025e8:	ddd5      	ble.n	8002596 <tjei_huff_expand+0xce>
    for ( int i = 0; i < 4; ++i ) {
 80025ea:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 80025ee:	3301      	adds	r3, #1
 80025f0:	f8c7 3c34 	str.w	r3, [r7, #3124]	@ 0xc34
 80025f4:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	ddc8      	ble.n	800258e <tjei_huff_expand+0xc6>
    }

    // Fill out the extended tables..
    uint8_t huffsize[4][257];
    uint16_t huffcode[4][256];
    for ( int i = 0; i < 4; ++i ) {
 80025fc:	2300      	movs	r3, #0
 80025fe:	f8c7 3c2c 	str.w	r3, [r7, #3116]	@ 0xc2c
 8002602:	e04a      	b.n	800269a <tjei_huff_expand+0x1d2>
        assert (256 >= spec_tables_len[i]);
 8002604:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 800260e:	443b      	add	r3, r7
 8002610:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002614:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002618:	dd06      	ble.n	8002628 <tjei_huff_expand+0x160>
 800261a:	4b5d      	ldr	r3, [pc, #372]	@ (8002790 <tjei_huff_expand+0x2c8>)
 800261c:	4a52      	ldr	r2, [pc, #328]	@ (8002768 <tjei_huff_expand+0x2a0>)
 800261e:	f44f 7166 	mov.w	r1, #920	@ 0x398
 8002622:	4852      	ldr	r0, [pc, #328]	@ (800276c <tjei_huff_expand+0x2a4>)
 8002624:	f003 fc84 	bl	8005f30 <__assert_func>
        tjei_huff_get_code_lengths(huffsize[i], state->ht_bits[i]);
 8002628:	f607 010c 	addw	r1, r7, #2060	@ 0x80c
 800262c:	f8d7 2c2c 	ldr.w	r2, [r7, #3116]	@ 0xc2c
 8002630:	4613      	mov	r3, r2
 8002632:	021b      	lsls	r3, r3, #8
 8002634:	4413      	add	r3, r2
 8002636:	18c8      	adds	r0, r1, r3
 8002638:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 800263c:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002646:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	4619      	mov	r1, r3
 8002652:	f7ff f9bb 	bl	80019cc <tjei_huff_get_code_lengths>
        tjei_huff_get_codes(huffcode[i], huffsize[i], spec_tables_len[i]);
 8002656:	f107 020c 	add.w	r2, r7, #12
 800265a:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 800265e:	025b      	lsls	r3, r3, #9
 8002660:	18d0      	adds	r0, r2, r3
 8002662:	f607 010c 	addw	r1, r7, #2060	@ 0x80c
 8002666:	f8d7 2c2c 	ldr.w	r2, [r7, #3116]	@ 0xc2c
 800266a:	4613      	mov	r3, r2
 800266c:	021b      	lsls	r3, r3, #8
 800266e:	4413      	add	r3, r2
 8002670:	4419      	add	r1, r3
 8002672:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 800267c:	443b      	add	r3, r7
 800267e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002682:	17da      	asrs	r2, r3, #31
 8002684:	4698      	mov	r8, r3
 8002686:	4691      	mov	r9, r2
 8002688:	4642      	mov	r2, r8
 800268a:	464b      	mov	r3, r9
 800268c:	f7ff f9d2 	bl	8001a34 <tjei_huff_get_codes>
    for ( int i = 0; i < 4; ++i ) {
 8002690:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002694:	3301      	adds	r3, #1
 8002696:	f8c7 3c2c 	str.w	r3, [r7, #3116]	@ 0xc2c
 800269a:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 800269e:	2b03      	cmp	r3, #3
 80026a0:	ddb0      	ble.n	8002604 <tjei_huff_expand+0x13c>
    }
    for ( int i = 0; i < 4; ++i ) {
 80026a2:	2300      	movs	r3, #0
 80026a4:	f8c7 3c28 	str.w	r3, [r7, #3112]	@ 0xc28
 80026a8:	e051      	b.n	800274e <tjei_huff_expand+0x286>
        int64_t count = spec_tables_len[i];
 80026aa:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 80026b4:	443b      	add	r3, r7
 80026b6:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80026ba:	17da      	asrs	r2, r3, #31
 80026bc:	461c      	mov	r4, r3
 80026be:	4615      	mov	r5, r2
 80026c0:	f507 6342 	add.w	r3, r7, #3104	@ 0xc20
 80026c4:	e9c3 4500 	strd	r4, r5, [r3]
        tjei_huff_get_extended(state->ehuffsize[i],
 80026c8:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80026cc:	f6a3 4134 	subw	r1, r3, #3124	@ 0xc34
 80026d0:	f8d7 2c28 	ldr.w	r2, [r7, #3112]	@ 0xc28
 80026d4:	4613      	mov	r3, r2
 80026d6:	021b      	lsls	r3, r3, #8
 80026d8:	4413      	add	r3, r2
 80026da:	680a      	ldr	r2, [r1, #0]
 80026dc:	18d0      	adds	r0, r2, r3
                               state->ehuffcode[i],
 80026de:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80026e2:	f6a3 4234 	subw	r2, r3, #3124	@ 0xc34
 80026e6:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 80026ea:	3302      	adds	r3, #2
 80026ec:	025b      	lsls	r3, r3, #9
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	4413      	add	r3, r2
 80026f2:	1d1e      	adds	r6, r3, #4
        tjei_huff_get_extended(state->ehuffsize[i],
 80026f4:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80026f8:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002702:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4413      	add	r3, r2
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	603b      	str	r3, [r7, #0]
 800270e:	f607 010c 	addw	r1, r7, #2060	@ 0x80c
 8002712:	f8d7 2c28 	ldr.w	r2, [r7, #3112]	@ 0xc28
 8002716:	4613      	mov	r3, r2
 8002718:	021b      	lsls	r3, r3, #8
 800271a:	4413      	add	r3, r2
 800271c:	eb01 0c03 	add.w	ip, r1, r3
 8002720:	f107 020c 	add.w	r2, r7, #12
 8002724:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002728:	025b      	lsls	r3, r3, #9
 800272a:	18d1      	adds	r1, r2, r3
 800272c:	f507 6e42 	add.w	lr, r7, #3104	@ 0xc20
 8002730:	e9de 2300 	ldrd	r2, r3, [lr]
 8002734:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002738:	9100      	str	r1, [sp, #0]
 800273a:	4663      	mov	r3, ip
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	4631      	mov	r1, r6
 8002740:	f7ff f9c8 	bl	8001ad4 <tjei_huff_get_extended>
    for ( int i = 0; i < 4; ++i ) {
 8002744:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002748:	3301      	adds	r3, #1
 800274a:	f8c7 3c28 	str.w	r3, [r7, #3112]	@ 0xc28
 800274e:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002752:	2b03      	cmp	r3, #3
 8002754:	dda9      	ble.n	80026aa <tjei_huff_expand+0x1e2>
                               state->ht_vals[i],
                               &huffsize[i][0],
                               &huffcode[i][0], count);
    }
}
 8002756:	bf00      	nop
 8002758:	bf00      	nop
 800275a:	f607 473c 	addw	r7, r7, #3132	@ 0xc3c
 800275e:	46bd      	mov	sp, r7
 8002760:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002764:	080076dc 	.word	0x080076dc
 8002768:	08007ad0 	.word	0x08007ad0
 800276c:	08007660 	.word	0x08007660
 8002770:	0800786c 	.word	0x0800786c
 8002774:	080078a4 	.word	0x080078a4
 8002778:	08007888 	.word	0x08007888
 800277c:	08007958 	.word	0x08007958
 8002780:	0800787c 	.word	0x0800787c
 8002784:	080078b4 	.word	0x080078b4
 8002788:	08007898 	.word	0x08007898
 800278c:	08007968 	.word	0x08007968
 8002790:	080076e4 	.word	0x080076e4

08002794 <tjei_encode_main>:
static int tjei_encode_main(TJEState* state,
                            const unsigned char* src_data,
                            const int width,
                            const int height,
                            const int src_num_components)
{
 8002794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002796:	f2ad 5dfc 	subw	sp, sp, #1532	@ 0x5fc
 800279a:	af06      	add	r7, sp, #24
 800279c:	f507 64bc 	add.w	r4, r7, #1504	@ 0x5e0
 80027a0:	f2a4 54cc 	subw	r4, r4, #1484	@ 0x5cc
 80027a4:	6020      	str	r0, [r4, #0]
 80027a6:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 80027aa:	f5a0 60ba 	sub.w	r0, r0, #1488	@ 0x5d0
 80027ae:	6001      	str	r1, [r0, #0]
 80027b0:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 80027b4:	f2a1 51d4 	subw	r1, r1, #1492	@ 0x5d4
 80027b8:	600a      	str	r2, [r1, #0]
 80027ba:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80027be:	f5a2 62bb 	sub.w	r2, r2, #1496	@ 0x5d8
 80027c2:	6013      	str	r3, [r2, #0]
    if (src_num_components != 3 && src_num_components != 4) {
 80027c4:	f8d7 35f8 	ldr.w	r3, [r7, #1528]	@ 0x5f8
 80027c8:	2b03      	cmp	r3, #3
 80027ca:	d006      	beq.n	80027da <tjei_encode_main+0x46>
 80027cc:	f8d7 35f8 	ldr.w	r3, [r7, #1528]	@ 0x5f8
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d002      	beq.n	80027da <tjei_encode_main+0x46>
        return 0;
 80027d4:	2300      	movs	r3, #0
 80027d6:	f000 bd61 	b.w	800329c <tjei_encode_main+0xb08>
    }

    if (width > 0xffff || height > 0xffff) {
 80027da:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80027de:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e8:	da07      	bge.n	80027fa <tjei_encode_main+0x66>
 80027ea:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80027ee:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027f8:	db02      	blt.n	8002800 <tjei_encode_main+0x6c>
        return 0;
 80027fa:	2300      	movs	r3, #0
 80027fc:	f000 bd4e 	b.w	800329c <tjei_encode_main+0xb08>
        1.0f, 1.387039845f, 1.306562965f, 1.175875602f,
        1.0f, 0.785694958f, 0.541196100f, 0.275899379f
    };

    // build (de)quantization tables
    for(int y=0; y<8; y++) {
 8002800:	2300      	movs	r3, #0
 8002802:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002806:	e09c      	b.n	8002942 <tjei_encode_main+0x1ae>
        for(int x=0; x<8; x++) {
 8002808:	2300      	movs	r3, #0
 800280a:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 800280e:	e08e      	b.n	800292e <tjei_encode_main+0x19a>
            int i = y*8 + x;
 8002810:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002814:	00db      	lsls	r3, r3, #3
 8002816:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 800281a:	4413      	add	r3, r2
 800281c:	f8c7 359c 	str.w	r3, [r7, #1436]	@ 0x59c
            pqt.luma[y*8+x] = 1.0f / (8 * aan_scales[x] * aan_scales[y] * state->qt_luma[tjei_zig_zag[i]]);
 8002820:	4ac5      	ldr	r2, [pc, #788]	@ (8002b38 <tjei_encode_main+0x3a4>)
 8002822:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800282a:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800282e:	4618      	mov	r0, r3
 8002830:	f7fd fdd6 	bl	80003e0 <__aeabi_fmul>
 8002834:	4603      	mov	r3, r0
 8002836:	4618      	mov	r0, r3
 8002838:	4abf      	ldr	r2, [pc, #764]	@ (8002b38 <tjei_encode_main+0x3a4>)
 800283a:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 800283e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002842:	4619      	mov	r1, r3
 8002844:	f7fd fdcc 	bl	80003e0 <__aeabi_fmul>
 8002848:	4603      	mov	r3, r0
 800284a:	461c      	mov	r4, r3
 800284c:	4abb      	ldr	r2, [pc, #748]	@ (8002b3c <tjei_encode_main+0x3a8>)
 800284e:	f8d7 359c 	ldr.w	r3, [r7, #1436]	@ 0x59c
 8002852:	4413      	add	r3, r2
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	461a      	mov	r2, r3
 8002858:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800285c:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4413      	add	r3, r2
 8002864:	f893 3c24 	ldrb.w	r3, [r3, #3108]	@ 0xc24
 8002868:	4618      	mov	r0, r3
 800286a:	f7fd fd65 	bl	8000338 <__aeabi_i2f>
 800286e:	4603      	mov	r3, r0
 8002870:	4619      	mov	r1, r3
 8002872:	4620      	mov	r0, r4
 8002874:	f7fd fdb4 	bl	80003e0 <__aeabi_fmul>
 8002878:	4603      	mov	r3, r0
 800287a:	4619      	mov	r1, r3
 800287c:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002880:	00da      	lsls	r2, r3, #3
 8002882:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002886:	18d4      	adds	r4, r2, r3
 8002888:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800288c:	f7fd fe5c 	bl	8000548 <__aeabi_fdiv>
 8002890:	4603      	mov	r3, r0
 8002892:	4619      	mov	r1, r3
 8002894:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002898:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800289c:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 80028a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            pqt.chroma[y*8+x] = 1.0f / (8 * aan_scales[x] * aan_scales[y] * state->qt_chroma[tjei_zig_zag[i]]);
 80028a4:	4aa4      	ldr	r2, [pc, #656]	@ (8002b38 <tjei_encode_main+0x3a4>)
 80028a6:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 80028aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ae:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7fd fd94 	bl	80003e0 <__aeabi_fmul>
 80028b8:	4603      	mov	r3, r0
 80028ba:	4618      	mov	r0, r3
 80028bc:	4a9e      	ldr	r2, [pc, #632]	@ (8002b38 <tjei_encode_main+0x3a4>)
 80028be:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 80028c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c6:	4619      	mov	r1, r3
 80028c8:	f7fd fd8a 	bl	80003e0 <__aeabi_fmul>
 80028cc:	4603      	mov	r3, r0
 80028ce:	461c      	mov	r4, r3
 80028d0:	4a9a      	ldr	r2, [pc, #616]	@ (8002b3c <tjei_encode_main+0x3a8>)
 80028d2:	f8d7 359c 	ldr.w	r3, [r7, #1436]	@ 0x59c
 80028d6:	4413      	add	r3, r2
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	461a      	mov	r2, r3
 80028dc:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80028e0:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4413      	add	r3, r2
 80028e8:	f893 3c64 	ldrb.w	r3, [r3, #3172]	@ 0xc64
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fd fd23 	bl	8000338 <__aeabi_i2f>
 80028f2:	4603      	mov	r3, r0
 80028f4:	4619      	mov	r1, r3
 80028f6:	4620      	mov	r0, r4
 80028f8:	f7fd fd72 	bl	80003e0 <__aeabi_fmul>
 80028fc:	4603      	mov	r3, r0
 80028fe:	4619      	mov	r1, r3
 8002900:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002904:	00da      	lsls	r2, r3, #3
 8002906:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 800290a:	18d4      	adds	r4, r2, r3
 800290c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002910:	f7fd fe1a 	bl	8000548 <__aeabi_fdiv>
 8002914:	4603      	mov	r3, r0
 8002916:	461a      	mov	r2, r3
 8002918:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800291c:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002920:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        for(int x=0; x<8; x++) {
 8002924:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002928:	3301      	adds	r3, #1
 800292a:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 800292e:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002932:	2b07      	cmp	r3, #7
 8002934:	f77f af6c 	ble.w	8002810 <tjei_encode_main+0x7c>
    for(int y=0; y<8; y++) {
 8002938:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 800293c:	3301      	adds	r3, #1
 800293e:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002942:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002946:	2b07      	cmp	r3, #7
 8002948:	f77f af5e 	ble.w	8002808 <tjei_encode_main+0x74>
#endif

    { // Write header
        TJEJPEGHeader header;
        // JFIF header.
        header.SOI = tjei_be_word(0xffd8);  // Sequential DCT
 800294c:	f64f 70d8 	movw	r0, #65496	@ 0xffd8
 8002950:	f7fe ff05 	bl	800175e <tjei_be_word>
 8002954:	4603      	mov	r3, r0
 8002956:	461a      	mov	r2, r3
 8002958:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800295c:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002960:	801a      	strh	r2, [r3, #0]
        header.APP0 = tjei_be_word(0xffe0);
 8002962:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8002966:	f7fe fefa 	bl	800175e <tjei_be_word>
 800296a:	4603      	mov	r3, r0
 800296c:	461a      	mov	r2, r3
 800296e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002972:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002976:	805a      	strh	r2, [r3, #2]

        uint16_t jfif_len = sizeof(TJEJPEGHeader) - 4 /*SOI & APP0 markers*/;
 8002978:	2310      	movs	r3, #16
 800297a:	f8a7 35b2 	strh.w	r3, [r7, #1458]	@ 0x5b2
        header.jfif_len = tjei_be_word(jfif_len);
 800297e:	f8b7 35b2 	ldrh.w	r3, [r7, #1458]	@ 0x5b2
 8002982:	4618      	mov	r0, r3
 8002984:	f7fe feeb 	bl	800175e <tjei_be_word>
 8002988:	4603      	mov	r3, r0
 800298a:	461a      	mov	r2, r3
 800298c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002990:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002994:	809a      	strh	r2, [r3, #4]
        memcpy(header.jfif_id, (void*)tjeik_jfif_id, 5);
 8002996:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800299a:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 800299e:	4a68      	ldr	r2, [pc, #416]	@ (8002b40 <tjei_encode_main+0x3ac>)
 80029a0:	3306      	adds	r3, #6
 80029a2:	6810      	ldr	r0, [r2, #0]
 80029a4:	6018      	str	r0, [r3, #0]
 80029a6:	7912      	ldrb	r2, [r2, #4]
 80029a8:	711a      	strb	r2, [r3, #4]
        header.version = tjei_be_word(0x0102);
 80029aa:	f44f 7081 	mov.w	r0, #258	@ 0x102
 80029ae:	f7fe fed6 	bl	800175e <tjei_be_word>
 80029b2:	4603      	mov	r3, r0
 80029b4:	461a      	mov	r2, r3
 80029b6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80029ba:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 80029be:	f8a3 200b 	strh.w	r2, [r3, #11]
        header.units = 0x01;  // Dots-per-inch
 80029c2:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80029c6:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 80029ca:	2201      	movs	r2, #1
 80029cc:	735a      	strb	r2, [r3, #13]
        header.x_density = tjei_be_word(0x0060);  // 96 DPI
 80029ce:	2060      	movs	r0, #96	@ 0x60
 80029d0:	f7fe fec5 	bl	800175e <tjei_be_word>
 80029d4:	4603      	mov	r3, r0
 80029d6:	461a      	mov	r2, r3
 80029d8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80029dc:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 80029e0:	81da      	strh	r2, [r3, #14]
        header.y_density = tjei_be_word(0x0060);  // 96 DPI
 80029e2:	2060      	movs	r0, #96	@ 0x60
 80029e4:	f7fe febb 	bl	800175e <tjei_be_word>
 80029e8:	4603      	mov	r3, r0
 80029ea:	461a      	mov	r2, r3
 80029ec:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80029f0:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 80029f4:	821a      	strh	r2, [r3, #16]
        header.x_thumb = 0;
 80029f6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80029fa:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 80029fe:	2200      	movs	r2, #0
 8002a00:	749a      	strb	r2, [r3, #18]
        header.y_thumb = 0;
 8002a02:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002a06:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	74da      	strb	r2, [r3, #19]
        tjei_write(state, &header, sizeof(TJEJPEGHeader), 1);
 8002a0e:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8002a12:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002a16:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	2214      	movs	r2, #20
 8002a1e:	6800      	ldr	r0, [r0, #0]
 8002a20:	f7fe feb2 	bl	8001788 <tjei_write>
    }
    {  // Write comment
        TJEJPEGComment com;
        uint16_t com_len = 2 + sizeof(tjeik_com_str) - 1;
 8002a24:	231e      	movs	r3, #30
 8002a26:	f8a7 35b0 	strh.w	r3, [r7, #1456]	@ 0x5b0
        // Comment
        com.com = tjei_be_word(0xfffe);
 8002a2a:	f64f 70fe 	movw	r0, #65534	@ 0xfffe
 8002a2e:	f7fe fe96 	bl	800175e <tjei_be_word>
 8002a32:	4603      	mov	r3, r0
 8002a34:	461a      	mov	r2, r3
 8002a36:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002a3a:	f2a3 53c4 	subw	r3, r3, #1476	@ 0x5c4
 8002a3e:	801a      	strh	r2, [r3, #0]
        com.com_len = tjei_be_word(com_len);
 8002a40:	f8b7 35b0 	ldrh.w	r3, [r7, #1456]	@ 0x5b0
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7fe fe8a 	bl	800175e <tjei_be_word>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002a52:	f2a3 53c4 	subw	r3, r3, #1476	@ 0x5c4
 8002a56:	805a      	strh	r2, [r3, #2]
        memcpy(com.com_str, (void*)tjeik_com_str, sizeof(tjeik_com_str)-1);
 8002a58:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002a5c:	f2a3 53c4 	subw	r3, r3, #1476	@ 0x5c4
 8002a60:	4a38      	ldr	r2, [pc, #224]	@ (8002b44 <tjei_encode_main+0x3b0>)
 8002a62:	1d1c      	adds	r4, r3, #4
 8002a64:	4615      	mov	r5, r2
 8002a66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        tjei_write(state, &com, sizeof(TJEJPEGComment), 1);
 8002a72:	f107 011c 	add.w	r1, r7, #28
 8002a76:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002a7a:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8002a7e:	2301      	movs	r3, #1
 8002a80:	2220      	movs	r2, #32
 8002a82:	6800      	ldr	r0, [r0, #0]
 8002a84:	f7fe fe80 	bl	8001788 <tjei_write>
    }

    // Write quantization tables.
    tjei_write_DQT(state, state->qt_luma, 0x00);
 8002a88:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002a8c:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f603 4124 	addw	r1, r3, #3108	@ 0xc24
 8002a96:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002a9a:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	6818      	ldr	r0, [r3, #0]
 8002aa2:	f7fe fed9 	bl	8001858 <tjei_write_DQT>
    tjei_write_DQT(state, state->qt_chroma, 0x01);
 8002aa6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002aaa:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f603 4164 	addw	r1, r3, #3172	@ 0xc64
 8002ab4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ab8:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002abc:	2201      	movs	r2, #1
 8002abe:	6818      	ldr	r0, [r3, #0]
 8002ac0:	f7fe feca 	bl	8001858 <tjei_write_DQT>

    {  // Write the frame marker.
        TJEFrameHeader header;
        header.SOF = tjei_be_word(0xffc0);
 8002ac4:	f64f 70c0 	movw	r0, #65472	@ 0xffc0
 8002ac8:	f7fe fe49 	bl	800175e <tjei_be_word>
 8002acc:	4603      	mov	r3, r0
 8002ace:	461a      	mov	r2, r3
 8002ad0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ad4:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8002ad8:	801a      	strh	r2, [r3, #0]
        header.len = tjei_be_word(8 + 3 * 3);
 8002ada:	2011      	movs	r0, #17
 8002adc:	f7fe fe3f 	bl	800175e <tjei_be_word>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ae8:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8002aec:	805a      	strh	r2, [r3, #2]
        header.precision = 8;
 8002aee:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002af2:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8002af6:	2208      	movs	r2, #8
 8002af8:	711a      	strb	r2, [r3, #4]
        assert(width <= 0xffff);
 8002afa:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002afe:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b08:	db06      	blt.n	8002b18 <tjei_encode_main+0x384>
 8002b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b48 <tjei_encode_main+0x3b4>)
 8002b0c:	4a0f      	ldr	r2, [pc, #60]	@ (8002b4c <tjei_encode_main+0x3b8>)
 8002b0e:	f240 31f3 	movw	r1, #1011	@ 0x3f3
 8002b12:	480f      	ldr	r0, [pc, #60]	@ (8002b50 <tjei_encode_main+0x3bc>)
 8002b14:	f003 fa0c 	bl	8005f30 <__assert_func>
        assert(height <= 0xffff);
 8002b18:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002b1c:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b26:	db17      	blt.n	8002b58 <tjei_encode_main+0x3c4>
 8002b28:	4b0a      	ldr	r3, [pc, #40]	@ (8002b54 <tjei_encode_main+0x3c0>)
 8002b2a:	4a08      	ldr	r2, [pc, #32]	@ (8002b4c <tjei_encode_main+0x3b8>)
 8002b2c:	f44f 717d 	mov.w	r1, #1012	@ 0x3f4
 8002b30:	4807      	ldr	r0, [pc, #28]	@ (8002b50 <tjei_encode_main+0x3bc>)
 8002b32:	f003 f9fd 	bl	8005f30 <__assert_func>
 8002b36:	bf00      	nop
 8002b38:	08007ae4 	.word	0x08007ae4
 8002b3c:	08007a0c 	.word	0x08007a0c
 8002b40:	08007a4c 	.word	0x08007a4c
 8002b44:	08007a54 	.word	0x08007a54
 8002b48:	08007700 	.word	0x08007700
 8002b4c:	08007b04 	.word	0x08007b04
 8002b50:	08007660 	.word	0x08007660
 8002b54:	08007710 	.word	0x08007710
        header.width = tjei_be_word((uint16_t)width);
 8002b58:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002b5c:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7fe fdfa 	bl	800175e <tjei_be_word>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002b72:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8002b76:	f8a3 2007 	strh.w	r2, [r3, #7]
        header.height = tjei_be_word((uint16_t)height);
 8002b7a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002b7e:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fe fde9 	bl	800175e <tjei_be_word>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	461a      	mov	r2, r3
 8002b90:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002b94:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8002b98:	f8a3 2005 	strh.w	r2, [r3, #5]
        header.num_components = 3;
 8002b9c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ba0:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	725a      	strb	r2, [r3, #9]
        uint8_t tables[3] = {
 8002ba8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002bac:	f5a3 63b1 	sub.w	r3, r3, #1416	@ 0x588
 8002bb0:	4aa9      	ldr	r2, [pc, #676]	@ (8002e58 <tjei_encode_main+0x6c4>)
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	8019      	strh	r1, [r3, #0]
 8002bb8:	3302      	adds	r3, #2
 8002bba:	0c12      	lsrs	r2, r2, #16
 8002bbc:	701a      	strb	r2, [r3, #0]
            0,  // Luma component gets luma table (see tjei_write_DQT call above.)
            1,  // Chroma component gets chroma table
            1,  // Chroma component gets chroma table
        };
        for (int i = 0; i < 3; ++i) {
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 8002bc4:	e035      	b.n	8002c32 <tjei_encode_main+0x49e>
            TJEComponentSpec spec;
            spec.component_id = (uint8_t)(i + 1);  // No particular reason. Just 1, 2, 3.
 8002bc6:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	3301      	adds	r3, #1
 8002bce:	b2da      	uxtb	r2, r3
 8002bd0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002bd4:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 8002bd8:	701a      	strb	r2, [r3, #0]
            spec.sampling_factors = (uint8_t)0x11;
 8002bda:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002bde:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 8002be2:	2211      	movs	r2, #17
 8002be4:	705a      	strb	r2, [r3, #1]
            spec.qt = tables[i];
 8002be6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002bea:	f5a3 62b1 	sub.w	r2, r3, #1416	@ 0x588
 8002bee:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8002bf2:	4413      	add	r3, r2
 8002bf4:	781a      	ldrb	r2, [r3, #0]
 8002bf6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002bfa:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 8002bfe:	709a      	strb	r2, [r3, #2]

            header.component_spec[i] = spec;
 8002c00:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002c04:	f2a3 5184 	subw	r1, r3, #1412	@ 0x584
 8002c08:	f8d7 25d4 	ldr.w	r2, [r7, #1492]	@ 0x5d4
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	4413      	add	r3, r2
 8002c12:	440b      	add	r3, r1
 8002c14:	3308      	adds	r3, #8
 8002c16:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8002c1a:	f2a2 528c 	subw	r2, r2, #1420	@ 0x58c
 8002c1e:	3302      	adds	r3, #2
 8002c20:	8811      	ldrh	r1, [r2, #0]
 8002c22:	7892      	ldrb	r2, [r2, #2]
 8002c24:	8019      	strh	r1, [r3, #0]
 8002c26:	709a      	strb	r2, [r3, #2]
        for (int i = 0; i < 3; ++i) {
 8002c28:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 8002c32:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	ddc5      	ble.n	8002bc6 <tjei_encode_main+0x432>
        }
        // Write to file.
        tjei_write(state, &header, sizeof(TJEFrameHeader), 1);
 8002c3a:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8002c3e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002c42:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8002c46:	2301      	movs	r3, #1
 8002c48:	2213      	movs	r2, #19
 8002c4a:	6800      	ldr	r0, [r0, #0]
 8002c4c:	f7fe fd9c 	bl	8001788 <tjei_write>
    }

    tjei_write_DHT(state, state->ht_bits[TJEI_LUMA_DC],   state->ht_vals[TJEI_LUMA_DC], TJEI_DC, 0);
 8002c50:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002c54:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f8d3 1c04 	ldr.w	r1, [r3, #3076]	@ 0xc04
 8002c5e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002c62:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	@ 0xc14
 8002c6c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002c70:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8002c74:	2300      	movs	r3, #0
 8002c76:	9300      	str	r3, [sp, #0]
 8002c78:	2300      	movs	r3, #0
 8002c7a:	6800      	ldr	r0, [r0, #0]
 8002c7c:	f7fe fe30 	bl	80018e0 <tjei_write_DHT>
    tjei_write_DHT(state, state->ht_bits[TJEI_LUMA_AC],   state->ht_vals[TJEI_LUMA_AC], TJEI_AC, 0);
 8002c80:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002c84:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	@ 0xc08
 8002c8e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002c92:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	@ 0xc18
 8002c9c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ca0:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	9300      	str	r3, [sp, #0]
 8002ca8:	2301      	movs	r3, #1
 8002caa:	6800      	ldr	r0, [r0, #0]
 8002cac:	f7fe fe18 	bl	80018e0 <tjei_write_DHT>
    tjei_write_DHT(state, state->ht_bits[TJEI_CHROMA_DC], state->ht_vals[TJEI_CHROMA_DC], TJEI_DC, 1);
 8002cb0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002cb4:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f8d3 1c0c 	ldr.w	r1, [r3, #3084]	@ 0xc0c
 8002cbe:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002cc2:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	@ 0xc1c
 8002ccc:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002cd0:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	2300      	movs	r3, #0
 8002cda:	6800      	ldr	r0, [r0, #0]
 8002cdc:	f7fe fe00 	bl	80018e0 <tjei_write_DHT>
    tjei_write_DHT(state, state->ht_bits[TJEI_CHROMA_AC], state->ht_vals[TJEI_CHROMA_AC], TJEI_AC, 1);
 8002ce0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ce4:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	@ 0xc10
 8002cee:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002cf2:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f8d3 2c20 	ldr.w	r2, [r3, #3104]	@ 0xc20
 8002cfc:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d00:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8002d04:	2301      	movs	r3, #1
 8002d06:	9300      	str	r3, [sp, #0]
 8002d08:	2301      	movs	r3, #1
 8002d0a:	6800      	ldr	r0, [r0, #0]
 8002d0c:	f7fe fde8 	bl	80018e0 <tjei_write_DHT>

    // Write start of scan
    {
        TJEScanHeader header;
        header.SOS = tjei_be_word(0xffda);
 8002d10:	f64f 70da 	movw	r0, #65498	@ 0xffda
 8002d14:	f7fe fd23 	bl	800175e <tjei_be_word>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d20:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8002d24:	801a      	strh	r2, [r3, #0]
        header.len = tjei_be_word((uint16_t)(6 + (sizeof(TJEFrameComponentSpec) * 3)));
 8002d26:	200c      	movs	r0, #12
 8002d28:	f7fe fd19 	bl	800175e <tjei_be_word>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	461a      	mov	r2, r3
 8002d30:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d34:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8002d38:	805a      	strh	r2, [r3, #2]
        header.num_components = 3;
 8002d3a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d3e:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8002d42:	2203      	movs	r2, #3
 8002d44:	711a      	strb	r2, [r3, #4]

        uint8_t tables[3] = {
 8002d46:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d4a:	f5a3 63b4 	sub.w	r3, r3, #1440	@ 0x5a0
 8002d4e:	4a43      	ldr	r2, [pc, #268]	@ (8002e5c <tjei_encode_main+0x6c8>)
 8002d50:	6812      	ldr	r2, [r2, #0]
 8002d52:	4611      	mov	r1, r2
 8002d54:	8019      	strh	r1, [r3, #0]
 8002d56:	3302      	adds	r3, #2
 8002d58:	0c12      	lsrs	r2, r2, #16
 8002d5a:	701a      	strb	r2, [r3, #0]
            0x00,
            0x11,
            0x11,
        };
        for (int i = 0; i < 3; ++i) {
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 8002d62:	e02a      	b.n	8002dba <tjei_encode_main+0x626>
            TJEFrameComponentSpec cs;
            // Must be equal to component_id from frame header above.
            cs.component_id = (uint8_t)(i + 1);
 8002d64:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d72:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 8002d76:	701a      	strb	r2, [r3, #0]
            cs.dc_ac = (uint8_t)tables[i];
 8002d78:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d7c:	f5a3 62b4 	sub.w	r2, r3, #1440	@ 0x5a0
 8002d80:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 8002d84:	4413      	add	r3, r2
 8002d86:	781a      	ldrb	r2, [r3, #0]
 8002d88:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d8c:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 8002d90:	705a      	strb	r2, [r3, #1]

            header.component_spec[i] = cs;
 8002d92:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d96:	f2a3 529c 	subw	r2, r3, #1436	@ 0x59c
 8002d9a:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	4413      	add	r3, r2
 8002da2:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8002da6:	f2a2 52a4 	subw	r2, r2, #1444	@ 0x5a4
 8002daa:	3305      	adds	r3, #5
 8002dac:	8812      	ldrh	r2, [r2, #0]
 8002dae:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < 3; ++i) {
 8002db0:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 8002db4:	3301      	adds	r3, #1
 8002db6:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 8002dba:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	ddd0      	ble.n	8002d64 <tjei_encode_main+0x5d0>
        }
        header.first = 0;
 8002dc2:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002dc6:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8002dca:	2200      	movs	r2, #0
 8002dcc:	72da      	strb	r2, [r3, #11]
        header.last  = 63;
 8002dce:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002dd2:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8002dd6:	223f      	movs	r2, #63	@ 0x3f
 8002dd8:	731a      	strb	r2, [r3, #12]
        header.ah_al = 0;
 8002dda:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002dde:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8002de2:	2200      	movs	r2, #0
 8002de4:	735a      	strb	r2, [r3, #13]
        tjei_write(state, &header, sizeof(TJEScanHeader), 1);
 8002de6:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8002dea:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002dee:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8002df2:	2301      	movs	r3, #1
 8002df4:	220e      	movs	r2, #14
 8002df6:	6800      	ldr	r0, [r0, #0]
 8002df8:	f7fe fcc6 	bl	8001788 <tjei_write>
    float du_y[64];
    float du_b[64];
    float du_r[64];

    // Set diff to 0.
    int pred_y = 0;
 8002dfc:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e00:	f5a3 63a9 	sub.w	r3, r3, #1352	@ 0x548
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]
    int pred_b = 0;
 8002e08:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e0c:	f2a3 534c 	subw	r3, r3, #1356	@ 0x54c
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]
    int pred_r = 0;
 8002e14:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e18:	f5a3 63aa 	sub.w	r3, r3, #1360	@ 0x550
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]

    // Bit stack
    uint32_t bitbuffer = 0;
 8002e20:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e24:	f2a3 5354 	subw	r3, r3, #1364	@ 0x554
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]
    uint32_t location = 0;
 8002e2c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e30:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]


    for ( int y = 0; y < height; y += 8 ) {
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 8002e3e:	e1ba      	b.n	80031b6 <tjei_encode_main+0xa22>
        for ( int x = 0; x < width; x += 8 ) {
 8002e40:	2300      	movs	r3, #0
 8002e42:	f8c7 35c8 	str.w	r3, [r7, #1480]	@ 0x5c8
 8002e46:	e1a7      	b.n	8003198 <tjei_encode_main+0xa04>
            // Fill MCU from YUV422 data
            for ( int off_y = 0; off_y < 8; ++off_y ) {
 8002e48:	2300      	movs	r3, #0
 8002e4a:	f8c7 35c4 	str.w	r3, [r7, #1476]	@ 0x5c4
 8002e4e:	e0f6      	b.n	800303e <tjei_encode_main+0x8aa>
                for ( int off_x = 0; off_x < 8; ++off_x ) {
 8002e50:	2300      	movs	r3, #0
 8002e52:	f8c7 35c0 	str.w	r3, [r7, #1472]	@ 0x5c0
 8002e56:	e0e8      	b.n	800302a <tjei_encode_main+0x896>
 8002e58:	08007724 	.word	0x08007724
 8002e5c:	08007728 	.word	0x08007728
                    int block_index = (off_y * 8 + off_x);
 8002e60:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 8002e64:	00db      	lsls	r3, r3, #3
 8002e66:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	@ 0x5c0
 8002e6a:	4413      	add	r3, r2
 8002e6c:	f8c7 35ac 	str.w	r3, [r7, #1452]	@ 0x5ac
                    int col = x + off_x;
 8002e70:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	@ 0x5c8
 8002e74:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 8002e78:	4413      	add	r3, r2
 8002e7a:	f8c7 35bc 	str.w	r3, [r7, #1468]	@ 0x5bc
                    int row = y + off_y;
 8002e7e:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 8002e82:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 8002e86:	4413      	add	r3, r2
 8002e88:	f8c7 35b8 	str.w	r3, [r7, #1464]	@ 0x5b8

                    // Handle boundaries
                    if(row >= height) {
 8002e8c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e90:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 8002e94:	f8d7 25b8 	ldr.w	r2, [r7, #1464]	@ 0x5b8
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	db07      	blt.n	8002eae <tjei_encode_main+0x71a>
                        row = height - 1;
 8002e9e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ea2:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	f8c7 35b8 	str.w	r3, [r7, #1464]	@ 0x5b8
                    }
                    if(col >= width) {
 8002eae:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002eb2:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8002eb6:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	@ 0x5bc
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	db07      	blt.n	8002ed0 <tjei_encode_main+0x73c>
                        col = width - 1;
 8002ec0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ec4:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	3b01      	subs	r3, #1
 8002ecc:	f8c7 35bc 	str.w	r3, [r7, #1468]	@ 0x5bc
                    }

                    // YUV422 format: [Y0, Cb, Y1, Cr] for every 2 pixels
                    // Each row: width * 2 bytes
                    int yuv_row_offset = row * width * 2;
 8002ed0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ed4:	f2a3 52d4 	subw	r2, r3, #1492	@ 0x5d4
 8002ed8:	f8d7 35b8 	ldr.w	r3, [r7, #1464]	@ 0x5b8
 8002edc:	6812      	ldr	r2, [r2, #0]
 8002ede:	fb02 f303 	mul.w	r3, r2, r3
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	f8c7 35a8 	str.w	r3, [r7, #1448]	@ 0x5a8
                    int yuv_col_pair = (col / 2) * 4;  // Each pair takes 4 bytes
 8002ee8:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	@ 0x5bc
 8002eec:	0fda      	lsrs	r2, r3, #31
 8002eee:	4413      	add	r3, r2
 8002ef0:	105b      	asrs	r3, r3, #1
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
                    int yuv_index = yuv_row_offset + yuv_col_pair;
 8002ef8:	f8d7 25a8 	ldr.w	r2, [r7, #1448]	@ 0x5a8
 8002efc:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8002f00:	4413      	add	r3, r2
 8002f02:	f8c7 35a0 	str.w	r3, [r7, #1440]	@ 0x5a0

                    uint8_t Y, Cb, Cr;
                    
                    if (col % 2 == 0) {
 8002f06:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	@ 0x5bc
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d123      	bne.n	8002f5a <tjei_encode_main+0x7c6>
                        // Even column: Y0, Cb, Cr
                        Y  = src_data[yuv_index + 0];
 8002f12:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8002f16:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8002f1a:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 8002f1e:	6812      	ldr	r2, [r2, #0]
 8002f20:	4413      	add	r3, r2
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	f887 35b7 	strb.w	r3, [r7, #1463]	@ 0x5b7
                        Cb = src_data[yuv_index + 1];
 8002f28:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8002f32:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 8002f36:	6812      	ldr	r2, [r2, #0]
 8002f38:	4413      	add	r3, r2
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	f887 35b6 	strb.w	r3, [r7, #1462]	@ 0x5b6
                        Cr = src_data[yuv_index + 3];
 8002f40:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8002f44:	3303      	adds	r3, #3
 8002f46:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8002f4a:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 8002f4e:	6812      	ldr	r2, [r2, #0]
 8002f50:	4413      	add	r3, r2
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	f887 35b5 	strb.w	r3, [r7, #1461]	@ 0x5b5
 8002f58:	e023      	b.n	8002fa2 <tjei_encode_main+0x80e>
                    } else {
                        // Odd column: Y1, Cb, Cr (shared chroma)
                        Y  = src_data[yuv_index + 2];
 8002f5a:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8002f5e:	3302      	adds	r3, #2
 8002f60:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8002f64:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 8002f68:	6812      	ldr	r2, [r2, #0]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	f887 35b7 	strb.w	r3, [r7, #1463]	@ 0x5b7
                        Cb = src_data[yuv_index + 1];
 8002f72:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8002f76:	3301      	adds	r3, #1
 8002f78:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8002f7c:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 8002f80:	6812      	ldr	r2, [r2, #0]
 8002f82:	4413      	add	r3, r2
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	f887 35b6 	strb.w	r3, [r7, #1462]	@ 0x5b6
                        Cr = src_data[yuv_index + 3];
 8002f8a:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8002f8e:	3303      	adds	r3, #3
 8002f90:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8002f94:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 8002f98:	6812      	ldr	r2, [r2, #0]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	f887 35b5 	strb.w	r3, [r7, #1461]	@ 0x5b5
                    }

                    // JPEG expects Y in [-128, 127], Cb/Cr in [-128, 127]
                    du_y[block_index] = (float)Y - 128.0f;
 8002fa2:	f897 35b7 	ldrb.w	r3, [r7, #1463]	@ 0x5b7
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fd f9c2 	bl	8000330 <__aeabi_ui2f>
 8002fac:	4603      	mov	r3, r0
 8002fae:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7fd f90a 	bl	80001cc <__aeabi_fsub>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	4619      	mov	r1, r3
 8002fbc:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002fc0:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8002fc4:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	@ 0x5ac
 8002fc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    du_b[block_index] = (float)Cb - 128.0f;
 8002fcc:	f897 35b6 	ldrb.w	r3, [r7, #1462]	@ 0x5b6
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7fd f9ad 	bl	8000330 <__aeabi_ui2f>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7fd f8f5 	bl	80001cc <__aeabi_fsub>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002fea:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002fee:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	@ 0x5ac
 8002ff2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    du_r[block_index] = (float)Cr - 128.0f;
 8002ff6:	f897 35b5 	ldrb.w	r3, [r7, #1461]	@ 0x5b5
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fd f998 	bl	8000330 <__aeabi_ui2f>
 8003000:	4603      	mov	r3, r0
 8003002:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8003006:	4618      	mov	r0, r3
 8003008:	f7fd f8e0 	bl	80001cc <__aeabi_fsub>
 800300c:	4603      	mov	r3, r0
 800300e:	4619      	mov	r1, r3
 8003010:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003014:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 8003018:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	@ 0x5ac
 800301c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                for ( int off_x = 0; off_x < 8; ++off_x ) {
 8003020:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 8003024:	3301      	adds	r3, #1
 8003026:	f8c7 35c0 	str.w	r3, [r7, #1472]	@ 0x5c0
 800302a:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 800302e:	2b07      	cmp	r3, #7
 8003030:	f77f af16 	ble.w	8002e60 <tjei_encode_main+0x6cc>
            for ( int off_y = 0; off_y < 8; ++off_y ) {
 8003034:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 8003038:	3301      	adds	r3, #1
 800303a:	f8c7 35c4 	str.w	r3, [r7, #1476]	@ 0x5c4
 800303e:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 8003042:	2b07      	cmp	r3, #7
 8003044:	f77f af04 	ble.w	8002e50 <tjei_encode_main+0x6bc>
#if TJE_USE_FAST_DCT
                                     pqt.luma,
#else
                                     state->qt_luma,
#endif
                                     state->ehuffsize[TJEI_LUMA_DC], state->ehuffcode[TJEI_LUMA_DC],
 8003048:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800304c:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	607b      	str	r3, [r7, #4]
 8003054:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003058:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
                                     state->ehuffsize[TJEI_LUMA_AC], state->ehuffcode[TJEI_LUMA_AC],
 8003062:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003066:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 800306a:	6812      	ldr	r2, [r2, #0]
 800306c:	f202 1201 	addw	r2, r2, #257	@ 0x101
 8003070:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 8003074:	f2a1 51cc 	subw	r1, r1, #1484	@ 0x5cc
 8003078:	6809      	ldr	r1, [r1, #0]
 800307a:	f201 6104 	addw	r1, r1, #1540	@ 0x604
            tjei_encode_and_write_MCU(state, du_y,
 800307e:	f507 7067 	add.w	r0, r7, #924	@ 0x39c
 8003082:	f500 7680 	add.w	r6, r0, #256	@ 0x100
 8003086:	f507 7527 	add.w	r5, r7, #668	@ 0x29c
 800308a:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 800308e:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 8003092:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 8003096:	9405      	str	r4, [sp, #20]
 8003098:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 800309c:	9404      	str	r4, [sp, #16]
 800309e:	f107 0498 	add.w	r4, r7, #152	@ 0x98
 80030a2:	9403      	str	r4, [sp, #12]
 80030a4:	9102      	str	r1, [sp, #8]
 80030a6:	9201      	str	r2, [sp, #4]
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4632      	mov	r2, r6
 80030ae:	4629      	mov	r1, r5
 80030b0:	6800      	ldr	r0, [r0, #0]
 80030b2:	f7ff f811 	bl	80020d8 <tjei_encode_and_write_MCU>
#if TJE_USE_FAST_DCT
                                     pqt.chroma,
#else
                                     state->qt_chroma,
#endif
                                     state->ehuffsize[TJEI_CHROMA_DC], state->ehuffcode[TJEI_CHROMA_DC],
 80030b6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80030ba:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f203 2c02 	addw	ip, r3, #514	@ 0x202
 80030c4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80030c8:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f603 0304 	addw	r3, r3, #2052	@ 0x804
                                     state->ehuffsize[TJEI_CHROMA_AC], state->ehuffcode[TJEI_CHROMA_AC],
 80030d2:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80030d6:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 80030da:	6812      	ldr	r2, [r2, #0]
 80030dc:	f202 3203 	addw	r2, r2, #771	@ 0x303
 80030e0:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 80030e4:	f2a1 51cc 	subw	r1, r1, #1484	@ 0x5cc
 80030e8:	6809      	ldr	r1, [r1, #0]
 80030ea:	f601 2104 	addw	r1, r1, #2564	@ 0xa04
            tjei_encode_and_write_MCU(state, du_b,
 80030ee:	f507 7667 	add.w	r6, r7, #924	@ 0x39c
 80030f2:	f507 75ce 	add.w	r5, r7, #412	@ 0x19c
 80030f6:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 80030fa:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 80030fe:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 8003102:	9405      	str	r4, [sp, #20]
 8003104:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8003108:	9404      	str	r4, [sp, #16]
 800310a:	f107 0494 	add.w	r4, r7, #148	@ 0x94
 800310e:	9403      	str	r4, [sp, #12]
 8003110:	9102      	str	r1, [sp, #8]
 8003112:	9201      	str	r2, [sp, #4]
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	4663      	mov	r3, ip
 8003118:	4632      	mov	r2, r6
 800311a:	4629      	mov	r1, r5
 800311c:	6800      	ldr	r0, [r0, #0]
 800311e:	f7fe ffdb 	bl	80020d8 <tjei_encode_and_write_MCU>
#if TJE_USE_FAST_DCT
                                     pqt.chroma,
#else
                                     state->qt_chroma,
#endif
                                     state->ehuffsize[TJEI_CHROMA_DC], state->ehuffcode[TJEI_CHROMA_DC],
 8003122:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003126:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f203 2c02 	addw	ip, r3, #514	@ 0x202
 8003130:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003134:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f603 0304 	addw	r3, r3, #2052	@ 0x804
                                     state->ehuffsize[TJEI_CHROMA_AC], state->ehuffcode[TJEI_CHROMA_AC],
 800313e:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003142:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	f202 3203 	addw	r2, r2, #771	@ 0x303
 800314c:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 8003150:	f2a1 51cc 	subw	r1, r1, #1484	@ 0x5cc
 8003154:	6809      	ldr	r1, [r1, #0]
 8003156:	f601 2104 	addw	r1, r1, #2564	@ 0xa04
            tjei_encode_and_write_MCU(state, du_r,
 800315a:	f507 7667 	add.w	r6, r7, #924	@ 0x39c
 800315e:	f107 059c 	add.w	r5, r7, #156	@ 0x9c
 8003162:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 8003166:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 800316a:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 800316e:	9405      	str	r4, [sp, #20]
 8003170:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8003174:	9404      	str	r4, [sp, #16]
 8003176:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 800317a:	9403      	str	r4, [sp, #12]
 800317c:	9102      	str	r1, [sp, #8]
 800317e:	9201      	str	r2, [sp, #4]
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	4663      	mov	r3, ip
 8003184:	4632      	mov	r2, r6
 8003186:	4629      	mov	r1, r5
 8003188:	6800      	ldr	r0, [r0, #0]
 800318a:	f7fe ffa5 	bl	80020d8 <tjei_encode_and_write_MCU>
        for ( int x = 0; x < width; x += 8 ) {
 800318e:	f8d7 35c8 	ldr.w	r3, [r7, #1480]	@ 0x5c8
 8003192:	3308      	adds	r3, #8
 8003194:	f8c7 35c8 	str.w	r3, [r7, #1480]	@ 0x5c8
 8003198:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800319c:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 80031a0:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	@ 0x5c8
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	f6ff ae4e 	blt.w	8002e48 <tjei_encode_main+0x6b4>
    for ( int y = 0; y < height; y += 8 ) {
 80031ac:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 80031b0:	3308      	adds	r3, #8
 80031b2:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 80031b6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031ba:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 80031be:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	f6ff ae3b 	blt.w	8002e40 <tjei_encode_main+0x6ac>
        }
    }

    // Finish the image.
    { // Flush
        if (location > 0 && location < 8) {
 80031ca:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031ce:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d01c      	beq.n	8003212 <tjei_encode_main+0xa7e>
 80031d8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031dc:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2b07      	cmp	r3, #7
 80031e4:	d815      	bhi.n	8003212 <tjei_encode_main+0xa7e>
            tjei_write_bits(state, &bitbuffer, &location, (uint16_t)(8 - location), 0);
 80031e6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031ea:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	f1c3 0308 	rsb	r3, r3, #8
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 80031fc:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 8003200:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 8003204:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 8003208:	2400      	movs	r4, #0
 800320a:	9400      	str	r4, [sp, #0]
 800320c:	6800      	ldr	r0, [r0, #0]
 800320e:	f7fe fccb 	bl	8001ba8 <tjei_write_bits>
        }
    }
    uint16_t EOI = tjei_be_word(0xffd9);
 8003212:	f64f 70d9 	movw	r0, #65497	@ 0xffd9
 8003216:	f7fe faa2 	bl	800175e <tjei_be_word>
 800321a:	4603      	mov	r3, r0
 800321c:	461a      	mov	r2, r3
 800321e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003222:	f2a3 535a 	subw	r3, r3, #1370	@ 0x55a
 8003226:	801a      	strh	r2, [r3, #0]
    tjei_write(state, &EOI, sizeof(uint16_t), 1);
 8003228:	f107 0186 	add.w	r1, r7, #134	@ 0x86
 800322c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003230:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8003234:	2301      	movs	r3, #1
 8003236:	2202      	movs	r2, #2
 8003238:	6800      	ldr	r0, [r0, #0]
 800323a:	f7fe faa5 	bl	8001788 <tjei_write>

    if (state->output_buffer_count) {
 800323e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003242:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 800324c:	2b00      	cmp	r3, #0
 800324e:	d024      	beq.n	800329a <tjei_encode_main+0xb06>
        state->write_context.func(state->write_context.context, state->output_buffer, (int)state->output_buffer_count);
 8003250:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003254:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f8d3 3ca8 	ldr.w	r3, [r3, #3240]	@ 0xca8
 800325e:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003262:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 8003266:	6812      	ldr	r2, [r2, #0]
 8003268:	f8d2 0ca4 	ldr.w	r0, [r2, #3236]	@ 0xca4
 800326c:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003270:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 8003274:	6812      	ldr	r2, [r2, #0]
 8003276:	f502 614b 	add.w	r1, r2, #3248	@ 0xcb0
 800327a:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 800327e:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 8003282:	6812      	ldr	r2, [r2, #0]
 8003284:	f8d2 2cac 	ldr.w	r2, [r2, #3244]	@ 0xcac
 8003288:	4798      	blx	r3
        state->output_buffer_count = 0;
 800328a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800328e:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2200      	movs	r2, #0
 8003296:	f8c3 2cac 	str.w	r2, [r3, #3244]	@ 0xcac
    }

    return 1;
 800329a:	2301      	movs	r3, #1
}
 800329c:	4618      	mov	r0, r3
 800329e:	f207 57e4 	addw	r7, r7, #1508	@ 0x5e4
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032a6:	bf00      	nop

080032a8 <tjei_memory_func>:

// Funcin de escritura a memoria para STM32
static void tjei_memory_func(void* context, void* data, int size)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
    TJEMemoryContext* mem_ctx = (TJEMemoryContext*)context;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	617b      	str	r3, [r7, #20]
    
    // Verificar que no excedamos el buffer
    if (mem_ctx->bytes_written + size <= mem_ctx->memory_size) {
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	68da      	ldr	r2, [r3, #12]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	441a      	add	r2, r3
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d812      	bhi.n	80032ee <tjei_memory_func+0x46>
        memcpy(mem_ctx->memory_ptr, data, size);
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	68b9      	ldr	r1, [r7, #8]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f003 f836 	bl	8006342 <memcpy>
        mem_ctx->memory_ptr += size;
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	441a      	add	r2, r3
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	601a      	str	r2, [r3, #0]
        mem_ctx->bytes_written += size;
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	68da      	ldr	r2, [r3, #12]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	441a      	add	r2, r3
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	60da      	str	r2, [r3, #12]
    }
}
 80032ee:	bf00      	nop
 80032f0:	3718      	adds	r7, #24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
	...

080032f8 <tje_encode_to_memory>:
                         const int quality,
                         const int width,
                         const int height,
                         const int num_components,
                         const unsigned char* src_data)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b08e      	sub	sp, #56	@ 0x38
 80032fc:	af04      	add	r7, sp, #16
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
 8003304:	603b      	str	r3, [r7, #0]
    if (!memory_buffer || !bytes_written) {
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d002      	beq.n	8003312 <tje_encode_to_memory+0x1a>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <tje_encode_to_memory+0x1e>
        return 0;
 8003312:	2300      	movs	r3, #0
 8003314:	e019      	b.n	800334a <tje_encode_to_memory+0x52>
    }
    
    TJEMemoryContext mem_ctx;
    mem_ctx.memory_ptr = memory_buffer;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	617b      	str	r3, [r7, #20]
    mem_ctx.memory_start = memory_buffer;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	61bb      	str	r3, [r7, #24]
    mem_ctx.memory_size = buffer_size;
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	61fb      	str	r3, [r7, #28]
    mem_ctx.bytes_written = 0;
 8003322:	2300      	movs	r3, #0
 8003324:	623b      	str	r3, [r7, #32]
    
    int result = tje_encode_with_func(tjei_memory_func, &mem_ctx,
 8003326:	f107 0114 	add.w	r1, r7, #20
 800332a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800332c:	9302      	str	r3, [sp, #8]
 800332e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003330:	9301      	str	r3, [sp, #4]
 8003332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	4806      	ldr	r0, [pc, #24]	@ (8003354 <tje_encode_to_memory+0x5c>)
 800333c:	f000 f80c 	bl	8003358 <tje_encode_with_func>
 8003340:	6278      	str	r0, [r7, #36]	@ 0x24
                                      quality, width, height, num_components, src_data);
    
    *bytes_written = mem_ctx.bytes_written;
 8003342:	6a3a      	ldr	r2, [r7, #32]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	601a      	str	r2, [r3, #0]
    
    return result;
 8003348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800334a:	4618      	mov	r0, r3
 800334c:	3728      	adds	r7, #40	@ 0x28
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	080032a9 	.word	0x080032a9

08003358 <tje_encode_with_func>:
                         const int quality,
                         const int width,
                         const int height,
                         const int num_components,
                         const unsigned char* src_data)
{
 8003358:	b590      	push	{r4, r7, lr}
 800335a:	f5ad 5d87 	sub.w	sp, sp, #4320	@ 0x10e0
 800335e:	b081      	sub	sp, #4
 8003360:	af02      	add	r7, sp, #8
 8003362:	f107 04d8 	add.w	r4, r7, #216	@ 0xd8
 8003366:	f844 0ccc 	str.w	r0, [r4, #-204]
 800336a:	f107 00d8 	add.w	r0, r7, #216	@ 0xd8
 800336e:	f840 1cd0 	str.w	r1, [r0, #-208]
 8003372:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 8003376:	f841 2cd4 	str.w	r2, [r1, #-212]
 800337a:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 800337e:	f842 3cd8 	str.w	r3, [r2, #-216]
    if (quality < 1 || quality > 3) {
 8003382:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003386:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 800338a:	2b00      	cmp	r3, #0
 800338c:	dd05      	ble.n	800339a <tje_encode_with_func+0x42>
 800338e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003392:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8003396:	2b03      	cmp	r3, #3
 8003398:	dd01      	ble.n	800339e <tje_encode_with_func+0x46>
        tje_log("[ERROR] -- Valid 'quality' values are 1 (lowest), 2, or 3 (highest)\n");
        return 0;
 800339a:	2300      	movs	r3, #0
 800339c:	e13d      	b.n	800361a <tje_encode_with_func+0x2c2>
    }

    TJEState state = { 0 };
 800339e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80033a2:	3bc0      	subs	r3, #192	@ 0xc0
 80033a4:	f241 02b0 	movw	r2, #4272	@ 0x10b0
 80033a8:	2100      	movs	r1, #0
 80033aa:	4618      	mov	r0, r3
 80033ac:	f002 ff4d 	bl	800624a <memset>

    uint8_t qt_factor = 1;
 80033b0:	2301      	movs	r3, #1
 80033b2:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80033b6:	f102 0217 	add.w	r2, r2, #23
 80033ba:	7013      	strb	r3, [r2, #0]
    switch(quality) {
 80033bc:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80033c0:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 80033c4:	2b03      	cmp	r3, #3
 80033c6:	d013      	beq.n	80033f0 <tje_encode_with_func+0x98>
 80033c8:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80033cc:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 80033d0:	2b03      	cmp	r3, #3
 80033d2:	f300 80d0 	bgt.w	8003576 <tje_encode_with_func+0x21e>
 80033d6:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80033da:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d040      	beq.n	8003464 <tje_encode_with_func+0x10c>
 80033e2:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80033e6:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d034      	beq.n	8003458 <tje_encode_with_func+0x100>
 80033ee:	e0c2      	b.n	8003576 <tje_encode_with_func+0x21e>
    case 3:
        for ( int i = 0; i < 64; ++i ) {
 80033f0:	2300      	movs	r3, #0
 80033f2:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80033f6:	f102 0210 	add.w	r2, r2, #16
 80033fa:	6013      	str	r3, [r2, #0]
 80033fc:	e024      	b.n	8003448 <tje_encode_with_func+0xf0>
            state.qt_luma[i]   = 1;
 80033fe:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003402:	461a      	mov	r2, r3
 8003404:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003408:	f103 0310 	add.w	r3, r3, #16
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4413      	add	r3, r2
 8003410:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 8003414:	2201      	movs	r2, #1
 8003416:	701a      	strb	r2, [r3, #0]
            state.qt_chroma[i] = 1;
 8003418:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800341c:	461a      	mov	r2, r3
 800341e:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003422:	f103 0310 	add.w	r3, r3, #16
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4413      	add	r3, r2
 800342a:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 800342e:	2201      	movs	r2, #1
 8003430:	701a      	strb	r2, [r3, #0]
        for ( int i = 0; i < 64; ++i ) {
 8003432:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003436:	f103 0310 	add.w	r3, r3, #16
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	3301      	adds	r3, #1
 800343e:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003442:	f102 0210 	add.w	r2, r2, #16
 8003446:	6013      	str	r3, [r2, #0]
 8003448:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800344c:	f103 0310 	add.w	r3, r3, #16
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b3f      	cmp	r3, #63	@ 0x3f
 8003454:	ddd3      	ble.n	80033fe <tje_encode_with_func+0xa6>
        }
        break;
 8003456:	e095      	b.n	8003584 <tje_encode_with_func+0x22c>
    case 2:
        qt_factor = 10;
 8003458:	230a      	movs	r3, #10
 800345a:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800345e:	f102 0217 	add.w	r2, r2, #23
 8003462:	7013      	strb	r3, [r2, #0]
        // don't break. fall through.
    case 1:
        for ( int i = 0; i < 64; ++i ) {
 8003464:	2300      	movs	r3, #0
 8003466:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800346a:	f102 020c 	add.w	r2, r2, #12
 800346e:	6013      	str	r3, [r2, #0]
 8003470:	e078      	b.n	8003564 <tje_encode_with_func+0x20c>
            state.qt_luma[i]   = tjei_default_qt_luma_from_spec[i] / qt_factor;
 8003472:	4a6d      	ldr	r2, [pc, #436]	@ (8003628 <tje_encode_with_func+0x2d0>)
 8003474:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003478:	f103 030c 	add.w	r3, r3, #12
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4413      	add	r3, r2
 8003480:	781a      	ldrb	r2, [r3, #0]
 8003482:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003486:	f103 0317 	add.w	r3, r3, #23
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003490:	b2da      	uxtb	r2, r3
 8003492:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003496:	4619      	mov	r1, r3
 8003498:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800349c:	f103 030c 	add.w	r3, r3, #12
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	440b      	add	r3, r1
 80034a4:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 80034a8:	701a      	strb	r2, [r3, #0]
            if (state.qt_luma[i] == 0) {
 80034aa:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80034ae:	461a      	mov	r2, r3
 80034b0:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80034b4:	f103 030c 	add.w	r3, r3, #12
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4413      	add	r3, r2
 80034bc:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10c      	bne.n	80034e0 <tje_encode_with_func+0x188>
                state.qt_luma[i] = 1;
 80034c6:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80034ca:	461a      	mov	r2, r3
 80034cc:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80034d0:	f103 030c 	add.w	r3, r3, #12
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4413      	add	r3, r2
 80034d8:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 80034dc:	2201      	movs	r2, #1
 80034de:	701a      	strb	r2, [r3, #0]
            }
            state.qt_chroma[i] = tjei_default_qt_chroma_from_paper[i] / qt_factor;
 80034e0:	4a52      	ldr	r2, [pc, #328]	@ (800362c <tje_encode_with_func+0x2d4>)
 80034e2:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80034e6:	f103 030c 	add.w	r3, r3, #12
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4413      	add	r3, r2
 80034ee:	781a      	ldrb	r2, [r3, #0]
 80034f0:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80034f4:	f103 0317 	add.w	r3, r3, #23
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80034fe:	b2da      	uxtb	r2, r3
 8003500:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003504:	4619      	mov	r1, r3
 8003506:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800350a:	f103 030c 	add.w	r3, r3, #12
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	440b      	add	r3, r1
 8003512:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 8003516:	701a      	strb	r2, [r3, #0]
            if (state.qt_chroma[i] == 0) {
 8003518:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800351c:	461a      	mov	r2, r3
 800351e:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003522:	f103 030c 	add.w	r3, r3, #12
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4413      	add	r3, r2
 800352a:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d10c      	bne.n	800354e <tje_encode_with_func+0x1f6>
                state.qt_chroma[i] = 1;
 8003534:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003538:	461a      	mov	r2, r3
 800353a:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800353e:	f103 030c 	add.w	r3, r3, #12
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4413      	add	r3, r2
 8003546:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 800354a:	2201      	movs	r2, #1
 800354c:	701a      	strb	r2, [r3, #0]
        for ( int i = 0; i < 64; ++i ) {
 800354e:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003552:	f103 030c 	add.w	r3, r3, #12
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	3301      	adds	r3, #1
 800355a:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800355e:	f102 020c 	add.w	r2, r2, #12
 8003562:	6013      	str	r3, [r2, #0]
 8003564:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003568:	f103 030c 	add.w	r3, r3, #12
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003570:	f77f af7f 	ble.w	8003472 <tje_encode_with_func+0x11a>
            }
        }
        break;
 8003574:	e006      	b.n	8003584 <tje_encode_with_func+0x22c>
    default:
        assert(!"invalid code path");
 8003576:	4b2e      	ldr	r3, [pc, #184]	@ (8003630 <tje_encode_with_func+0x2d8>)
 8003578:	4a2e      	ldr	r2, [pc, #184]	@ (8003634 <tje_encode_with_func+0x2dc>)
 800357a:	f44f 619d 	mov.w	r1, #1256	@ 0x4e8
 800357e:	482e      	ldr	r0, [pc, #184]	@ (8003638 <tje_encode_with_func+0x2e0>)
 8003580:	f002 fcd6 	bl	8005f30 <__assert_func>
        break;
    }

    TJEWriteContext wc = { 0 };
 8003584:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003588:	3bc8      	subs	r3, #200	@ 0xc8
 800358a:	2200      	movs	r2, #0
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	605a      	str	r2, [r3, #4]

    wc.context = context;
 8003590:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003594:	461a      	mov	r2, r3
 8003596:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800359a:	f853 3cd0 	ldr.w	r3, [r3, #-208]
 800359e:	f842 3cc8 	str.w	r3, [r2, #-200]
    wc.func = func;
 80035a2:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80035a6:	461a      	mov	r2, r3
 80035a8:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80035ac:	f853 3ccc 	ldr.w	r3, [r3, #-204]
 80035b0:	f842 3cc4 	str.w	r3, [r2, #-196]

    state.write_context = wc;
 80035b4:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80035b8:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 80035bc:	f603 33e4 	addw	r3, r3, #3044	@ 0xbe4
 80035c0:	3ac8      	subs	r2, #200	@ 0xc8
 80035c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035c6:	e883 0003 	stmia.w	r3, {r0, r1}


    tjei_huff_expand(&state);
 80035ca:	f107 0318 	add.w	r3, r7, #24
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7fe ff7a 	bl	80024c8 <tjei_huff_expand>

    int result = tjei_encode_main(&state, src_data, width, height, num_components);
 80035d4:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80035d8:	461a      	mov	r2, r3
 80035da:	f107 0018 	add.w	r0, r7, #24
 80035de:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80035e2:	f103 030c 	add.w	r3, r3, #12
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 80035ee:	f103 0308 	add.w	r3, r3, #8
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f852 2cd8 	ldr.w	r2, [r2, #-216]
 80035f8:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 80035fc:	f101 0110 	add.w	r1, r1, #16
 8003600:	6809      	ldr	r1, [r1, #0]
 8003602:	f7ff f8c7 	bl	8002794 <tjei_encode_main>
 8003606:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800360a:	f103 0308 	add.w	r3, r3, #8
 800360e:	6018      	str	r0, [r3, #0]

    return result;
 8003610:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003614:	f103 0308 	add.w	r3, r3, #8
 8003618:	681b      	ldr	r3, [r3, #0]
}
 800361a:	4618      	mov	r0, r3
 800361c:	f507 5786 	add.w	r7, r7, #4288	@ 0x10c0
 8003620:	371c      	adds	r7, #28
 8003622:	46bd      	mov	sp, r7
 8003624:	bd90      	pop	{r4, r7, pc}
 8003626:	bf00      	nop
 8003628:	080077ec 	.word	0x080077ec
 800362c:	0800782c 	.word	0x0800782c
 8003630:	0800772c 	.word	0x0800772c
 8003634:	08007b18 	.word	0x08007b18
 8003638:	08007660 	.word	0x08007660

0800363c <DCMICapture>:
	// DMA finished exact expected transfer
	frame_done = 1;
}

HAL_StatusTypeDef DCMICapture(uint8_t camera_number, uint8_t buffer_number)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	4603      	mov	r3, r0
 8003644:	460a      	mov	r2, r1
 8003646:	71fb      	strb	r3, [r7, #7]
 8003648:	4613      	mov	r3, r2
 800364a:	71bb      	strb	r3, [r7, #6]
	//HAL_StatusTypeDef st;
	frame_done = 0;
 800364c:	4b05      	ldr	r3, [pc, #20]	@ (8003664 <DCMICapture+0x28>)
 800364e:	2200      	movs	r2, #0
 8003650:	701a      	strb	r2, [r3, #0]

	// DCMI capture - frame_done = 1

	frame_done = 0;	// TODO - add a footer with image metadata
 8003652:	4b04      	ldr	r3, [pc, #16]	@ (8003664 <DCMICapture+0x28>)
 8003654:	2200      	movs	r2, #0
 8003656:	701a      	strb	r2, [r3, #0]

	return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	bc80      	pop	{r7}
 8003662:	4770      	bx	lr
 8003664:	20000244 	.word	0x20000244

08003668 <ComputeBlackPercentage>:

void ComputeBlackPercentage(float *result, uint8_t buffer)
{
 8003668:	b590      	push	{r4, r7, lr}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	460b      	mov	r3, r1
 8003672:	70fb      	strb	r3, [r7, #3]
    uint32_t total_pixels = (uint32_t)(L * H);
 8003674:	f44f 2396 	mov.w	r3, #307200	@ 0x4b000
 8003678:	60fb      	str	r3, [r7, #12]
    uint32_t black_pixels = 0;
 800367a:	2300      	movs	r3, #0
 800367c:	617b      	str	r3, [r7, #20]

    // Pointer to image in external SRAM
    p = (volatile uint16_t *)( RAW_PHOTO_BASE_ADDRESS + buffer*(RAW_PHOTO_BYTE_SIZE + METADATA_BYTES) );
 800367e:	78fa      	ldrb	r2, [r7, #3]
 8003680:	4613      	mov	r3, r2
 8003682:	011b      	lsls	r3, r3, #4
 8003684:	1a9b      	subs	r3, r3, r2
 8003686:	035b      	lsls	r3, r3, #13
 8003688:	4413      	add	r3, r2
 800368a:	009a      	lsls	r2, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	f103 43c0 	add.w	r3, r3, #1610612736	@ 0x60000000
 8003692:	461a      	mov	r2, r3
 8003694:	4b1c      	ldr	r3, [pc, #112]	@ (8003708 <ComputeBlackPercentage+0xa0>)
 8003696:	601a      	str	r2, [r3, #0]

    // In YCbCr 4:2:2, 4 bytes = 2 pixels:  Y0 Cb  Y1 Cr
    // So for each pixel:
    //   Y = (p & 0xFF00) >> 8	- TODO: check that Y is MSB and format of camera output

    for (uint32_t i = 0; i < total_pixels; i+=2) {	// increments by 2 because each pixel is saved in 2B memory addresses
 8003698:	2300      	movs	r3, #0
 800369a:	613b      	str	r3, [r7, #16]
 800369c:	e01c      	b.n	80036d8 <ComputeBlackPercentage+0x70>
        uint16_t y = (p[i] & 0xFF00) >> 8;		    // address mask (MSB)
 800369e:	4b1a      	ldr	r3, [pc, #104]	@ (8003708 <ComputeBlackPercentage+0xa0>)
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	4413      	add	r3, r2
 80036a8:	881b      	ldrh	r3, [r3, #0]
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	121b      	asrs	r3, r3, #8
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	817b      	strh	r3, [r7, #10]

        if (y < DEFAULT_BLACK_THRESHOLD) black_pixels++;
 80036b4:	897b      	ldrh	r3, [r7, #10]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7fc fe3e 	bl	8000338 <__aeabi_i2f>
 80036bc:	4603      	mov	r3, r0
 80036be:	4913      	ldr	r1, [pc, #76]	@ (800370c <ComputeBlackPercentage+0xa4>)
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7fd f82b 	bl	800071c <__aeabi_fcmplt>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d002      	beq.n	80036d2 <ComputeBlackPercentage+0x6a>
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	3301      	adds	r3, #1
 80036d0:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < total_pixels; i+=2) {	// increments by 2 because each pixel is saved in 2B memory addresses
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	3302      	adds	r3, #2
 80036d6:	613b      	str	r3, [r7, #16]
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d3de      	bcc.n	800369e <ComputeBlackPercentage+0x36>

        // TODO - could improve speed if break after it already reaches max allowed black pixels

    }

    *result = (float)black_pixels / (float)total_pixels;
 80036e0:	6978      	ldr	r0, [r7, #20]
 80036e2:	f7fc fe25 	bl	8000330 <__aeabi_ui2f>
 80036e6:	4604      	mov	r4, r0
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f7fc fe21 	bl	8000330 <__aeabi_ui2f>
 80036ee:	4603      	mov	r3, r0
 80036f0:	4619      	mov	r1, r3
 80036f2:	4620      	mov	r0, r4
 80036f4:	f7fc ff28 	bl	8000548 <__aeabi_fdiv>
 80036f8:	4603      	mov	r3, r0
 80036fa:	461a      	mov	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	601a      	str	r2, [r3, #0]
}
 8003700:	bf00      	nop
 8003702:	371c      	adds	r7, #28
 8003704:	46bd      	mov	sp, r7
 8003706:	bd90      	pop	{r4, r7, pc}
 8003708:	20000248 	.word	0x20000248
 800370c:	3e4ccccd 	.word	0x3e4ccccd

08003710 <CompressToJPEG>:

HAL_StatusTypeDef CompressToJPEG(uint8_t buffer_number, uint8_t quality, uint32_t *compressed_size)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b08a      	sub	sp, #40	@ 0x28
 8003714:	af04      	add	r7, sp, #16
 8003716:	4603      	mov	r3, r0
 8003718:	603a      	str	r2, [r7, #0]
 800371a:	71fb      	strb	r3, [r7, #7]
 800371c:	460b      	mov	r3, r1
 800371e:	71bb      	strb	r3, [r7, #6]
	// Validate input parameters
	if (buffer_number >= NUM_BUFFERS || quality < 1 || quality > 3) {
 8003720:	79fb      	ldrb	r3, [r7, #7]
 8003722:	2b02      	cmp	r3, #2
 8003724:	d805      	bhi.n	8003732 <CompressToJPEG+0x22>
 8003726:	79bb      	ldrb	r3, [r7, #6]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d002      	beq.n	8003732 <CompressToJPEG+0x22>
 800372c:	79bb      	ldrb	r3, [r7, #6]
 800372e:	2b03      	cmp	r3, #3
 8003730:	d901      	bls.n	8003736 <CompressToJPEG+0x26>
		return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e032      	b.n	800379c <CompressToJPEG+0x8c>
	}

	// Pointer to raw image in external SRAM (YCbCr 4:2:2 format)
	volatile uint16_t *raw_data = (volatile uint16_t *)(RAW_PHOTO_BASE_ADDRESS + buffer_number * (RAW_PHOTO_BYTE_SIZE + METADATA_BYTES));
 8003736:	79fa      	ldrb	r2, [r7, #7]
 8003738:	4613      	mov	r3, r2
 800373a:	011b      	lsls	r3, r3, #4
 800373c:	1a9b      	subs	r3, r3, r2
 800373e:	035b      	lsls	r3, r3, #13
 8003740:	4413      	add	r3, r2
 8003742:	009a      	lsls	r2, r3, #2
 8003744:	4413      	add	r3, r2
 8003746:	f103 43c0 	add.w	r3, r3, #1610612736	@ 0x60000000
 800374a:	617b      	str	r3, [r7, #20]

	// Destination address for compressed data
	volatile uint16_t *compressed_dest = (volatile uint16_t *)compressed_photo_buffer_address_V;
 800374c:	4b15      	ldr	r3, [pc, #84]	@ (80037a4 <CompressToJPEG+0x94>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	613b      	str	r3, [r7, #16]

	// Calculate available buffer size for compression
	// (Total SRAM - space used by raw buffers)
	uint32_t available_buffer_size = 0x100000U - (NUM_BUFFERS * (RAW_PHOTO_BYTE_SIZE + METADATA_BYTES) );	// TODO - check this calculation
 8003752:	4b15      	ldr	r3, [pc, #84]	@ (80037a8 <CompressToJPEG+0x98>)
 8003754:	60fb      	str	r3, [r7, #12]

	// Call JPEG encoder
	// Note: raw_data is in YCbCr 4:2:2 format, which tje_encode_to_memory expects
	int result = tje_encode_to_memory(
 8003756:	79ba      	ldrb	r2, [r7, #6]
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	9303      	str	r3, [sp, #12]
 800375c:	2303      	movs	r3, #3
 800375e:	9302      	str	r3, [sp, #8]
 8003760:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8003764:	9301      	str	r3, [sp, #4]
 8003766:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800376a:	9300      	str	r3, [sp, #0]
 800376c:	4613      	mov	r3, r2
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	68f9      	ldr	r1, [r7, #12]
 8003772:	6938      	ldr	r0, [r7, #16]
 8003774:	f7ff fdc0 	bl	80032f8 <tje_encode_to_memory>
 8003778:	60b8      	str	r0, [r7, #8]
		L,  // height = 480
		3,  // num_components = 3 for YCbCr
		(const unsigned char *)raw_data			// TODO: This is also not correct
	);

	if (result == 0) {
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d104      	bne.n	800378a <CompressToJPEG+0x7a>
		// Compression failed
		*compressed_size = 0;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
		return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e008      	b.n	800379c <CompressToJPEG+0x8c>
	}

	// Update compressed photo buffer address for next compression
	compressed_photo_buffer_address_V += *compressed_size;
 800378a:	4b06      	ldr	r3, [pc, #24]	@ (80037a4 <CompressToJPEG+0x94>)
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	4413      	add	r3, r2
 8003796:	4a03      	ldr	r2, [pc, #12]	@ (80037a4 <CompressToJPEG+0x94>)
 8003798:	6013      	str	r3, [r2, #0]

	return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3718      	adds	r7, #24
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	20000000 	.word	0x20000000
 80037a8:	fff3dff1 	.word	0xfff3dff1

080037ac <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80037b0:	4b13      	ldr	r3, [pc, #76]	@ (8003800 <MX_SPI2_Init+0x54>)
 80037b2:	4a14      	ldr	r2, [pc, #80]	@ (8003804 <MX_SPI2_Init+0x58>)
 80037b4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80037b6:	4b12      	ldr	r3, [pc, #72]	@ (8003800 <MX_SPI2_Init+0x54>)
 80037b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80037bc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80037be:	4b10      	ldr	r3, [pc, #64]	@ (8003800 <MX_SPI2_Init+0x54>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80037c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003800 <MX_SPI2_Init+0x54>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	60da      	str	r2, [r3, #12]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80037ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003800 <MX_SPI2_Init+0x54>)
 80037cc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80037d0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80037d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003800 <MX_SPI2_Init+0x54>)
 80037d4:	2208      	movs	r2, #8
 80037d6:	61da      	str	r2, [r3, #28]
  hspi2.Init.TIMode = SPI_TIMODE_ENABLE;
 80037d8:	4b09      	ldr	r3, [pc, #36]	@ (8003800 <MX_SPI2_Init+0x54>)
 80037da:	2210      	movs	r2, #16
 80037dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037de:	4b08      	ldr	r3, [pc, #32]	@ (8003800 <MX_SPI2_Init+0x54>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80037e4:	4b06      	ldr	r3, [pc, #24]	@ (8003800 <MX_SPI2_Init+0x54>)
 80037e6:	220a      	movs	r2, #10
 80037e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80037ea:	4805      	ldr	r0, [pc, #20]	@ (8003800 <MX_SPI2_Init+0x54>)
 80037ec:	f001 fcdc 	bl	80051a8 <HAL_SPI_Init>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <MX_SPI2_Init+0x4e>
  {
    Error_Handler();
 80037f6:	f7fd ff81 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80037fa:	bf00      	nop
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	2000024c 	.word	0x2000024c
 8003804:	40003800 	.word	0x40003800

08003808 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b08a      	sub	sp, #40	@ 0x28
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003810:	f107 0314 	add.w	r3, r7, #20
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	605a      	str	r2, [r3, #4]
 800381a:	609a      	str	r2, [r3, #8]
 800381c:	60da      	str	r2, [r3, #12]
 800381e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a19      	ldr	r2, [pc, #100]	@ (800388c <HAL_SPI_MspInit+0x84>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d12c      	bne.n	8003884 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800382a:	2300      	movs	r3, #0
 800382c:	613b      	str	r3, [r7, #16]
 800382e:	4b18      	ldr	r3, [pc, #96]	@ (8003890 <HAL_SPI_MspInit+0x88>)
 8003830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003832:	4a17      	ldr	r2, [pc, #92]	@ (8003890 <HAL_SPI_MspInit+0x88>)
 8003834:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003838:	6413      	str	r3, [r2, #64]	@ 0x40
 800383a:	4b15      	ldr	r3, [pc, #84]	@ (8003890 <HAL_SPI_MspInit+0x88>)
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003842:	613b      	str	r3, [r7, #16]
 8003844:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003846:	2300      	movs	r3, #0
 8003848:	60fb      	str	r3, [r7, #12]
 800384a:	4b11      	ldr	r3, [pc, #68]	@ (8003890 <HAL_SPI_MspInit+0x88>)
 800384c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384e:	4a10      	ldr	r2, [pc, #64]	@ (8003890 <HAL_SPI_MspInit+0x88>)
 8003850:	f043 0302 	orr.w	r3, r3, #2
 8003854:	6313      	str	r3, [r2, #48]	@ 0x30
 8003856:	4b0e      	ldr	r3, [pc, #56]	@ (8003890 <HAL_SPI_MspInit+0x88>)
 8003858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = CS_N_Pin|SCK_Pin|MISO_Pin|MOSI_Pin;
 8003862:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003868:	2302      	movs	r3, #2
 800386a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386c:	2300      	movs	r3, #0
 800386e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003870:	2303      	movs	r3, #3
 8003872:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003874:	2305      	movs	r3, #5
 8003876:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003878:	f107 0314 	add.w	r3, r7, #20
 800387c:	4619      	mov	r1, r3
 800387e:	4805      	ldr	r0, [pc, #20]	@ (8003894 <HAL_SPI_MspInit+0x8c>)
 8003880:	f000 fcfe 	bl	8004280 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003884:	bf00      	nop
 8003886:	3728      	adds	r7, #40	@ 0x28
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	40003800 	.word	0x40003800
 8003890:	40023800 	.word	0x40023800
 8003894:	40020400 	.word	0x40020400

08003898 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800389e:	2300      	movs	r3, #0
 80038a0:	607b      	str	r3, [r7, #4]
 80038a2:	4b0f      	ldr	r3, [pc, #60]	@ (80038e0 <HAL_MspInit+0x48>)
 80038a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a6:	4a0e      	ldr	r2, [pc, #56]	@ (80038e0 <HAL_MspInit+0x48>)
 80038a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80038ae:	4b0c      	ldr	r3, [pc, #48]	@ (80038e0 <HAL_MspInit+0x48>)
 80038b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038b6:	607b      	str	r3, [r7, #4]
 80038b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038ba:	2300      	movs	r3, #0
 80038bc:	603b      	str	r3, [r7, #0]
 80038be:	4b08      	ldr	r3, [pc, #32]	@ (80038e0 <HAL_MspInit+0x48>)
 80038c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c2:	4a07      	ldr	r2, [pc, #28]	@ (80038e0 <HAL_MspInit+0x48>)
 80038c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038ca:	4b05      	ldr	r3, [pc, #20]	@ (80038e0 <HAL_MspInit+0x48>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038d2:	603b      	str	r3, [r7, #0]
 80038d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038d6:	bf00      	nop
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr
 80038e0:	40023800 	.word	0x40023800

080038e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038e8:	bf00      	nop
 80038ea:	e7fd      	b.n	80038e8 <NMI_Handler+0x4>

080038ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038f0:	bf00      	nop
 80038f2:	e7fd      	b.n	80038f0 <HardFault_Handler+0x4>

080038f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038f8:	bf00      	nop
 80038fa:	e7fd      	b.n	80038f8 <MemManage_Handler+0x4>

080038fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003900:	bf00      	nop
 8003902:	e7fd      	b.n	8003900 <BusFault_Handler+0x4>

08003904 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003908:	bf00      	nop
 800390a:	e7fd      	b.n	8003908 <UsageFault_Handler+0x4>

0800390c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800390c:	b480      	push	{r7}
 800390e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003910:	bf00      	nop
 8003912:	46bd      	mov	sp, r7
 8003914:	bc80      	pop	{r7}
 8003916:	4770      	bx	lr

08003918 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800391c:	bf00      	nop
 800391e:	46bd      	mov	sp, r7
 8003920:	bc80      	pop	{r7}
 8003922:	4770      	bx	lr

08003924 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003928:	bf00      	nop
 800392a:	46bd      	mov	sp, r7
 800392c:	bc80      	pop	{r7}
 800392e:	4770      	bx	lr

08003930 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003934:	f000 fb3e 	bl	8003fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003938:	bf00      	nop
 800393a:	bd80      	pop	{r7, pc}

0800393c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  return 1;
 8003940:	2301      	movs	r3, #1
}
 8003942:	4618      	mov	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	bc80      	pop	{r7}
 8003948:	4770      	bx	lr

0800394a <_kill>:

int _kill(int pid, int sig)
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b082      	sub	sp, #8
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
 8003952:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003954:	f002 fcc8 	bl	80062e8 <__errno>
 8003958:	4603      	mov	r3, r0
 800395a:	2216      	movs	r2, #22
 800395c:	601a      	str	r2, [r3, #0]
  return -1;
 800395e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003962:	4618      	mov	r0, r3
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <_exit>:

void _exit (int status)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003972:	f04f 31ff 	mov.w	r1, #4294967295
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7ff ffe7 	bl	800394a <_kill>
  while (1) {}    /* Make sure we hang here */
 800397c:	bf00      	nop
 800397e:	e7fd      	b.n	800397c <_exit+0x12>

08003980 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800398c:	2300      	movs	r3, #0
 800398e:	617b      	str	r3, [r7, #20]
 8003990:	e00a      	b.n	80039a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003992:	f3af 8000 	nop.w
 8003996:	4601      	mov	r1, r0
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	1c5a      	adds	r2, r3, #1
 800399c:	60ba      	str	r2, [r7, #8]
 800399e:	b2ca      	uxtb	r2, r1
 80039a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	3301      	adds	r3, #1
 80039a6:	617b      	str	r3, [r7, #20]
 80039a8:	697a      	ldr	r2, [r7, #20]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	dbf0      	blt.n	8003992 <_read+0x12>
  }

  return len;
 80039b0:	687b      	ldr	r3, [r7, #4]
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3718      	adds	r7, #24
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b086      	sub	sp, #24
 80039be:	af00      	add	r7, sp, #0
 80039c0:	60f8      	str	r0, [r7, #12]
 80039c2:	60b9      	str	r1, [r7, #8]
 80039c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039c6:	2300      	movs	r3, #0
 80039c8:	617b      	str	r3, [r7, #20]
 80039ca:	e009      	b.n	80039e0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	1c5a      	adds	r2, r3, #1
 80039d0:	60ba      	str	r2, [r7, #8]
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	3301      	adds	r3, #1
 80039de:	617b      	str	r3, [r7, #20]
 80039e0:	697a      	ldr	r2, [r7, #20]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	dbf1      	blt.n	80039cc <_write+0x12>
  }
  return len;
 80039e8:	687b      	ldr	r3, [r7, #4]
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3718      	adds	r7, #24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}

080039f2 <_close>:

int _close(int file)
{
 80039f2:	b480      	push	{r7}
 80039f4:	b083      	sub	sp, #12
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80039fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	370c      	adds	r7, #12
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bc80      	pop	{r7}
 8003a06:	4770      	bx	lr

08003a08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a18:	605a      	str	r2, [r3, #4]
  return 0;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr

08003a26 <_isatty>:

int _isatty(int file)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b083      	sub	sp, #12
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003a2e:	2301      	movs	r3, #1
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bc80      	pop	{r7}
 8003a38:	4770      	bx	lr

08003a3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a3a:	b480      	push	{r7}
 8003a3c:	b085      	sub	sp, #20
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	60f8      	str	r0, [r7, #12]
 8003a42:	60b9      	str	r1, [r7, #8]
 8003a44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003a46:	2300      	movs	r3, #0
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bc80      	pop	{r7}
 8003a50:	4770      	bx	lr
	...

08003a54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a5c:	4a14      	ldr	r2, [pc, #80]	@ (8003ab0 <_sbrk+0x5c>)
 8003a5e:	4b15      	ldr	r3, [pc, #84]	@ (8003ab4 <_sbrk+0x60>)
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a68:	4b13      	ldr	r3, [pc, #76]	@ (8003ab8 <_sbrk+0x64>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d102      	bne.n	8003a76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a70:	4b11      	ldr	r3, [pc, #68]	@ (8003ab8 <_sbrk+0x64>)
 8003a72:	4a12      	ldr	r2, [pc, #72]	@ (8003abc <_sbrk+0x68>)
 8003a74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a76:	4b10      	ldr	r3, [pc, #64]	@ (8003ab8 <_sbrk+0x64>)
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d207      	bcs.n	8003a94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a84:	f002 fc30 	bl	80062e8 <__errno>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	220c      	movs	r2, #12
 8003a8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a92:	e009      	b.n	8003aa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a94:	4b08      	ldr	r3, [pc, #32]	@ (8003ab8 <_sbrk+0x64>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a9a:	4b07      	ldr	r3, [pc, #28]	@ (8003ab8 <_sbrk+0x64>)
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	4a05      	ldr	r2, [pc, #20]	@ (8003ab8 <_sbrk+0x64>)
 8003aa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3718      	adds	r7, #24
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	20020000 	.word	0x20020000
 8003ab4:	00000400 	.word	0x00000400
 8003ab8:	200002a4 	.word	0x200002a4
 8003abc:	20000518 	.word	0x20000518

08003ac0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ac4:	bf00      	nop
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bc80      	pop	{r7}
 8003aca:	4770      	bx	lr

08003acc <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ad2:	1d3b      	adds	r3, r7, #4
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]
 8003ad8:	605a      	str	r2, [r3, #4]
 8003ada:	609a      	str	r2, [r3, #8]
 8003adc:	60da      	str	r2, [r3, #12]
 8003ade:	611a      	str	r2, [r3, #16]
 8003ae0:	615a      	str	r2, [r3, #20]
 8003ae2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8003ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b5c <MX_TIM11_Init+0x90>)
 8003ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8003b60 <MX_TIM11_Init+0x94>)
 8003ae8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 2;
 8003aea:	4b1c      	ldr	r3, [pc, #112]	@ (8003b5c <MX_TIM11_Init+0x90>)
 8003aec:	2202      	movs	r2, #2
 8003aee:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003af0:	4b1a      	ldr	r3, [pc, #104]	@ (8003b5c <MX_TIM11_Init+0x90>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1;
 8003af6:	4b19      	ldr	r3, [pc, #100]	@ (8003b5c <MX_TIM11_Init+0x90>)
 8003af8:	2201      	movs	r2, #1
 8003afa:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003afc:	4b17      	ldr	r3, [pc, #92]	@ (8003b5c <MX_TIM11_Init+0x90>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b02:	4b16      	ldr	r3, [pc, #88]	@ (8003b5c <MX_TIM11_Init+0x90>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003b08:	4814      	ldr	r0, [pc, #80]	@ (8003b5c <MX_TIM11_Init+0x90>)
 8003b0a:	f001 fc23 	bl	8005354 <HAL_TIM_Base_Init>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <MX_TIM11_Init+0x4c>
  {
    Error_Handler();
 8003b14:	f7fd fdf2 	bl	80016fc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8003b18:	4810      	ldr	r0, [pc, #64]	@ (8003b5c <MX_TIM11_Init+0x90>)
 8003b1a:	f001 fc6a 	bl	80053f2 <HAL_TIM_OC_Init>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <MX_TIM11_Init+0x5c>
  {
    Error_Handler();
 8003b24:	f7fd fdea 	bl	80016fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b30:	2300      	movs	r3, #0
 8003b32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b38:	1d3b      	adds	r3, r7, #4
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	4807      	ldr	r0, [pc, #28]	@ (8003b5c <MX_TIM11_Init+0x90>)
 8003b40:	f001 fcb0 	bl	80054a4 <HAL_TIM_OC_ConfigChannel>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <MX_TIM11_Init+0x82>
  {
    Error_Handler();
 8003b4a:	f7fd fdd7 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8003b4e:	4803      	ldr	r0, [pc, #12]	@ (8003b5c <MX_TIM11_Init+0x90>)
 8003b50:	f000 f828 	bl	8003ba4 <HAL_TIM_MspPostInit>

}
 8003b54:	bf00      	nop
 8003b56:	3720      	adds	r7, #32
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	200002a8 	.word	0x200002a8
 8003b60:	40014800 	.word	0x40014800

08003b64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a0a      	ldr	r2, [pc, #40]	@ (8003b9c <HAL_TIM_Base_MspInit+0x38>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d10d      	bne.n	8003b92 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003b76:	2300      	movs	r3, #0
 8003b78:	60fb      	str	r3, [r7, #12]
 8003b7a:	4b09      	ldr	r3, [pc, #36]	@ (8003ba0 <HAL_TIM_Base_MspInit+0x3c>)
 8003b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7e:	4a08      	ldr	r2, [pc, #32]	@ (8003ba0 <HAL_TIM_Base_MspInit+0x3c>)
 8003b80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b86:	4b06      	ldr	r3, [pc, #24]	@ (8003ba0 <HAL_TIM_Base_MspInit+0x3c>)
 8003b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b8e:	60fb      	str	r3, [r7, #12]
 8003b90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8003b92:	bf00      	nop
 8003b94:	3714      	adds	r7, #20
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bc80      	pop	{r7}
 8003b9a:	4770      	bx	lr
 8003b9c:	40014800 	.word	0x40014800
 8003ba0:	40023800 	.word	0x40023800

08003ba4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b088      	sub	sp, #32
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bac:	f107 030c 	add.w	r3, r7, #12
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	605a      	str	r2, [r3, #4]
 8003bb6:	609a      	str	r2, [r3, #8]
 8003bb8:	60da      	str	r2, [r3, #12]
 8003bba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM11)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a12      	ldr	r2, [pc, #72]	@ (8003c0c <HAL_TIM_MspPostInit+0x68>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d11d      	bne.n	8003c02 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM11_MspPostInit 0 */

  /* USER CODE END TIM11_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	60bb      	str	r3, [r7, #8]
 8003bca:	4b11      	ldr	r3, [pc, #68]	@ (8003c10 <HAL_TIM_MspPostInit+0x6c>)
 8003bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bce:	4a10      	ldr	r2, [pc, #64]	@ (8003c10 <HAL_TIM_MspPostInit+0x6c>)
 8003bd0:	f043 0320 	orr.w	r3, r3, #32
 8003bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8003c10 <HAL_TIM_MspPostInit+0x6c>)
 8003bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bda:	f003 0320 	and.w	r3, r3, #32
 8003bde:	60bb      	str	r3, [r7, #8]
 8003be0:	68bb      	ldr	r3, [r7, #8]
    /**TIM11 GPIO Configuration
    PF7     ------> TIM11_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003be2:	2380      	movs	r3, #128	@ 0x80
 8003be4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be6:	2302      	movs	r3, #2
 8003be8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003bf6:	f107 030c 	add.w	r3, r7, #12
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4805      	ldr	r0, [pc, #20]	@ (8003c14 <HAL_TIM_MspPostInit+0x70>)
 8003bfe:	f000 fb3f 	bl	8004280 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8003c02:	bf00      	nop
 8003c04:	3720      	adds	r7, #32
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40014800 	.word	0x40014800
 8003c10:	40023800 	.word	0x40023800
 8003c14:	40021400 	.word	0x40021400

08003c18 <MX_UART4_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003c1c:	4b11      	ldr	r3, [pc, #68]	@ (8003c64 <MX_UART4_Init+0x4c>)
 8003c1e:	4a12      	ldr	r2, [pc, #72]	@ (8003c68 <MX_UART4_Init+0x50>)
 8003c20:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8003c22:	4b10      	ldr	r3, [pc, #64]	@ (8003c64 <MX_UART4_Init+0x4c>)
 8003c24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003c28:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8003c64 <MX_UART4_Init+0x4c>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003c30:	4b0c      	ldr	r3, [pc, #48]	@ (8003c64 <MX_UART4_Init+0x4c>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003c36:	4b0b      	ldr	r3, [pc, #44]	@ (8003c64 <MX_UART4_Init+0x4c>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003c3c:	4b09      	ldr	r3, [pc, #36]	@ (8003c64 <MX_UART4_Init+0x4c>)
 8003c3e:	220c      	movs	r2, #12
 8003c40:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c42:	4b08      	ldr	r3, [pc, #32]	@ (8003c64 <MX_UART4_Init+0x4c>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c48:	4b06      	ldr	r3, [pc, #24]	@ (8003c64 <MX_UART4_Init+0x4c>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003c4e:	4805      	ldr	r0, [pc, #20]	@ (8003c64 <MX_UART4_Init+0x4c>)
 8003c50:	f001 feda 	bl	8005a08 <HAL_UART_Init>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8003c5a:	f7fd fd4f 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003c5e:	bf00      	nop
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	200002f0 	.word	0x200002f0
 8003c68:	40004c00 	.word	0x40004c00

08003c6c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003c70:	4b11      	ldr	r3, [pc, #68]	@ (8003cb8 <MX_UART5_Init+0x4c>)
 8003c72:	4a12      	ldr	r2, [pc, #72]	@ (8003cbc <MX_UART5_Init+0x50>)
 8003c74:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8003c76:	4b10      	ldr	r3, [pc, #64]	@ (8003cb8 <MX_UART5_Init+0x4c>)
 8003c78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003c7c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb8 <MX_UART5_Init+0x4c>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003c84:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb8 <MX_UART5_Init+0x4c>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8003c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb8 <MX_UART5_Init+0x4c>)
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003c90:	4b09      	ldr	r3, [pc, #36]	@ (8003cb8 <MX_UART5_Init+0x4c>)
 8003c92:	220c      	movs	r2, #12
 8003c94:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c96:	4b08      	ldr	r3, [pc, #32]	@ (8003cb8 <MX_UART5_Init+0x4c>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c9c:	4b06      	ldr	r3, [pc, #24]	@ (8003cb8 <MX_UART5_Init+0x4c>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003ca2:	4805      	ldr	r0, [pc, #20]	@ (8003cb8 <MX_UART5_Init+0x4c>)
 8003ca4:	f001 feb0 	bl	8005a08 <HAL_UART_Init>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8003cae:	f7fd fd25 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003cb2:	bf00      	nop
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	20000338 	.word	0x20000338
 8003cbc:	40005000 	.word	0x40005000

08003cc0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003cc4:	4b11      	ldr	r3, [pc, #68]	@ (8003d0c <MX_USART1_UART_Init+0x4c>)
 8003cc6:	4a12      	ldr	r2, [pc, #72]	@ (8003d10 <MX_USART1_UART_Init+0x50>)
 8003cc8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003cca:	4b10      	ldr	r3, [pc, #64]	@ (8003d0c <MX_USART1_UART_Init+0x4c>)
 8003ccc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003cd0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8003d0c <MX_USART1_UART_Init+0x4c>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003d0c <MX_USART1_UART_Init+0x4c>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003cde:	4b0b      	ldr	r3, [pc, #44]	@ (8003d0c <MX_USART1_UART_Init+0x4c>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ce4:	4b09      	ldr	r3, [pc, #36]	@ (8003d0c <MX_USART1_UART_Init+0x4c>)
 8003ce6:	220c      	movs	r2, #12
 8003ce8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cea:	4b08      	ldr	r3, [pc, #32]	@ (8003d0c <MX_USART1_UART_Init+0x4c>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cf0:	4b06      	ldr	r3, [pc, #24]	@ (8003d0c <MX_USART1_UART_Init+0x4c>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003cf6:	4805      	ldr	r0, [pc, #20]	@ (8003d0c <MX_USART1_UART_Init+0x4c>)
 8003cf8:	f001 fe86 	bl	8005a08 <HAL_UART_Init>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d001      	beq.n	8003d06 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003d02:	f7fd fcfb 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003d06:	bf00      	nop
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	20000380 	.word	0x20000380
 8003d10:	40011000 	.word	0x40011000

08003d14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b08e      	sub	sp, #56	@ 0x38
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	605a      	str	r2, [r3, #4]
 8003d26:	609a      	str	r2, [r3, #8]
 8003d28:	60da      	str	r2, [r3, #12]
 8003d2a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a5b      	ldr	r2, [pc, #364]	@ (8003ea0 <HAL_UART_MspInit+0x18c>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d12c      	bne.n	8003d90 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003d36:	2300      	movs	r3, #0
 8003d38:	623b      	str	r3, [r7, #32]
 8003d3a:	4b5a      	ldr	r3, [pc, #360]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3e:	4a59      	ldr	r2, [pc, #356]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003d40:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003d44:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d46:	4b57      	ldr	r3, [pc, #348]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d4e:	623b      	str	r3, [r7, #32]
 8003d50:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d52:	2300      	movs	r3, #0
 8003d54:	61fb      	str	r3, [r7, #28]
 8003d56:	4b53      	ldr	r3, [pc, #332]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d5a:	4a52      	ldr	r2, [pc, #328]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003d5c:	f043 0301 	orr.w	r3, r3, #1
 8003d60:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d62:	4b50      	ldr	r3, [pc, #320]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	61fb      	str	r3, [r7, #28]
 8003d6c:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = DEB_UART_TX_Pin|DEB_UART_RX_Pin;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d72:	2302      	movs	r3, #2
 8003d74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d76:	2301      	movs	r3, #1
 8003d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003d7e:	2308      	movs	r3, #8
 8003d80:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d86:	4619      	mov	r1, r3
 8003d88:	4847      	ldr	r0, [pc, #284]	@ (8003ea8 <HAL_UART_MspInit+0x194>)
 8003d8a:	f000 fa79 	bl	8004280 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003d8e:	e082      	b.n	8003e96 <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==UART5)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a45      	ldr	r2, [pc, #276]	@ (8003eac <HAL_UART_MspInit+0x198>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d14b      	bne.n	8003e32 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_UART5_CLK_ENABLE();
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	61bb      	str	r3, [r7, #24]
 8003d9e:	4b41      	ldr	r3, [pc, #260]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da2:	4a40      	ldr	r2, [pc, #256]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003da4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003daa:	4b3e      	ldr	r3, [pc, #248]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003db2:	61bb      	str	r3, [r7, #24]
 8003db4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003db6:	2300      	movs	r3, #0
 8003db8:	617b      	str	r3, [r7, #20]
 8003dba:	4b3a      	ldr	r3, [pc, #232]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dbe:	4a39      	ldr	r2, [pc, #228]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003dc0:	f043 0304 	orr.w	r3, r3, #4
 8003dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dc6:	4b37      	ldr	r3, [pc, #220]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dca:	f003 0304 	and.w	r3, r3, #4
 8003dce:	617b      	str	r3, [r7, #20]
 8003dd0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	613b      	str	r3, [r7, #16]
 8003dd6:	4b33      	ldr	r3, [pc, #204]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dda:	4a32      	ldr	r2, [pc, #200]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003ddc:	f043 0308 	orr.w	r3, r3, #8
 8003de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003de2:	4b30      	ldr	r3, [pc, #192]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de6:	f003 0308 	and.w	r3, r3, #8
 8003dea:	613b      	str	r3, [r7, #16]
 8003dec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = UART_TX_Pin;
 8003dee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003df2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df4:	2302      	movs	r3, #2
 8003df6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003e00:	2308      	movs	r3, #8
 8003e02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(UART_TX_GPIO_Port, &GPIO_InitStruct);
 8003e04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e08:	4619      	mov	r1, r3
 8003e0a:	4829      	ldr	r0, [pc, #164]	@ (8003eb0 <HAL_UART_MspInit+0x19c>)
 8003e0c:	f000 fa38 	bl	8004280 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART_RX_Pin;
 8003e10:	2304      	movs	r3, #4
 8003e12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e14:	2302      	movs	r3, #2
 8003e16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003e20:	2308      	movs	r3, #8
 8003e22:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(UART_RX_GPIO_Port, &GPIO_InitStruct);
 8003e24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e28:	4619      	mov	r1, r3
 8003e2a:	4822      	ldr	r0, [pc, #136]	@ (8003eb4 <HAL_UART_MspInit+0x1a0>)
 8003e2c:	f000 fa28 	bl	8004280 <HAL_GPIO_Init>
}
 8003e30:	e031      	b.n	8003e96 <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==USART1)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a20      	ldr	r2, [pc, #128]	@ (8003eb8 <HAL_UART_MspInit+0x1a4>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d12c      	bne.n	8003e96 <HAL_UART_MspInit+0x182>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	60fb      	str	r3, [r7, #12]
 8003e40:	4b18      	ldr	r3, [pc, #96]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e44:	4a17      	ldr	r2, [pc, #92]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003e46:	f043 0310 	orr.w	r3, r3, #16
 8003e4a:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e4c:	4b15      	ldr	r3, [pc, #84]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e50:	f003 0310 	and.w	r3, r3, #16
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60bb      	str	r3, [r7, #8]
 8003e5c:	4b11      	ldr	r3, [pc, #68]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e60:	4a10      	ldr	r2, [pc, #64]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003e62:	f043 0301 	orr.w	r3, r3, #1
 8003e66:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e68:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea4 <HAL_UART_MspInit+0x190>)
 8003e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	60bb      	str	r3, [r7, #8]
 8003e72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 8003e74:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003e78:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e82:	2303      	movs	r3, #3
 8003e84:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003e86:	2307      	movs	r3, #7
 8003e88:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e8e:	4619      	mov	r1, r3
 8003e90:	4805      	ldr	r0, [pc, #20]	@ (8003ea8 <HAL_UART_MspInit+0x194>)
 8003e92:	f000 f9f5 	bl	8004280 <HAL_GPIO_Init>
}
 8003e96:	bf00      	nop
 8003e98:	3738      	adds	r7, #56	@ 0x38
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40004c00 	.word	0x40004c00
 8003ea4:	40023800 	.word	0x40023800
 8003ea8:	40020000 	.word	0x40020000
 8003eac:	40005000 	.word	0x40005000
 8003eb0:	40020800 	.word	0x40020800
 8003eb4:	40020c00 	.word	0x40020c00
 8003eb8:	40011000 	.word	0x40011000

08003ebc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003ebc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003ef4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8003ec0:	f7ff fdfe 	bl	8003ac0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ec4:	480c      	ldr	r0, [pc, #48]	@ (8003ef8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003ec6:	490d      	ldr	r1, [pc, #52]	@ (8003efc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8003f00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ecc:	e002      	b.n	8003ed4 <LoopCopyDataInit>

08003ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ed2:	3304      	adds	r3, #4

08003ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ed8:	d3f9      	bcc.n	8003ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003eda:	4a0a      	ldr	r2, [pc, #40]	@ (8003f04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003edc:	4c0a      	ldr	r4, [pc, #40]	@ (8003f08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ee0:	e001      	b.n	8003ee6 <LoopFillZerobss>

08003ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ee4:	3204      	adds	r2, #4

08003ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ee8:	d3fb      	bcc.n	8003ee2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003eea:	f002 fa03 	bl	80062f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003eee:	f7fd fb35 	bl	800155c <main>
  bx  lr    
 8003ef2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003ef4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003efc:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8003f00:	08007bc8 	.word	0x08007bc8
  ldr r2, =_sbss
 8003f04:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8003f08:	20000518 	.word	0x20000518

08003f0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f0c:	e7fe      	b.n	8003f0c <ADC_IRQHandler>
	...

08003f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f14:	4b0e      	ldr	r3, [pc, #56]	@ (8003f50 <HAL_Init+0x40>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a0d      	ldr	r2, [pc, #52]	@ (8003f50 <HAL_Init+0x40>)
 8003f1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f20:	4b0b      	ldr	r3, [pc, #44]	@ (8003f50 <HAL_Init+0x40>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a0a      	ldr	r2, [pc, #40]	@ (8003f50 <HAL_Init+0x40>)
 8003f26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f2c:	4b08      	ldr	r3, [pc, #32]	@ (8003f50 <HAL_Init+0x40>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a07      	ldr	r2, [pc, #28]	@ (8003f50 <HAL_Init+0x40>)
 8003f32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f38:	2003      	movs	r0, #3
 8003f3a:	f000 f907 	bl	800414c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f3e:	200f      	movs	r0, #15
 8003f40:	f000 f808 	bl	8003f54 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003f44:	f7ff fca8 	bl	8003898 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	40023c00 	.word	0x40023c00

08003f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f5c:	4b12      	ldr	r3, [pc, #72]	@ (8003fa8 <HAL_InitTick+0x54>)
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	4b12      	ldr	r3, [pc, #72]	@ (8003fac <HAL_InitTick+0x58>)
 8003f62:	781b      	ldrb	r3, [r3, #0]
 8003f64:	4619      	mov	r1, r3
 8003f66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f72:	4618      	mov	r0, r3
 8003f74:	f000 f911 	bl	800419a <HAL_SYSTICK_Config>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e00e      	b.n	8003fa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b0f      	cmp	r3, #15
 8003f86:	d80a      	bhi.n	8003f9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f88:	2200      	movs	r2, #0
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f90:	f000 f8e7 	bl	8004162 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f94:	4a06      	ldr	r2, [pc, #24]	@ (8003fb0 <HAL_InitTick+0x5c>)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	e000      	b.n	8003fa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3708      	adds	r7, #8
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	20000004 	.word	0x20000004
 8003fac:	2000000c 	.word	0x2000000c
 8003fb0:	20000008 	.word	0x20000008

08003fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fb8:	4b05      	ldr	r3, [pc, #20]	@ (8003fd0 <HAL_IncTick+0x1c>)
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	4b05      	ldr	r3, [pc, #20]	@ (8003fd4 <HAL_IncTick+0x20>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	4a03      	ldr	r2, [pc, #12]	@ (8003fd4 <HAL_IncTick+0x20>)
 8003fc6:	6013      	str	r3, [r2, #0]
}
 8003fc8:	bf00      	nop
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bc80      	pop	{r7}
 8003fce:	4770      	bx	lr
 8003fd0:	2000000c 	.word	0x2000000c
 8003fd4:	200003c8 	.word	0x200003c8

08003fd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	af00      	add	r7, sp, #0
  return uwTick;
 8003fdc:	4b02      	ldr	r3, [pc, #8]	@ (8003fe8 <HAL_GetTick+0x10>)
 8003fde:	681b      	ldr	r3, [r3, #0]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bc80      	pop	{r7}
 8003fe6:	4770      	bx	lr
 8003fe8:	200003c8 	.word	0x200003c8

08003fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8004030 <__NVIC_SetPriorityGrouping+0x44>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004002:	68ba      	ldr	r2, [r7, #8]
 8004004:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004008:	4013      	ands	r3, r2
 800400a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004014:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800401c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800401e:	4a04      	ldr	r2, [pc, #16]	@ (8004030 <__NVIC_SetPriorityGrouping+0x44>)
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	60d3      	str	r3, [r2, #12]
}
 8004024:	bf00      	nop
 8004026:	3714      	adds	r7, #20
 8004028:	46bd      	mov	sp, r7
 800402a:	bc80      	pop	{r7}
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	e000ed00 	.word	0xe000ed00

08004034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004038:	4b04      	ldr	r3, [pc, #16]	@ (800404c <__NVIC_GetPriorityGrouping+0x18>)
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	0a1b      	lsrs	r3, r3, #8
 800403e:	f003 0307 	and.w	r3, r3, #7
}
 8004042:	4618      	mov	r0, r3
 8004044:	46bd      	mov	sp, r7
 8004046:	bc80      	pop	{r7}
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	e000ed00 	.word	0xe000ed00

08004050 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	4603      	mov	r3, r0
 8004058:	6039      	str	r1, [r7, #0]
 800405a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800405c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004060:	2b00      	cmp	r3, #0
 8004062:	db0a      	blt.n	800407a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	b2da      	uxtb	r2, r3
 8004068:	490c      	ldr	r1, [pc, #48]	@ (800409c <__NVIC_SetPriority+0x4c>)
 800406a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406e:	0112      	lsls	r2, r2, #4
 8004070:	b2d2      	uxtb	r2, r2
 8004072:	440b      	add	r3, r1
 8004074:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004078:	e00a      	b.n	8004090 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	b2da      	uxtb	r2, r3
 800407e:	4908      	ldr	r1, [pc, #32]	@ (80040a0 <__NVIC_SetPriority+0x50>)
 8004080:	79fb      	ldrb	r3, [r7, #7]
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	3b04      	subs	r3, #4
 8004088:	0112      	lsls	r2, r2, #4
 800408a:	b2d2      	uxtb	r2, r2
 800408c:	440b      	add	r3, r1
 800408e:	761a      	strb	r2, [r3, #24]
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	bc80      	pop	{r7}
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	e000e100 	.word	0xe000e100
 80040a0:	e000ed00 	.word	0xe000ed00

080040a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b089      	sub	sp, #36	@ 0x24
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 0307 	and.w	r3, r3, #7
 80040b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	f1c3 0307 	rsb	r3, r3, #7
 80040be:	2b04      	cmp	r3, #4
 80040c0:	bf28      	it	cs
 80040c2:	2304      	movcs	r3, #4
 80040c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	3304      	adds	r3, #4
 80040ca:	2b06      	cmp	r3, #6
 80040cc:	d902      	bls.n	80040d4 <NVIC_EncodePriority+0x30>
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	3b03      	subs	r3, #3
 80040d2:	e000      	b.n	80040d6 <NVIC_EncodePriority+0x32>
 80040d4:	2300      	movs	r3, #0
 80040d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040d8:	f04f 32ff 	mov.w	r2, #4294967295
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	fa02 f303 	lsl.w	r3, r2, r3
 80040e2:	43da      	mvns	r2, r3
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	401a      	ands	r2, r3
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040ec:	f04f 31ff 	mov.w	r1, #4294967295
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	fa01 f303 	lsl.w	r3, r1, r3
 80040f6:	43d9      	mvns	r1, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040fc:	4313      	orrs	r3, r2
         );
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3724      	adds	r7, #36	@ 0x24
 8004102:	46bd      	mov	sp, r7
 8004104:	bc80      	pop	{r7}
 8004106:	4770      	bx	lr

08004108 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	3b01      	subs	r3, #1
 8004114:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004118:	d301      	bcc.n	800411e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800411a:	2301      	movs	r3, #1
 800411c:	e00f      	b.n	800413e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800411e:	4a0a      	ldr	r2, [pc, #40]	@ (8004148 <SysTick_Config+0x40>)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3b01      	subs	r3, #1
 8004124:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004126:	210f      	movs	r1, #15
 8004128:	f04f 30ff 	mov.w	r0, #4294967295
 800412c:	f7ff ff90 	bl	8004050 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004130:	4b05      	ldr	r3, [pc, #20]	@ (8004148 <SysTick_Config+0x40>)
 8004132:	2200      	movs	r2, #0
 8004134:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004136:	4b04      	ldr	r3, [pc, #16]	@ (8004148 <SysTick_Config+0x40>)
 8004138:	2207      	movs	r2, #7
 800413a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	e000e010 	.word	0xe000e010

0800414c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f7ff ff49 	bl	8003fec <__NVIC_SetPriorityGrouping>
}
 800415a:	bf00      	nop
 800415c:	3708      	adds	r7, #8
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004162:	b580      	push	{r7, lr}
 8004164:	b086      	sub	sp, #24
 8004166:	af00      	add	r7, sp, #0
 8004168:	4603      	mov	r3, r0
 800416a:	60b9      	str	r1, [r7, #8]
 800416c:	607a      	str	r2, [r7, #4]
 800416e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004170:	2300      	movs	r3, #0
 8004172:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004174:	f7ff ff5e 	bl	8004034 <__NVIC_GetPriorityGrouping>
 8004178:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	68b9      	ldr	r1, [r7, #8]
 800417e:	6978      	ldr	r0, [r7, #20]
 8004180:	f7ff ff90 	bl	80040a4 <NVIC_EncodePriority>
 8004184:	4602      	mov	r2, r0
 8004186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800418a:	4611      	mov	r1, r2
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff ff5f 	bl	8004050 <__NVIC_SetPriority>
}
 8004192:	bf00      	nop
 8004194:	3718      	adds	r7, #24
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b082      	sub	sp, #8
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f7ff ffb0 	bl	8004108 <SysTick_Config>
 80041a8:	4603      	mov	r3, r0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3708      	adds	r7, #8
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b082      	sub	sp, #8
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d101      	bne.n	80041c4 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e058      	b.n	8004276 <HAL_DCMI_Init+0xc4>
  assert_param(IS_DCMI_SYNCHRO(hdcmi->Init.SynchroMode));
  assert_param(IS_DCMI_CAPTURE_RATE(hdcmi->Init.CaptureRate));
  assert_param(IS_DCMI_EXTENDED_DATA(hdcmi->Init.ExtendedDataMode));
  assert_param(IS_DCMI_MODE_JPEG(hdcmi->Init.JPEGMode));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d102      	bne.n	80041d6 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f7fc fdfd 	bl	8000dd0 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2202      	movs	r2, #2
 80041da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80041ec:	f023 0308 	bic.w	r3, r3, #8
 80041f0:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	6819      	ldr	r1, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685a      	ldr	r2, [r3, #4]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	695b      	ldr	r3, [r3, #20]
 8004200:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8004206:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8004212:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800421e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	2b10      	cmp	r3, #16
 800422e:	d112      	bne.n	8004256 <HAL_DCMI_Init+0xa4>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	7f1b      	ldrb	r3, [r3, #28]
 8004234:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	7f5b      	ldrb	r3, [r3, #29]
 800423a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800423c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	7f9b      	ldrb	r3, [r3, #30]
 8004242:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8004244:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	7fdb      	ldrb	r3, [r3, #31]
 800424c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8004252:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8004254:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68da      	ldr	r2, [r3, #12]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f042 021e 	orr.w	r2, r2, #30
 8004264:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
	...

08004280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004280:	b480      	push	{r7}
 8004282:	b087      	sub	sp, #28
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800428a:	2300      	movs	r3, #0
 800428c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800428e:	e16f      	b.n	8004570 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	2101      	movs	r1, #1
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	fa01 f303 	lsl.w	r3, r1, r3
 800429c:	4013      	ands	r3, r2
 800429e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	f000 8161 	beq.w	800456a <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f003 0303 	and.w	r3, r3, #3
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d005      	beq.n	80042c0 <HAL_GPIO_Init+0x40>
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f003 0303 	and.w	r3, r3, #3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d130      	bne.n	8004322 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	005b      	lsls	r3, r3, #1
 80042ca:	2203      	movs	r2, #3
 80042cc:	fa02 f303 	lsl.w	r3, r2, r3
 80042d0:	43db      	mvns	r3, r3
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	4013      	ands	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	68da      	ldr	r2, [r3, #12]
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	005b      	lsls	r3, r3, #1
 80042e0:	fa02 f303 	lsl.w	r3, r2, r3
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042f6:	2201      	movs	r2, #1
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	fa02 f303 	lsl.w	r3, r2, r3
 80042fe:	43db      	mvns	r3, r3
 8004300:	693a      	ldr	r2, [r7, #16]
 8004302:	4013      	ands	r3, r2
 8004304:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	091b      	lsrs	r3, r3, #4
 800430c:	f003 0201 	and.w	r2, r3, #1
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	fa02 f303 	lsl.w	r3, r2, r3
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	4313      	orrs	r3, r2
 800431a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	693a      	ldr	r2, [r7, #16]
 8004320:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f003 0303 	and.w	r3, r3, #3
 800432a:	2b03      	cmp	r3, #3
 800432c:	d017      	beq.n	800435e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	2203      	movs	r2, #3
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	43db      	mvns	r3, r3
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	4013      	ands	r3, r2
 8004344:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	689a      	ldr	r2, [r3, #8]
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	fa02 f303 	lsl.w	r3, r2, r3
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	4313      	orrs	r3, r2
 8004356:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f003 0303 	and.w	r3, r3, #3
 8004366:	2b02      	cmp	r3, #2
 8004368:	d123      	bne.n	80043b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	08da      	lsrs	r2, r3, #3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	3208      	adds	r2, #8
 8004372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004376:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	220f      	movs	r2, #15
 8004382:	fa02 f303 	lsl.w	r3, r2, r3
 8004386:	43db      	mvns	r3, r3
 8004388:	693a      	ldr	r2, [r7, #16]
 800438a:	4013      	ands	r3, r2
 800438c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	691a      	ldr	r2, [r3, #16]
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	f003 0307 	and.w	r3, r3, #7
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	08da      	lsrs	r2, r3, #3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3208      	adds	r2, #8
 80043ac:	6939      	ldr	r1, [r7, #16]
 80043ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	2203      	movs	r2, #3
 80043be:	fa02 f303 	lsl.w	r3, r2, r3
 80043c2:	43db      	mvns	r3, r3
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	4013      	ands	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f003 0203 	and.w	r2, r3, #3
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	fa02 f303 	lsl.w	r3, r2, r3
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 80bb 	beq.w	800456a <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043f4:	2300      	movs	r3, #0
 80043f6:	60bb      	str	r3, [r7, #8]
 80043f8:	4b64      	ldr	r3, [pc, #400]	@ (800458c <HAL_GPIO_Init+0x30c>)
 80043fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043fc:	4a63      	ldr	r2, [pc, #396]	@ (800458c <HAL_GPIO_Init+0x30c>)
 80043fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004402:	6453      	str	r3, [r2, #68]	@ 0x44
 8004404:	4b61      	ldr	r3, [pc, #388]	@ (800458c <HAL_GPIO_Init+0x30c>)
 8004406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004408:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800440c:	60bb      	str	r3, [r7, #8]
 800440e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004410:	4a5f      	ldr	r2, [pc, #380]	@ (8004590 <HAL_GPIO_Init+0x310>)
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	089b      	lsrs	r3, r3, #2
 8004416:	3302      	adds	r3, #2
 8004418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800441c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	f003 0303 	and.w	r3, r3, #3
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	220f      	movs	r2, #15
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	43db      	mvns	r3, r3
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	4013      	ands	r3, r2
 8004432:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a57      	ldr	r2, [pc, #348]	@ (8004594 <HAL_GPIO_Init+0x314>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d031      	beq.n	80044a0 <HAL_GPIO_Init+0x220>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a56      	ldr	r2, [pc, #344]	@ (8004598 <HAL_GPIO_Init+0x318>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d02b      	beq.n	800449c <HAL_GPIO_Init+0x21c>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a55      	ldr	r2, [pc, #340]	@ (800459c <HAL_GPIO_Init+0x31c>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d025      	beq.n	8004498 <HAL_GPIO_Init+0x218>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a54      	ldr	r2, [pc, #336]	@ (80045a0 <HAL_GPIO_Init+0x320>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d01f      	beq.n	8004494 <HAL_GPIO_Init+0x214>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a53      	ldr	r2, [pc, #332]	@ (80045a4 <HAL_GPIO_Init+0x324>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d019      	beq.n	8004490 <HAL_GPIO_Init+0x210>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a52      	ldr	r2, [pc, #328]	@ (80045a8 <HAL_GPIO_Init+0x328>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d013      	beq.n	800448c <HAL_GPIO_Init+0x20c>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a51      	ldr	r2, [pc, #324]	@ (80045ac <HAL_GPIO_Init+0x32c>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d00d      	beq.n	8004488 <HAL_GPIO_Init+0x208>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a50      	ldr	r2, [pc, #320]	@ (80045b0 <HAL_GPIO_Init+0x330>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d007      	beq.n	8004484 <HAL_GPIO_Init+0x204>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a4f      	ldr	r2, [pc, #316]	@ (80045b4 <HAL_GPIO_Init+0x334>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d101      	bne.n	8004480 <HAL_GPIO_Init+0x200>
 800447c:	2308      	movs	r3, #8
 800447e:	e010      	b.n	80044a2 <HAL_GPIO_Init+0x222>
 8004480:	2309      	movs	r3, #9
 8004482:	e00e      	b.n	80044a2 <HAL_GPIO_Init+0x222>
 8004484:	2307      	movs	r3, #7
 8004486:	e00c      	b.n	80044a2 <HAL_GPIO_Init+0x222>
 8004488:	2306      	movs	r3, #6
 800448a:	e00a      	b.n	80044a2 <HAL_GPIO_Init+0x222>
 800448c:	2305      	movs	r3, #5
 800448e:	e008      	b.n	80044a2 <HAL_GPIO_Init+0x222>
 8004490:	2304      	movs	r3, #4
 8004492:	e006      	b.n	80044a2 <HAL_GPIO_Init+0x222>
 8004494:	2303      	movs	r3, #3
 8004496:	e004      	b.n	80044a2 <HAL_GPIO_Init+0x222>
 8004498:	2302      	movs	r3, #2
 800449a:	e002      	b.n	80044a2 <HAL_GPIO_Init+0x222>
 800449c:	2301      	movs	r3, #1
 800449e:	e000      	b.n	80044a2 <HAL_GPIO_Init+0x222>
 80044a0:	2300      	movs	r3, #0
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	f002 0203 	and.w	r2, r2, #3
 80044a8:	0092      	lsls	r2, r2, #2
 80044aa:	4093      	lsls	r3, r2
 80044ac:	461a      	mov	r2, r3
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80044b4:	4936      	ldr	r1, [pc, #216]	@ (8004590 <HAL_GPIO_Init+0x310>)
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	089b      	lsrs	r3, r3, #2
 80044ba:	3302      	adds	r3, #2
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044c2:	4b3d      	ldr	r3, [pc, #244]	@ (80045b8 <HAL_GPIO_Init+0x338>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	43db      	mvns	r3, r3
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	4013      	ands	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80044e6:	4a34      	ldr	r2, [pc, #208]	@ (80045b8 <HAL_GPIO_Init+0x338>)
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044ec:	4b32      	ldr	r3, [pc, #200]	@ (80045b8 <HAL_GPIO_Init+0x338>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	43db      	mvns	r3, r3
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	4013      	ands	r3, r2
 80044fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d003      	beq.n	8004510 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	4313      	orrs	r3, r2
 800450e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004510:	4a29      	ldr	r2, [pc, #164]	@ (80045b8 <HAL_GPIO_Init+0x338>)
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004516:	4b28      	ldr	r3, [pc, #160]	@ (80045b8 <HAL_GPIO_Init+0x338>)
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	43db      	mvns	r3, r3
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	4013      	ands	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	4313      	orrs	r3, r2
 8004538:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800453a:	4a1f      	ldr	r2, [pc, #124]	@ (80045b8 <HAL_GPIO_Init+0x338>)
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004540:	4b1d      	ldr	r3, [pc, #116]	@ (80045b8 <HAL_GPIO_Init+0x338>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	43db      	mvns	r3, r3
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	4013      	ands	r3, r2
 800454e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d003      	beq.n	8004564 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800455c:	693a      	ldr	r2, [r7, #16]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	4313      	orrs	r3, r2
 8004562:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004564:	4a14      	ldr	r2, [pc, #80]	@ (80045b8 <HAL_GPIO_Init+0x338>)
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	3301      	adds	r3, #1
 800456e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	fa22 f303 	lsr.w	r3, r2, r3
 800457a:	2b00      	cmp	r3, #0
 800457c:	f47f ae88 	bne.w	8004290 <HAL_GPIO_Init+0x10>
  }
}
 8004580:	bf00      	nop
 8004582:	bf00      	nop
 8004584:	371c      	adds	r7, #28
 8004586:	46bd      	mov	sp, r7
 8004588:	bc80      	pop	{r7}
 800458a:	4770      	bx	lr
 800458c:	40023800 	.word	0x40023800
 8004590:	40013800 	.word	0x40013800
 8004594:	40020000 	.word	0x40020000
 8004598:	40020400 	.word	0x40020400
 800459c:	40020800 	.word	0x40020800
 80045a0:	40020c00 	.word	0x40020c00
 80045a4:	40021000 	.word	0x40021000
 80045a8:	40021400 	.word	0x40021400
 80045ac:	40021800 	.word	0x40021800
 80045b0:	40021c00 	.word	0x40021c00
 80045b4:	40022000 	.word	0x40022000
 80045b8:	40013c00 	.word	0x40013c00

080045bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	460b      	mov	r3, r1
 80045c6:	807b      	strh	r3, [r7, #2]
 80045c8:	4613      	mov	r3, r2
 80045ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045cc:	787b      	ldrb	r3, [r7, #1]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d003      	beq.n	80045da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045d2:	887a      	ldrh	r2, [r7, #2]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045d8:	e003      	b.n	80045e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045da:	887b      	ldrh	r3, [r7, #2]
 80045dc:	041a      	lsls	r2, r3, #16
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	619a      	str	r2, [r3, #24]
}
 80045e2:	bf00      	nop
 80045e4:	370c      	adds	r7, #12
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bc80      	pop	{r7}
 80045ea:	4770      	bx	lr

080045ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e12b      	b.n	8004856 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d106      	bne.n	8004618 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f7fc fe92 	bl	800133c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2224      	movs	r2, #36	@ 0x24
 800461c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 0201 	bic.w	r2, r2, #1
 800462e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800463e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800464e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004650:	f000 fd66 	bl	8005120 <HAL_RCC_GetPCLK1Freq>
 8004654:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	4a81      	ldr	r2, [pc, #516]	@ (8004860 <HAL_I2C_Init+0x274>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d807      	bhi.n	8004670 <HAL_I2C_Init+0x84>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4a80      	ldr	r2, [pc, #512]	@ (8004864 <HAL_I2C_Init+0x278>)
 8004664:	4293      	cmp	r3, r2
 8004666:	bf94      	ite	ls
 8004668:	2301      	movls	r3, #1
 800466a:	2300      	movhi	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	e006      	b.n	800467e <HAL_I2C_Init+0x92>
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4a7d      	ldr	r2, [pc, #500]	@ (8004868 <HAL_I2C_Init+0x27c>)
 8004674:	4293      	cmp	r3, r2
 8004676:	bf94      	ite	ls
 8004678:	2301      	movls	r3, #1
 800467a:	2300      	movhi	r3, #0
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e0e7      	b.n	8004856 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	4a78      	ldr	r2, [pc, #480]	@ (800486c <HAL_I2C_Init+0x280>)
 800468a:	fba2 2303 	umull	r2, r3, r2, r3
 800468e:	0c9b      	lsrs	r3, r3, #18
 8004690:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	4a6a      	ldr	r2, [pc, #424]	@ (8004860 <HAL_I2C_Init+0x274>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d802      	bhi.n	80046c0 <HAL_I2C_Init+0xd4>
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	3301      	adds	r3, #1
 80046be:	e009      	b.n	80046d4 <HAL_I2C_Init+0xe8>
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80046c6:	fb02 f303 	mul.w	r3, r2, r3
 80046ca:	4a69      	ldr	r2, [pc, #420]	@ (8004870 <HAL_I2C_Init+0x284>)
 80046cc:	fba2 2303 	umull	r2, r3, r2, r3
 80046d0:	099b      	lsrs	r3, r3, #6
 80046d2:	3301      	adds	r3, #1
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	6812      	ldr	r2, [r2, #0]
 80046d8:	430b      	orrs	r3, r1
 80046da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80046e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	495c      	ldr	r1, [pc, #368]	@ (8004860 <HAL_I2C_Init+0x274>)
 80046f0:	428b      	cmp	r3, r1
 80046f2:	d819      	bhi.n	8004728 <HAL_I2C_Init+0x13c>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	1e59      	subs	r1, r3, #1
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8004702:	1c59      	adds	r1, r3, #1
 8004704:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004708:	400b      	ands	r3, r1
 800470a:	2b00      	cmp	r3, #0
 800470c:	d00a      	beq.n	8004724 <HAL_I2C_Init+0x138>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	1e59      	subs	r1, r3, #1
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	fbb1 f3f3 	udiv	r3, r1, r3
 800471c:	3301      	adds	r3, #1
 800471e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004722:	e051      	b.n	80047c8 <HAL_I2C_Init+0x1dc>
 8004724:	2304      	movs	r3, #4
 8004726:	e04f      	b.n	80047c8 <HAL_I2C_Init+0x1dc>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d111      	bne.n	8004754 <HAL_I2C_Init+0x168>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	1e58      	subs	r0, r3, #1
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6859      	ldr	r1, [r3, #4]
 8004738:	460b      	mov	r3, r1
 800473a:	005b      	lsls	r3, r3, #1
 800473c:	440b      	add	r3, r1
 800473e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004742:	3301      	adds	r3, #1
 8004744:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004748:	2b00      	cmp	r3, #0
 800474a:	bf0c      	ite	eq
 800474c:	2301      	moveq	r3, #1
 800474e:	2300      	movne	r3, #0
 8004750:	b2db      	uxtb	r3, r3
 8004752:	e012      	b.n	800477a <HAL_I2C_Init+0x18e>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	1e58      	subs	r0, r3, #1
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6859      	ldr	r1, [r3, #4]
 800475c:	460b      	mov	r3, r1
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	440b      	add	r3, r1
 8004762:	0099      	lsls	r1, r3, #2
 8004764:	440b      	add	r3, r1
 8004766:	fbb0 f3f3 	udiv	r3, r0, r3
 800476a:	3301      	adds	r3, #1
 800476c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004770:	2b00      	cmp	r3, #0
 8004772:	bf0c      	ite	eq
 8004774:	2301      	moveq	r3, #1
 8004776:	2300      	movne	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <HAL_I2C_Init+0x196>
 800477e:	2301      	movs	r3, #1
 8004780:	e022      	b.n	80047c8 <HAL_I2C_Init+0x1dc>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d10e      	bne.n	80047a8 <HAL_I2C_Init+0x1bc>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	1e58      	subs	r0, r3, #1
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6859      	ldr	r1, [r3, #4]
 8004792:	460b      	mov	r3, r1
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	440b      	add	r3, r1
 8004798:	fbb0 f3f3 	udiv	r3, r0, r3
 800479c:	3301      	adds	r3, #1
 800479e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047a6:	e00f      	b.n	80047c8 <HAL_I2C_Init+0x1dc>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	1e58      	subs	r0, r3, #1
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6859      	ldr	r1, [r3, #4]
 80047b0:	460b      	mov	r3, r1
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	440b      	add	r3, r1
 80047b6:	0099      	lsls	r1, r3, #2
 80047b8:	440b      	add	r3, r1
 80047ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80047be:	3301      	adds	r3, #1
 80047c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	6809      	ldr	r1, [r1, #0]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	69da      	ldr	r2, [r3, #28]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	431a      	orrs	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80047f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6911      	ldr	r1, [r2, #16]
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	68d2      	ldr	r2, [r2, #12]
 8004802:	4311      	orrs	r1, r2
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	6812      	ldr	r2, [r2, #0]
 8004808:	430b      	orrs	r3, r1
 800480a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	695a      	ldr	r2, [r3, #20]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	699b      	ldr	r3, [r3, #24]
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f042 0201 	orr.w	r2, r2, #1
 8004836:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2220      	movs	r2, #32
 8004842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3710      	adds	r7, #16
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	000186a0 	.word	0x000186a0
 8004864:	001e847f 	.word	0x001e847f
 8004868:	003d08ff 	.word	0x003d08ff
 800486c:	431bde83 	.word	0x431bde83
 8004870:	10624dd3 	.word	0x10624dd3

08004874 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b08a      	sub	sp, #40	@ 0x28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e23b      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d050      	beq.n	8004934 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004892:	4b9e      	ldr	r3, [pc, #632]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f003 030c 	and.w	r3, r3, #12
 800489a:	2b04      	cmp	r3, #4
 800489c:	d00c      	beq.n	80048b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800489e:	4b9b      	ldr	r3, [pc, #620]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048a6:	2b08      	cmp	r3, #8
 80048a8:	d112      	bne.n	80048d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048aa:	4b98      	ldr	r3, [pc, #608]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048b6:	d10b      	bne.n	80048d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048b8:	4b94      	ldr	r3, [pc, #592]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d036      	beq.n	8004932 <HAL_RCC_OscConfig+0xbe>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d132      	bne.n	8004932 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e216      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685a      	ldr	r2, [r3, #4]
 80048d4:	4b8e      	ldr	r3, [pc, #568]	@ (8004b10 <HAL_RCC_OscConfig+0x29c>)
 80048d6:	b2d2      	uxtb	r2, r2
 80048d8:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d013      	beq.n	800490a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e2:	f7ff fb79 	bl	8003fd8 <HAL_GetTick>
 80048e6:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048e8:	e008      	b.n	80048fc <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048ea:	f7ff fb75 	bl	8003fd8 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	6a3b      	ldr	r3, [r7, #32]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b64      	cmp	r3, #100	@ 0x64
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e200      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048fc:	4b83      	ldr	r3, [pc, #524]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0f0      	beq.n	80048ea <HAL_RCC_OscConfig+0x76>
 8004908:	e014      	b.n	8004934 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800490a:	f7ff fb65 	bl	8003fd8 <HAL_GetTick>
 800490e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004910:	e008      	b.n	8004924 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004912:	f7ff fb61 	bl	8003fd8 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	6a3b      	ldr	r3, [r7, #32]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	2b64      	cmp	r3, #100	@ 0x64
 800491e:	d901      	bls.n	8004924 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e1ec      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004924:	4b79      	ldr	r3, [pc, #484]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1f0      	bne.n	8004912 <HAL_RCC_OscConfig+0x9e>
 8004930:	e000      	b.n	8004934 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004932:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d077      	beq.n	8004a30 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004940:	4b72      	ldr	r3, [pc, #456]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f003 030c 	and.w	r3, r3, #12
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00b      	beq.n	8004964 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800494c:	4b6f      	ldr	r3, [pc, #444]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004954:	2b08      	cmp	r3, #8
 8004956:	d126      	bne.n	80049a6 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004958:	4b6c      	ldr	r3, [pc, #432]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d120      	bne.n	80049a6 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004964:	4b69      	ldr	r3, [pc, #420]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d005      	beq.n	800497c <HAL_RCC_OscConfig+0x108>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d001      	beq.n	800497c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e1c0      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800497c:	4b63      	ldr	r3, [pc, #396]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	21f8      	movs	r1, #248	@ 0xf8
 800498a:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498c:	68f9      	ldr	r1, [r7, #12]
 800498e:	fa91 f1a1 	rbit	r1, r1
 8004992:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004994:	6939      	ldr	r1, [r7, #16]
 8004996:	fab1 f181 	clz	r1, r1
 800499a:	b2c9      	uxtb	r1, r1
 800499c:	408b      	lsls	r3, r1
 800499e:	495b      	ldr	r1, [pc, #364]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049a4:	e044      	b.n	8004a30 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d02a      	beq.n	8004a04 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049ae:	4b59      	ldr	r3, [pc, #356]	@ (8004b14 <HAL_RCC_OscConfig+0x2a0>)
 80049b0:	2201      	movs	r2, #1
 80049b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b4:	f7ff fb10 	bl	8003fd8 <HAL_GetTick>
 80049b8:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049bc:	f7ff fb0c 	bl	8003fd8 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	6a3b      	ldr	r3, [r7, #32]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e197      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ce:	4b4f      	ldr	r3, [pc, #316]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0f0      	beq.n	80049bc <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049da:	4b4c      	ldr	r3, [pc, #304]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	21f8      	movs	r1, #248	@ 0xf8
 80049e8:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ea:	6979      	ldr	r1, [r7, #20]
 80049ec:	fa91 f1a1 	rbit	r1, r1
 80049f0:	61b9      	str	r1, [r7, #24]
  return result;
 80049f2:	69b9      	ldr	r1, [r7, #24]
 80049f4:	fab1 f181 	clz	r1, r1
 80049f8:	b2c9      	uxtb	r1, r1
 80049fa:	408b      	lsls	r3, r1
 80049fc:	4943      	ldr	r1, [pc, #268]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	600b      	str	r3, [r1, #0]
 8004a02:	e015      	b.n	8004a30 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a04:	4b43      	ldr	r3, [pc, #268]	@ (8004b14 <HAL_RCC_OscConfig+0x2a0>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a0a:	f7ff fae5 	bl	8003fd8 <HAL_GetTick>
 8004a0e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a10:	e008      	b.n	8004a24 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a12:	f7ff fae1 	bl	8003fd8 <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d901      	bls.n	8004a24 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004a20:	2303      	movs	r3, #3
 8004a22:	e16c      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a24:	4b39      	ldr	r3, [pc, #228]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d1f0      	bne.n	8004a12 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0308 	and.w	r3, r3, #8
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d030      	beq.n	8004a9e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	695b      	ldr	r3, [r3, #20]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d016      	beq.n	8004a72 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a44:	4b34      	ldr	r3, [pc, #208]	@ (8004b18 <HAL_RCC_OscConfig+0x2a4>)
 8004a46:	2201      	movs	r2, #1
 8004a48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a4a:	f7ff fac5 	bl	8003fd8 <HAL_GetTick>
 8004a4e:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a50:	e008      	b.n	8004a64 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a52:	f7ff fac1 	bl	8003fd8 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	6a3b      	ldr	r3, [r7, #32]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d901      	bls.n	8004a64 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e14c      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a64:	4b29      	ldr	r3, [pc, #164]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004a66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d0f0      	beq.n	8004a52 <HAL_RCC_OscConfig+0x1de>
 8004a70:	e015      	b.n	8004a9e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a72:	4b29      	ldr	r3, [pc, #164]	@ (8004b18 <HAL_RCC_OscConfig+0x2a4>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a78:	f7ff faae 	bl	8003fd8 <HAL_GetTick>
 8004a7c:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a7e:	e008      	b.n	8004a92 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a80:	f7ff faaa 	bl	8003fd8 <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	6a3b      	ldr	r3, [r7, #32]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e135      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a92:	4b1e      	ldr	r3, [pc, #120]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004a94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1f0      	bne.n	8004a80 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0304 	and.w	r3, r3, #4
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	f000 8087 	beq.w	8004bba <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aac:	2300      	movs	r3, #0
 8004aae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ab2:	4b16      	ldr	r3, [pc, #88]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d110      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004abe:	2300      	movs	r3, #0
 8004ac0:	60bb      	str	r3, [r7, #8]
 8004ac2:	4b12      	ldr	r3, [pc, #72]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac6:	4a11      	ldr	r2, [pc, #68]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004ac8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004acc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ace:	4b0f      	ldr	r3, [pc, #60]	@ (8004b0c <HAL_RCC_OscConfig+0x298>)
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ad6:	60bb      	str	r3, [r7, #8]
 8004ad8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ada:	2301      	movs	r3, #1
 8004adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8004b1c <HAL_RCC_OscConfig+0x2a8>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8004b1c <HAL_RCC_OscConfig+0x2a8>)
 8004ae6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004aea:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aec:	4b0b      	ldr	r3, [pc, #44]	@ (8004b1c <HAL_RCC_OscConfig+0x2a8>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d122      	bne.n	8004b3e <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004af8:	4b08      	ldr	r3, [pc, #32]	@ (8004b1c <HAL_RCC_OscConfig+0x2a8>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a07      	ldr	r2, [pc, #28]	@ (8004b1c <HAL_RCC_OscConfig+0x2a8>)
 8004afe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b04:	f7ff fa68 	bl	8003fd8 <HAL_GetTick>
 8004b08:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b0a:	e012      	b.n	8004b32 <HAL_RCC_OscConfig+0x2be>
 8004b0c:	40023800 	.word	0x40023800
 8004b10:	40023802 	.word	0x40023802
 8004b14:	42470000 	.word	0x42470000
 8004b18:	42470e80 	.word	0x42470e80
 8004b1c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b20:	f7ff fa5a 	bl	8003fd8 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e0e5      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b32:	4b75      	ldr	r3, [pc, #468]	@ (8004d08 <HAL_RCC_OscConfig+0x494>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d0f0      	beq.n	8004b20 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	689a      	ldr	r2, [r3, #8]
 8004b42:	4b72      	ldr	r3, [pc, #456]	@ (8004d0c <HAL_RCC_OscConfig+0x498>)
 8004b44:	b2d2      	uxtb	r2, r2
 8004b46:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d015      	beq.n	8004b7c <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b50:	f7ff fa42 	bl	8003fd8 <HAL_GetTick>
 8004b54:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b56:	e00a      	b.n	8004b6e <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b58:	f7ff fa3e 	bl	8003fd8 <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d901      	bls.n	8004b6e <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e0c7      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b6e:	4b68      	ldr	r3, [pc, #416]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b72:	f003 0302 	and.w	r3, r3, #2
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d0ee      	beq.n	8004b58 <HAL_RCC_OscConfig+0x2e4>
 8004b7a:	e014      	b.n	8004ba6 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b7c:	f7ff fa2c 	bl	8003fd8 <HAL_GetTick>
 8004b80:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b82:	e00a      	b.n	8004b9a <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b84:	f7ff fa28 	bl	8003fd8 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	6a3b      	ldr	r3, [r7, #32]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d901      	bls.n	8004b9a <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e0b1      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b9a:	4b5d      	ldr	r3, [pc, #372]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1ee      	bne.n	8004b84 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ba6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d105      	bne.n	8004bba <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bae:	4b58      	ldr	r3, [pc, #352]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb2:	4a57      	ldr	r2, [pc, #348]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004bb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bb8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 809c 	beq.w	8004cfc <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bc4:	4b52      	ldr	r3, [pc, #328]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f003 030c 	and.w	r3, r3, #12
 8004bcc:	2b08      	cmp	r3, #8
 8004bce:	d061      	beq.n	8004c94 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	699b      	ldr	r3, [r3, #24]
 8004bd4:	2b02      	cmp	r3, #2
 8004bd6:	d146      	bne.n	8004c66 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bd8:	4b4e      	ldr	r3, [pc, #312]	@ (8004d14 <HAL_RCC_OscConfig+0x4a0>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bde:	f7ff f9fb 	bl	8003fd8 <HAL_GetTick>
 8004be2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004be4:	e008      	b.n	8004bf8 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004be6:	f7ff f9f7 	bl	8003fd8 <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	6a3b      	ldr	r3, [r7, #32]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	2b64      	cmp	r3, #100	@ 0x64
 8004bf2:	d901      	bls.n	8004bf8 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e082      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bf8:	4b45      	ldr	r3, [pc, #276]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1f0      	bne.n	8004be6 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c04:	4b42      	ldr	r3, [pc, #264]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	4b43      	ldr	r3, [pc, #268]	@ (8004d18 <HAL_RCC_OscConfig+0x4a4>)
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	69d1      	ldr	r1, [r2, #28]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	6a12      	ldr	r2, [r2, #32]
 8004c14:	4311      	orrs	r1, r2
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c1a:	0192      	lsls	r2, r2, #6
 8004c1c:	4311      	orrs	r1, r2
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004c22:	0612      	lsls	r2, r2, #24
 8004c24:	4311      	orrs	r1, r2
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004c2a:	0852      	lsrs	r2, r2, #1
 8004c2c:	3a01      	subs	r2, #1
 8004c2e:	0412      	lsls	r2, r2, #16
 8004c30:	430a      	orrs	r2, r1
 8004c32:	4937      	ldr	r1, [pc, #220]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004c34:	4313      	orrs	r3, r2
 8004c36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c38:	4b36      	ldr	r3, [pc, #216]	@ (8004d14 <HAL_RCC_OscConfig+0x4a0>)
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c3e:	f7ff f9cb 	bl	8003fd8 <HAL_GetTick>
 8004c42:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c44:	e008      	b.n	8004c58 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c46:	f7ff f9c7 	bl	8003fd8 <HAL_GetTick>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	6a3b      	ldr	r3, [r7, #32]
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	2b64      	cmp	r3, #100	@ 0x64
 8004c52:	d901      	bls.n	8004c58 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e052      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c58:	4b2d      	ldr	r3, [pc, #180]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d0f0      	beq.n	8004c46 <HAL_RCC_OscConfig+0x3d2>
 8004c64:	e04a      	b.n	8004cfc <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c66:	4b2b      	ldr	r3, [pc, #172]	@ (8004d14 <HAL_RCC_OscConfig+0x4a0>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c6c:	f7ff f9b4 	bl	8003fd8 <HAL_GetTick>
 8004c70:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c72:	e008      	b.n	8004c86 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c74:	f7ff f9b0 	bl	8003fd8 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	6a3b      	ldr	r3, [r7, #32]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	2b64      	cmp	r3, #100	@ 0x64
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e03b      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c86:	4b22      	ldr	r3, [pc, #136]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d1f0      	bne.n	8004c74 <HAL_RCC_OscConfig+0x400>
 8004c92:	e033      	b.n	8004cfc <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d101      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e02e      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8004ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8004d10 <HAL_RCC_OscConfig+0x49c>)
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	69db      	ldr	r3, [r3, #28]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d121      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d11a      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cc2:	69fa      	ldr	r2, [r7, #28]
 8004cc4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004cc8:	4013      	ands	r3, r2
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004cce:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d111      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cde:	085b      	lsrs	r3, r3, #1
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d107      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf2:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d001      	beq.n	8004cfc <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e000      	b.n	8004cfe <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3728      	adds	r7, #40	@ 0x28
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	40007000 	.word	0x40007000
 8004d0c:	40023870 	.word	0x40023870
 8004d10:	40023800 	.word	0x40023800
 8004d14:	42470060 	.word	0x42470060
 8004d18:	f0bc8000 	.word	0xf0bc8000

08004d1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d101      	bne.n	8004d30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e0d2      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d30:	4b6b      	ldr	r3, [pc, #428]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 030f 	and.w	r3, r3, #15
 8004d38:	683a      	ldr	r2, [r7, #0]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d90c      	bls.n	8004d58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d3e:	4b68      	ldr	r3, [pc, #416]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d40:	683a      	ldr	r2, [r7, #0]
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d46:	4b66      	ldr	r3, [pc, #408]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 030f 	and.w	r3, r3, #15
 8004d4e:	683a      	ldr	r2, [r7, #0]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d001      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e0be      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d020      	beq.n	8004da6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d005      	beq.n	8004d7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d70:	4b5c      	ldr	r3, [pc, #368]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	4a5b      	ldr	r2, [pc, #364]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d76:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004d7a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0308 	and.w	r3, r3, #8
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d005      	beq.n	8004d94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8004d88:	4b56      	ldr	r3, [pc, #344]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	4a55      	ldr	r2, [pc, #340]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d8e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d92:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d94:	4b53      	ldr	r3, [pc, #332]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	4950      	ldr	r1, [pc, #320]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d040      	beq.n	8004e34 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d107      	bne.n	8004dca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dba:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d115      	bne.n	8004df2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e085      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d107      	bne.n	8004de2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dd2:	4b44      	ldr	r3, [pc, #272]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d109      	bne.n	8004df2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e079      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004de2:	4b40      	ldr	r3, [pc, #256]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e071      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004df2:	4b3c      	ldr	r3, [pc, #240]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f023 0203 	bic.w	r2, r3, #3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	4939      	ldr	r1, [pc, #228]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e04:	f7ff f8e8 	bl	8003fd8 <HAL_GetTick>
 8004e08:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e0a:	e00a      	b.n	8004e22 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e0c:	f7ff f8e4 	bl	8003fd8 <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d901      	bls.n	8004e22 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e059      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e22:	4b30      	ldr	r3, [pc, #192]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	f003 020c 	and.w	r2, r3, #12
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d1eb      	bne.n	8004e0c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e34:	4b2a      	ldr	r3, [pc, #168]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 030f 	and.w	r3, r3, #15
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d20c      	bcs.n	8004e5c <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e42:	4b27      	ldr	r3, [pc, #156]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	b2d2      	uxtb	r2, r2
 8004e48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e4a:	4b25      	ldr	r3, [pc, #148]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 030f 	and.w	r3, r3, #15
 8004e52:	683a      	ldr	r2, [r7, #0]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d001      	beq.n	8004e5c <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e03c      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0304 	and.w	r3, r3, #4
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d008      	beq.n	8004e7a <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e68:	4b1e      	ldr	r3, [pc, #120]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	491b      	ldr	r1, [pc, #108]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0308 	and.w	r3, r3, #8
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d009      	beq.n	8004e9a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e86:	4b17      	ldr	r3, [pc, #92]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	4913      	ldr	r1, [pc, #76]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8004e9a:	f000 f82b 	bl	8004ef4 <HAL_RCC_GetSysClockFreq>
 8004e9e:	4601      	mov	r1, r0
 8004ea0:	4b10      	ldr	r3, [pc, #64]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ea8:	22f0      	movs	r2, #240	@ 0xf0
 8004eaa:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eac:	68fa      	ldr	r2, [r7, #12]
 8004eae:	fa92 f2a2 	rbit	r2, r2
 8004eb2:	613a      	str	r2, [r7, #16]
  return result;
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	fab2 f282 	clz	r2, r2
 8004eba:	b2d2      	uxtb	r2, r2
 8004ebc:	40d3      	lsrs	r3, r2
 8004ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8004ee8 <HAL_RCC_ClockConfig+0x1cc>)
 8004ec0:	5cd3      	ldrb	r3, [r2, r3]
 8004ec2:	fa21 f303 	lsr.w	r3, r1, r3
 8004ec6:	4a09      	ldr	r2, [pc, #36]	@ (8004eec <HAL_RCC_ClockConfig+0x1d0>)
 8004ec8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004eca:	4b09      	ldr	r3, [pc, #36]	@ (8004ef0 <HAL_RCC_ClockConfig+0x1d4>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7ff f840 	bl	8003f54 <HAL_InitTick>

  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3718      	adds	r7, #24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	40023c00 	.word	0x40023c00
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	08007b30 	.word	0x08007b30
 8004eec:	20000004 	.word	0x20000004
 8004ef0:	20000008 	.word	0x20000008

08004ef4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ef8:	b094      	sub	sp, #80	@ 0x50
 8004efa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004efc:	2300      	movs	r3, #0
 8004efe:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f00:	2300      	movs	r3, #0
 8004f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f04:	2300      	movs	r3, #0
 8004f06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f0c:	4b7c      	ldr	r3, [pc, #496]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f003 030c 	and.w	r3, r3, #12
 8004f14:	2b08      	cmp	r3, #8
 8004f16:	d00d      	beq.n	8004f34 <HAL_RCC_GetSysClockFreq+0x40>
 8004f18:	2b08      	cmp	r3, #8
 8004f1a:	f200 80e7 	bhi.w	80050ec <HAL_RCC_GetSysClockFreq+0x1f8>
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d002      	beq.n	8004f28 <HAL_RCC_GetSysClockFreq+0x34>
 8004f22:	2b04      	cmp	r3, #4
 8004f24:	d003      	beq.n	8004f2e <HAL_RCC_GetSysClockFreq+0x3a>
 8004f26:	e0e1      	b.n	80050ec <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f28:	4b76      	ldr	r3, [pc, #472]	@ (8005104 <HAL_RCC_GetSysClockFreq+0x210>)
 8004f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004f2c:	e0e1      	b.n	80050f2 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f2e:	4b76      	ldr	r3, [pc, #472]	@ (8005108 <HAL_RCC_GetSysClockFreq+0x214>)
 8004f30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f32:	e0de      	b.n	80050f2 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f34:	4b72      	ldr	r3, [pc, #456]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f3e:	4b70      	ldr	r3, [pc, #448]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d065      	beq.n	8005016 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f4a:	4b6d      	ldr	r3, [pc, #436]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	099b      	lsrs	r3, r3, #6
 8004f50:	2200      	movs	r2, #0
 8004f52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f5e:	2300      	movs	r3, #0
 8004f60:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004f66:	4622      	mov	r2, r4
 8004f68:	462b      	mov	r3, r5
 8004f6a:	f04f 0000 	mov.w	r0, #0
 8004f6e:	f04f 0100 	mov.w	r1, #0
 8004f72:	0159      	lsls	r1, r3, #5
 8004f74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f78:	0150      	lsls	r0, r2, #5
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	4621      	mov	r1, r4
 8004f80:	1a51      	subs	r1, r2, r1
 8004f82:	6139      	str	r1, [r7, #16]
 8004f84:	4629      	mov	r1, r5
 8004f86:	eb63 0301 	sbc.w	r3, r3, r1
 8004f8a:	617b      	str	r3, [r7, #20]
 8004f8c:	f04f 0200 	mov.w	r2, #0
 8004f90:	f04f 0300 	mov.w	r3, #0
 8004f94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f98:	4659      	mov	r1, fp
 8004f9a:	018b      	lsls	r3, r1, #6
 8004f9c:	4651      	mov	r1, sl
 8004f9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004fa2:	4651      	mov	r1, sl
 8004fa4:	018a      	lsls	r2, r1, #6
 8004fa6:	46d4      	mov	ip, sl
 8004fa8:	ebb2 080c 	subs.w	r8, r2, ip
 8004fac:	4659      	mov	r1, fp
 8004fae:	eb63 0901 	sbc.w	r9, r3, r1
 8004fb2:	f04f 0200 	mov.w	r2, #0
 8004fb6:	f04f 0300 	mov.w	r3, #0
 8004fba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fc6:	4690      	mov	r8, r2
 8004fc8:	4699      	mov	r9, r3
 8004fca:	4623      	mov	r3, r4
 8004fcc:	eb18 0303 	adds.w	r3, r8, r3
 8004fd0:	60bb      	str	r3, [r7, #8]
 8004fd2:	462b      	mov	r3, r5
 8004fd4:	eb49 0303 	adc.w	r3, r9, r3
 8004fd8:	60fb      	str	r3, [r7, #12]
 8004fda:	f04f 0200 	mov.w	r2, #0
 8004fde:	f04f 0300 	mov.w	r3, #0
 8004fe2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004fe6:	4629      	mov	r1, r5
 8004fe8:	024b      	lsls	r3, r1, #9
 8004fea:	4620      	mov	r0, r4
 8004fec:	4629      	mov	r1, r5
 8004fee:	4604      	mov	r4, r0
 8004ff0:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8004ff4:	4601      	mov	r1, r0
 8004ff6:	024a      	lsls	r2, r1, #9
 8004ff8:	4610      	mov	r0, r2
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ffe:	2200      	movs	r2, #0
 8005000:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005002:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005004:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005008:	f7fb fbd6 	bl	80007b8 <__aeabi_uldivmod>
 800500c:	4602      	mov	r2, r0
 800500e:	460b      	mov	r3, r1
 8005010:	4613      	mov	r3, r2
 8005012:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005014:	e05c      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005016:	4b3a      	ldr	r3, [pc, #232]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	099b      	lsrs	r3, r3, #6
 800501c:	2200      	movs	r2, #0
 800501e:	4618      	mov	r0, r3
 8005020:	4611      	mov	r1, r2
 8005022:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005026:	623b      	str	r3, [r7, #32]
 8005028:	2300      	movs	r3, #0
 800502a:	627b      	str	r3, [r7, #36]	@ 0x24
 800502c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005030:	4642      	mov	r2, r8
 8005032:	464b      	mov	r3, r9
 8005034:	f04f 0000 	mov.w	r0, #0
 8005038:	f04f 0100 	mov.w	r1, #0
 800503c:	0159      	lsls	r1, r3, #5
 800503e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005042:	0150      	lsls	r0, r2, #5
 8005044:	4602      	mov	r2, r0
 8005046:	460b      	mov	r3, r1
 8005048:	46c4      	mov	ip, r8
 800504a:	ebb2 0a0c 	subs.w	sl, r2, ip
 800504e:	4640      	mov	r0, r8
 8005050:	4649      	mov	r1, r9
 8005052:	468c      	mov	ip, r1
 8005054:	eb63 0b0c 	sbc.w	fp, r3, ip
 8005058:	f04f 0200 	mov.w	r2, #0
 800505c:	f04f 0300 	mov.w	r3, #0
 8005060:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005064:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005068:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800506c:	ebb2 040a 	subs.w	r4, r2, sl
 8005070:	eb63 050b 	sbc.w	r5, r3, fp
 8005074:	f04f 0200 	mov.w	r2, #0
 8005078:	f04f 0300 	mov.w	r3, #0
 800507c:	00eb      	lsls	r3, r5, #3
 800507e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005082:	00e2      	lsls	r2, r4, #3
 8005084:	4614      	mov	r4, r2
 8005086:	461d      	mov	r5, r3
 8005088:	4603      	mov	r3, r0
 800508a:	18e3      	adds	r3, r4, r3
 800508c:	603b      	str	r3, [r7, #0]
 800508e:	460b      	mov	r3, r1
 8005090:	eb45 0303 	adc.w	r3, r5, r3
 8005094:	607b      	str	r3, [r7, #4]
 8005096:	f04f 0200 	mov.w	r2, #0
 800509a:	f04f 0300 	mov.w	r3, #0
 800509e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80050a2:	4629      	mov	r1, r5
 80050a4:	028b      	lsls	r3, r1, #10
 80050a6:	4620      	mov	r0, r4
 80050a8:	4629      	mov	r1, r5
 80050aa:	4604      	mov	r4, r0
 80050ac:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80050b0:	4601      	mov	r1, r0
 80050b2:	028a      	lsls	r2, r1, #10
 80050b4:	4610      	mov	r0, r2
 80050b6:	4619      	mov	r1, r3
 80050b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050ba:	2200      	movs	r2, #0
 80050bc:	61bb      	str	r3, [r7, #24]
 80050be:	61fa      	str	r2, [r7, #28]
 80050c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050c4:	f7fb fb78 	bl	80007b8 <__aeabi_uldivmod>
 80050c8:	4602      	mov	r2, r0
 80050ca:	460b      	mov	r3, r1
 80050cc:	4613      	mov	r3, r2
 80050ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80050d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x20c>)
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	0c1b      	lsrs	r3, r3, #16
 80050d6:	f003 0303 	and.w	r3, r3, #3
 80050da:	3301      	adds	r3, #1
 80050dc:	005b      	lsls	r3, r3, #1
 80050de:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80050e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80050e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050ea:	e002      	b.n	80050f2 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050ec:	4b05      	ldr	r3, [pc, #20]	@ (8005104 <HAL_RCC_GetSysClockFreq+0x210>)
 80050ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3750      	adds	r7, #80	@ 0x50
 80050f8:	46bd      	mov	sp, r7
 80050fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050fe:	bf00      	nop
 8005100:	40023800 	.word	0x40023800
 8005104:	00f42400 	.word	0x00f42400
 8005108:	007a1200 	.word	0x007a1200

0800510c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005110:	4b02      	ldr	r3, [pc, #8]	@ (800511c <HAL_RCC_GetHCLKFreq+0x10>)
 8005112:	681b      	ldr	r3, [r3, #0]
}
 8005114:	4618      	mov	r0, r3
 8005116:	46bd      	mov	sp, r7
 8005118:	bc80      	pop	{r7}
 800511a:	4770      	bx	lr
 800511c:	20000004 	.word	0x20000004

08005120 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8005126:	f7ff fff1 	bl	800510c <HAL_RCC_GetHCLKFreq>
 800512a:	4601      	mov	r1, r0
 800512c:	4b0b      	ldr	r3, [pc, #44]	@ (800515c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005134:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8005138:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	fa92 f2a2 	rbit	r2, r2
 8005140:	603a      	str	r2, [r7, #0]
  return result;
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	fab2 f282 	clz	r2, r2
 8005148:	b2d2      	uxtb	r2, r2
 800514a:	40d3      	lsrs	r3, r2
 800514c:	4a04      	ldr	r2, [pc, #16]	@ (8005160 <HAL_RCC_GetPCLK1Freq+0x40>)
 800514e:	5cd3      	ldrb	r3, [r2, r3]
 8005150:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005154:	4618      	mov	r0, r3
 8005156:	3708      	adds	r7, #8
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	40023800 	.word	0x40023800
 8005160:	08007b40 	.word	0x08007b40

08005164 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800516a:	f7ff ffcf 	bl	800510c <HAL_RCC_GetHCLKFreq>
 800516e:	4601      	mov	r1, r0
 8005170:	4b0b      	ldr	r3, [pc, #44]	@ (80051a0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8005178:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 800517c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	fa92 f2a2 	rbit	r2, r2
 8005184:	603a      	str	r2, [r7, #0]
  return result;
 8005186:	683a      	ldr	r2, [r7, #0]
 8005188:	fab2 f282 	clz	r2, r2
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	40d3      	lsrs	r3, r2
 8005190:	4a04      	ldr	r2, [pc, #16]	@ (80051a4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005192:	5cd3      	ldrb	r3, [r2, r3]
 8005194:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005198:	4618      	mov	r0, r3
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	40023800 	.word	0x40023800
 80051a4:	08007b40 	.word	0x08007b40

080051a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b082      	sub	sp, #8
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d101      	bne.n	80051ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e07b      	b.n	80052b2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d108      	bne.n	80051d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051ca:	d009      	beq.n	80051e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	61da      	str	r2, [r3, #28]
 80051d2:	e005      	b.n	80051e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d106      	bne.n	8005200 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f7fe fb04 	bl	8003808 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2202      	movs	r2, #2
 8005204:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005216:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005228:	431a      	orrs	r2, r3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005232:	431a      	orrs	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	f003 0302 	and.w	r3, r3, #2
 800523c:	431a      	orrs	r2, r3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	431a      	orrs	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005250:	431a      	orrs	r2, r3
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800525a:	431a      	orrs	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005264:	ea42 0103 	orr.w	r1, r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800526c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	430a      	orrs	r2, r1
 8005276:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	699b      	ldr	r3, [r3, #24]
 800527c:	0c1b      	lsrs	r3, r3, #16
 800527e:	f003 0104 	and.w	r1, r3, #4
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005286:	f003 0210 	and.w	r2, r3, #16
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	69da      	ldr	r2, [r3, #28]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3708      	adds	r7, #8
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}

080052ba <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b084      	sub	sp, #16
 80052be:	af00      	add	r7, sp, #0
 80052c0:	60f8      	str	r0, [r7, #12]
 80052c2:	60b9      	str	r1, [r7, #8]
 80052c4:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d004      	beq.n	80052d6 <HAL_SRAM_Init+0x1c>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052d4:	d101      	bne.n	80052da <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e038      	b.n	800534c <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d106      	bne.n	80052f4 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f7fb fee4 	bl	80010bc <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	3308      	adds	r3, #8
 80052fc:	4619      	mov	r1, r3
 80052fe:	4610      	mov	r0, r2
 8005300:	f000 fd50 	bl	8005da4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6818      	ldr	r0, [r3, #0]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	461a      	mov	r2, r3
 800530e:	68b9      	ldr	r1, [r7, #8]
 8005310:	f000 fda8 	bl	8005e64 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6858      	ldr	r0, [r3, #4]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	689a      	ldr	r2, [r3, #8]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005320:	6879      	ldr	r1, [r7, #4]
 8005322:	f000 fdcd 	bl	8005ec0 <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	6892      	ldr	r2, [r2, #8]
 800532e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	6892      	ldr	r2, [r2, #8]
 800533a:	f041 0101 	orr.w	r1, r1, #1
 800533e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	3710      	adds	r7, #16
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e041      	b.n	80053ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d106      	bne.n	8005380 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f7fe fbf2 	bl	8003b64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2202      	movs	r2, #2
 8005384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	3304      	adds	r3, #4
 8005390:	4619      	mov	r1, r3
 8005392:	4610      	mov	r0, r2
 8005394:	f000 f8e2 	bl	800555c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3708      	adds	r7, #8
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80053f2:	b580      	push	{r7, lr}
 80053f4:	b082      	sub	sp, #8
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d101      	bne.n	8005404 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e041      	b.n	8005488 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b00      	cmp	r3, #0
 800540e:	d106      	bne.n	800541e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 f839 	bl	8005490 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2202      	movs	r2, #2
 8005422:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	3304      	adds	r3, #4
 800542e:	4619      	mov	r1, r3
 8005430:	4610      	mov	r0, r2
 8005432:	f000 f893 	bl	800555c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2201      	movs	r2, #1
 800543a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2201      	movs	r2, #1
 800544a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3708      	adds	r7, #8
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005498:	bf00      	nop
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	bc80      	pop	{r7}
 80054a0:	4770      	bx	lr
	...

080054a4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b086      	sub	sp, #24
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054b0:	2300      	movs	r3, #0
 80054b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d101      	bne.n	80054c2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80054be:	2302      	movs	r3, #2
 80054c0:	e048      	b.n	8005554 <HAL_TIM_OC_ConfigChannel+0xb0>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2b0c      	cmp	r3, #12
 80054ce:	d839      	bhi.n	8005544 <HAL_TIM_OC_ConfigChannel+0xa0>
 80054d0:	a201      	add	r2, pc, #4	@ (adr r2, 80054d8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80054d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d6:	bf00      	nop
 80054d8:	0800550d 	.word	0x0800550d
 80054dc:	08005545 	.word	0x08005545
 80054e0:	08005545 	.word	0x08005545
 80054e4:	08005545 	.word	0x08005545
 80054e8:	0800551b 	.word	0x0800551b
 80054ec:	08005545 	.word	0x08005545
 80054f0:	08005545 	.word	0x08005545
 80054f4:	08005545 	.word	0x08005545
 80054f8:	08005529 	.word	0x08005529
 80054fc:	08005545 	.word	0x08005545
 8005500:	08005545 	.word	0x08005545
 8005504:	08005545 	.word	0x08005545
 8005508:	08005537 	.word	0x08005537
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	68b9      	ldr	r1, [r7, #8]
 8005512:	4618      	mov	r0, r3
 8005514:	f000 f8cc 	bl	80056b0 <TIM_OC1_SetConfig>
      break;
 8005518:	e017      	b.n	800554a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68b9      	ldr	r1, [r7, #8]
 8005520:	4618      	mov	r0, r3
 8005522:	f000 f935 	bl	8005790 <TIM_OC2_SetConfig>
      break;
 8005526:	e010      	b.n	800554a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68b9      	ldr	r1, [r7, #8]
 800552e:	4618      	mov	r0, r3
 8005530:	f000 f9a2 	bl	8005878 <TIM_OC3_SetConfig>
      break;
 8005534:	e009      	b.n	800554a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68b9      	ldr	r1, [r7, #8]
 800553c:	4618      	mov	r0, r3
 800553e:	f000 fa0f 	bl	8005960 <TIM_OC4_SetConfig>
      break;
 8005542:	e002      	b.n	800554a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	75fb      	strb	r3, [r7, #23]
      break;
 8005548:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005552:	7dfb      	ldrb	r3, [r7, #23]
}
 8005554:	4618      	mov	r0, r3
 8005556:	3718      	adds	r7, #24
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a45      	ldr	r2, [pc, #276]	@ (8005684 <TIM_Base_SetConfig+0x128>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d013      	beq.n	800559c <TIM_Base_SetConfig+0x40>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800557a:	d00f      	beq.n	800559c <TIM_Base_SetConfig+0x40>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a42      	ldr	r2, [pc, #264]	@ (8005688 <TIM_Base_SetConfig+0x12c>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00b      	beq.n	800559c <TIM_Base_SetConfig+0x40>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a41      	ldr	r2, [pc, #260]	@ (800568c <TIM_Base_SetConfig+0x130>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d007      	beq.n	800559c <TIM_Base_SetConfig+0x40>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a40      	ldr	r2, [pc, #256]	@ (8005690 <TIM_Base_SetConfig+0x134>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d003      	beq.n	800559c <TIM_Base_SetConfig+0x40>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a3f      	ldr	r2, [pc, #252]	@ (8005694 <TIM_Base_SetConfig+0x138>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d108      	bne.n	80055ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a34      	ldr	r2, [pc, #208]	@ (8005684 <TIM_Base_SetConfig+0x128>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d02b      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055bc:	d027      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a31      	ldr	r2, [pc, #196]	@ (8005688 <TIM_Base_SetConfig+0x12c>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d023      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a30      	ldr	r2, [pc, #192]	@ (800568c <TIM_Base_SetConfig+0x130>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d01f      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a2f      	ldr	r2, [pc, #188]	@ (8005690 <TIM_Base_SetConfig+0x134>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d01b      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a2e      	ldr	r2, [pc, #184]	@ (8005694 <TIM_Base_SetConfig+0x138>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d017      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a2d      	ldr	r2, [pc, #180]	@ (8005698 <TIM_Base_SetConfig+0x13c>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d013      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a2c      	ldr	r2, [pc, #176]	@ (800569c <TIM_Base_SetConfig+0x140>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d00f      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a2b      	ldr	r2, [pc, #172]	@ (80056a0 <TIM_Base_SetConfig+0x144>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d00b      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a2a      	ldr	r2, [pc, #168]	@ (80056a4 <TIM_Base_SetConfig+0x148>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d007      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a29      	ldr	r2, [pc, #164]	@ (80056a8 <TIM_Base_SetConfig+0x14c>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d003      	beq.n	800560e <TIM_Base_SetConfig+0xb2>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a28      	ldr	r2, [pc, #160]	@ (80056ac <TIM_Base_SetConfig+0x150>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d108      	bne.n	8005620 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005614:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	68fa      	ldr	r2, [r7, #12]
 800561c:	4313      	orrs	r3, r2
 800561e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	4313      	orrs	r3, r2
 800562c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	689a      	ldr	r2, [r3, #8]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a0f      	ldr	r2, [pc, #60]	@ (8005684 <TIM_Base_SetConfig+0x128>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d003      	beq.n	8005654 <TIM_Base_SetConfig+0xf8>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a11      	ldr	r2, [pc, #68]	@ (8005694 <TIM_Base_SetConfig+0x138>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d103      	bne.n	800565c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	691a      	ldr	r2, [r3, #16]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b01      	cmp	r3, #1
 800566c:	d105      	bne.n	800567a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	f023 0201 	bic.w	r2, r3, #1
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	611a      	str	r2, [r3, #16]
  }
}
 800567a:	bf00      	nop
 800567c:	3714      	adds	r7, #20
 800567e:	46bd      	mov	sp, r7
 8005680:	bc80      	pop	{r7}
 8005682:	4770      	bx	lr
 8005684:	40010000 	.word	0x40010000
 8005688:	40000400 	.word	0x40000400
 800568c:	40000800 	.word	0x40000800
 8005690:	40000c00 	.word	0x40000c00
 8005694:	40010400 	.word	0x40010400
 8005698:	40014000 	.word	0x40014000
 800569c:	40014400 	.word	0x40014400
 80056a0:	40014800 	.word	0x40014800
 80056a4:	40001800 	.word	0x40001800
 80056a8:	40001c00 	.word	0x40001c00
 80056ac:	40002000 	.word	0x40002000

080056b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b087      	sub	sp, #28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
 80056be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	f023 0201 	bic.w	r2, r3, #1
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f023 0303 	bic.w	r3, r3, #3
 80056e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	f023 0302 	bic.w	r3, r3, #2
 80056f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	4313      	orrs	r3, r2
 8005702:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a20      	ldr	r2, [pc, #128]	@ (8005788 <TIM_OC1_SetConfig+0xd8>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d003      	beq.n	8005714 <TIM_OC1_SetConfig+0x64>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a1f      	ldr	r2, [pc, #124]	@ (800578c <TIM_OC1_SetConfig+0xdc>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d10c      	bne.n	800572e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	f023 0308 	bic.w	r3, r3, #8
 800571a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	697a      	ldr	r2, [r7, #20]
 8005722:	4313      	orrs	r3, r2
 8005724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	f023 0304 	bic.w	r3, r3, #4
 800572c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a15      	ldr	r2, [pc, #84]	@ (8005788 <TIM_OC1_SetConfig+0xd8>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d003      	beq.n	800573e <TIM_OC1_SetConfig+0x8e>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a14      	ldr	r2, [pc, #80]	@ (800578c <TIM_OC1_SetConfig+0xdc>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d111      	bne.n	8005762 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005744:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800574c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	4313      	orrs	r3, r2
 8005756:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	4313      	orrs	r3, r2
 8005760:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	693a      	ldr	r2, [r7, #16]
 8005766:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	685a      	ldr	r2, [r3, #4]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	621a      	str	r2, [r3, #32]
}
 800577c:	bf00      	nop
 800577e:	371c      	adds	r7, #28
 8005780:	46bd      	mov	sp, r7
 8005782:	bc80      	pop	{r7}
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	40010000 	.word	0x40010000
 800578c:	40010400 	.word	0x40010400

08005790 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a1b      	ldr	r3, [r3, #32]
 80057a4:	f023 0210 	bic.w	r2, r3, #16
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	021b      	lsls	r3, r3, #8
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	f023 0320 	bic.w	r3, r3, #32
 80057da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	011b      	lsls	r3, r3, #4
 80057e2:	697a      	ldr	r2, [r7, #20]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a21      	ldr	r2, [pc, #132]	@ (8005870 <TIM_OC2_SetConfig+0xe0>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d003      	beq.n	80057f8 <TIM_OC2_SetConfig+0x68>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a20      	ldr	r2, [pc, #128]	@ (8005874 <TIM_OC2_SetConfig+0xe4>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d10d      	bne.n	8005814 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	011b      	lsls	r3, r3, #4
 8005806:	697a      	ldr	r2, [r7, #20]
 8005808:	4313      	orrs	r3, r2
 800580a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005812:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a16      	ldr	r2, [pc, #88]	@ (8005870 <TIM_OC2_SetConfig+0xe0>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d003      	beq.n	8005824 <TIM_OC2_SetConfig+0x94>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a15      	ldr	r2, [pc, #84]	@ (8005874 <TIM_OC2_SetConfig+0xe4>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d113      	bne.n	800584c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800582a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005832:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	695b      	ldr	r3, [r3, #20]
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	693a      	ldr	r2, [r7, #16]
 800583c:	4313      	orrs	r3, r2
 800583e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	4313      	orrs	r3, r2
 800584a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	693a      	ldr	r2, [r7, #16]
 8005850:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	685a      	ldr	r2, [r3, #4]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	621a      	str	r2, [r3, #32]
}
 8005866:	bf00      	nop
 8005868:	371c      	adds	r7, #28
 800586a:	46bd      	mov	sp, r7
 800586c:	bc80      	pop	{r7}
 800586e:	4770      	bx	lr
 8005870:	40010000 	.word	0x40010000
 8005874:	40010400 	.word	0x40010400

08005878 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005878:	b480      	push	{r7}
 800587a:	b087      	sub	sp, #28
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a1b      	ldr	r3, [r3, #32]
 800588c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	69db      	ldr	r3, [r3, #28]
 800589e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f023 0303 	bic.w	r3, r3, #3
 80058ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	021b      	lsls	r3, r3, #8
 80058c8:	697a      	ldr	r2, [r7, #20]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a21      	ldr	r2, [pc, #132]	@ (8005958 <TIM_OC3_SetConfig+0xe0>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d003      	beq.n	80058de <TIM_OC3_SetConfig+0x66>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a20      	ldr	r2, [pc, #128]	@ (800595c <TIM_OC3_SetConfig+0xe4>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d10d      	bne.n	80058fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	021b      	lsls	r3, r3, #8
 80058ec:	697a      	ldr	r2, [r7, #20]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a16      	ldr	r2, [pc, #88]	@ (8005958 <TIM_OC3_SetConfig+0xe0>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d003      	beq.n	800590a <TIM_OC3_SetConfig+0x92>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a15      	ldr	r2, [pc, #84]	@ (800595c <TIM_OC3_SetConfig+0xe4>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d113      	bne.n	8005932 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005910:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005918:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	695b      	ldr	r3, [r3, #20]
 800591e:	011b      	lsls	r3, r3, #4
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	4313      	orrs	r3, r2
 8005924:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	699b      	ldr	r3, [r3, #24]
 800592a:	011b      	lsls	r3, r3, #4
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	4313      	orrs	r3, r2
 8005930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	693a      	ldr	r2, [r7, #16]
 8005936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	685a      	ldr	r2, [r3, #4]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	621a      	str	r2, [r3, #32]
}
 800594c:	bf00      	nop
 800594e:	371c      	adds	r7, #28
 8005950:	46bd      	mov	sp, r7
 8005952:	bc80      	pop	{r7}
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop
 8005958:	40010000 	.word	0x40010000
 800595c:	40010400 	.word	0x40010400

08005960 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005960:	b480      	push	{r7}
 8005962:	b087      	sub	sp, #28
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a1b      	ldr	r3, [r3, #32]
 800596e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a1b      	ldr	r3, [r3, #32]
 8005974:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	69db      	ldr	r3, [r3, #28]
 8005986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800598e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	021b      	lsls	r3, r3, #8
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	031b      	lsls	r3, r3, #12
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a11      	ldr	r2, [pc, #68]	@ (8005a00 <TIM_OC4_SetConfig+0xa0>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d003      	beq.n	80059c8 <TIM_OC4_SetConfig+0x68>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a10      	ldr	r2, [pc, #64]	@ (8005a04 <TIM_OC4_SetConfig+0xa4>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d109      	bne.n	80059dc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	695b      	ldr	r3, [r3, #20]
 80059d4:	019b      	lsls	r3, r3, #6
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	4313      	orrs	r3, r2
 80059da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685a      	ldr	r2, [r3, #4]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	693a      	ldr	r2, [r7, #16]
 80059f4:	621a      	str	r2, [r3, #32]
}
 80059f6:	bf00      	nop
 80059f8:	371c      	adds	r7, #28
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bc80      	pop	{r7}
 80059fe:	4770      	bx	lr
 8005a00:	40010000 	.word	0x40010000
 8005a04:	40010400 	.word	0x40010400

08005a08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e042      	b.n	8005aa0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d106      	bne.n	8005a34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7fe f970 	bl	8003d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2224      	movs	r2, #36	@ 0x24
 8005a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 f8bf 	bl	8005bd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	691a      	ldr	r2, [r3, #16]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	695a      	ldr	r2, [r3, #20]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68da      	ldr	r2, [r3, #12]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2220      	movs	r2, #32
 8005a94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3708      	adds	r7, #8
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	4613      	mov	r3, r2
 8005ab4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b20      	cmp	r3, #32
 8005ac0:	d121      	bne.n	8005b06 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d002      	beq.n	8005ace <HAL_UART_Transmit_IT+0x26>
 8005ac8:	88fb      	ldrh	r3, [r7, #6]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e01a      	b.n	8005b08 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	88fa      	ldrh	r2, [r7, #6]
 8005adc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	88fa      	ldrh	r2, [r7, #6]
 8005ae2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2221      	movs	r2, #33	@ 0x21
 8005aee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68da      	ldr	r2, [r3, #12]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005b00:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005b02:	2300      	movs	r3, #0
 8005b04:	e000      	b.n	8005b08 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8005b06:	2302      	movs	r3, #2
  }
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3714      	adds	r7, #20
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bc80      	pop	{r7}
 8005b10:	4770      	bx	lr

08005b12 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b12:	b580      	push	{r7, lr}
 8005b14:	b084      	sub	sp, #16
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	60f8      	str	r0, [r7, #12]
 8005b1a:	60b9      	str	r1, [r7, #8]
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2b20      	cmp	r3, #32
 8005b2a:	d112      	bne.n	8005b52 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d002      	beq.n	8005b38 <HAL_UART_Receive_IT+0x26>
 8005b32:	88fb      	ldrh	r3, [r7, #6]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d101      	bne.n	8005b3c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e00b      	b.n	8005b54 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005b42:	88fb      	ldrh	r3, [r7, #6]
 8005b44:	461a      	mov	r2, r3
 8005b46:	68b9      	ldr	r1, [r7, #8]
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f000 f807 	bl	8005b5c <UART_Start_Receive_IT>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	e000      	b.n	8005b54 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005b52:	2302      	movs	r3, #2
  }
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3710      	adds	r7, #16
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	4613      	mov	r3, r2
 8005b68:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	68ba      	ldr	r2, [r7, #8]
 8005b6e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	88fa      	ldrh	r2, [r7, #6]
 8005b74:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	88fa      	ldrh	r2, [r7, #6]
 8005b7a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2222      	movs	r2, #34	@ 0x22
 8005b86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d007      	beq.n	8005ba2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	68da      	ldr	r2, [r3, #12]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ba0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	695a      	ldr	r2, [r3, #20]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f042 0201 	orr.w	r2, r2, #1
 8005bb0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68da      	ldr	r2, [r3, #12]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f042 0220 	orr.w	r2, r2, #32
 8005bc0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3714      	adds	r7, #20
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bc80      	pop	{r7}
 8005bcc:	4770      	bx	lr
	...

08005bd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68da      	ldr	r2, [r3, #12]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	430a      	orrs	r2, r1
 8005bec:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	689a      	ldr	r2, [r3, #8]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	431a      	orrs	r2, r3
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	431a      	orrs	r2, r3
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	69db      	ldr	r3, [r3, #28]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8005c10:	f023 030c 	bic.w	r3, r3, #12
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	6812      	ldr	r2, [r2, #0]
 8005c18:	68b9      	ldr	r1, [r7, #8]
 8005c1a:	430b      	orrs	r3, r1
 8005c1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	695b      	ldr	r3, [r3, #20]
 8005c24:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	699a      	ldr	r2, [r3, #24]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	430a      	orrs	r2, r1
 8005c32:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a57      	ldr	r2, [pc, #348]	@ (8005d98 <UART_SetConfig+0x1c8>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d004      	beq.n	8005c48 <UART_SetConfig+0x78>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a56      	ldr	r2, [pc, #344]	@ (8005d9c <UART_SetConfig+0x1cc>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d103      	bne.n	8005c50 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005c48:	f7ff fa8c 	bl	8005164 <HAL_RCC_GetPCLK2Freq>
 8005c4c:	60f8      	str	r0, [r7, #12]
 8005c4e:	e002      	b.n	8005c56 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005c50:	f7ff fa66 	bl	8005120 <HAL_RCC_GetPCLK1Freq>
 8005c54:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	69db      	ldr	r3, [r3, #28]
 8005c5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c5e:	d14c      	bne.n	8005cfa <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c60:	68fa      	ldr	r2, [r7, #12]
 8005c62:	4613      	mov	r3, r2
 8005c64:	009b      	lsls	r3, r3, #2
 8005c66:	4413      	add	r3, r2
 8005c68:	009a      	lsls	r2, r3, #2
 8005c6a:	441a      	add	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	005b      	lsls	r3, r3, #1
 8005c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c76:	4a4a      	ldr	r2, [pc, #296]	@ (8005da0 <UART_SetConfig+0x1d0>)
 8005c78:	fba2 2303 	umull	r2, r3, r2, r3
 8005c7c:	095b      	lsrs	r3, r3, #5
 8005c7e:	0119      	lsls	r1, r3, #4
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	4613      	mov	r3, r2
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	4413      	add	r3, r2
 8005c88:	009a      	lsls	r2, r3, #2
 8005c8a:	441a      	add	r2, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	005b      	lsls	r3, r3, #1
 8005c92:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c96:	4b42      	ldr	r3, [pc, #264]	@ (8005da0 <UART_SetConfig+0x1d0>)
 8005c98:	fba3 0302 	umull	r0, r3, r3, r2
 8005c9c:	095b      	lsrs	r3, r3, #5
 8005c9e:	2064      	movs	r0, #100	@ 0x64
 8005ca0:	fb00 f303 	mul.w	r3, r0, r3
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	00db      	lsls	r3, r3, #3
 8005ca8:	3332      	adds	r3, #50	@ 0x32
 8005caa:	4a3d      	ldr	r2, [pc, #244]	@ (8005da0 <UART_SetConfig+0x1d0>)
 8005cac:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb0:	095b      	lsrs	r3, r3, #5
 8005cb2:	005b      	lsls	r3, r3, #1
 8005cb4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005cb8:	4419      	add	r1, r3
 8005cba:	68fa      	ldr	r2, [r7, #12]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4413      	add	r3, r2
 8005cc2:	009a      	lsls	r2, r3, #2
 8005cc4:	441a      	add	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	005b      	lsls	r3, r3, #1
 8005ccc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cd0:	4b33      	ldr	r3, [pc, #204]	@ (8005da0 <UART_SetConfig+0x1d0>)
 8005cd2:	fba3 0302 	umull	r0, r3, r3, r2
 8005cd6:	095b      	lsrs	r3, r3, #5
 8005cd8:	2064      	movs	r0, #100	@ 0x64
 8005cda:	fb00 f303 	mul.w	r3, r0, r3
 8005cde:	1ad3      	subs	r3, r2, r3
 8005ce0:	00db      	lsls	r3, r3, #3
 8005ce2:	3332      	adds	r3, #50	@ 0x32
 8005ce4:	4a2e      	ldr	r2, [pc, #184]	@ (8005da0 <UART_SetConfig+0x1d0>)
 8005ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cea:	095b      	lsrs	r3, r3, #5
 8005cec:	f003 0207 	and.w	r2, r3, #7
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	440a      	add	r2, r1
 8005cf6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005cf8:	e04a      	b.n	8005d90 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	4413      	add	r3, r2
 8005d02:	009a      	lsls	r2, r3, #2
 8005d04:	441a      	add	r2, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d10:	4a23      	ldr	r2, [pc, #140]	@ (8005da0 <UART_SetConfig+0x1d0>)
 8005d12:	fba2 2303 	umull	r2, r3, r2, r3
 8005d16:	095b      	lsrs	r3, r3, #5
 8005d18:	0119      	lsls	r1, r3, #4
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	009a      	lsls	r2, r3, #2
 8005d24:	441a      	add	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d30:	4b1b      	ldr	r3, [pc, #108]	@ (8005da0 <UART_SetConfig+0x1d0>)
 8005d32:	fba3 0302 	umull	r0, r3, r3, r2
 8005d36:	095b      	lsrs	r3, r3, #5
 8005d38:	2064      	movs	r0, #100	@ 0x64
 8005d3a:	fb00 f303 	mul.w	r3, r0, r3
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	011b      	lsls	r3, r3, #4
 8005d42:	3332      	adds	r3, #50	@ 0x32
 8005d44:	4a16      	ldr	r2, [pc, #88]	@ (8005da0 <UART_SetConfig+0x1d0>)
 8005d46:	fba2 2303 	umull	r2, r3, r2, r3
 8005d4a:	095b      	lsrs	r3, r3, #5
 8005d4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d50:	4419      	add	r1, r3
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	4613      	mov	r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	4413      	add	r3, r2
 8005d5a:	009a      	lsls	r2, r3, #2
 8005d5c:	441a      	add	r2, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d68:	4b0d      	ldr	r3, [pc, #52]	@ (8005da0 <UART_SetConfig+0x1d0>)
 8005d6a:	fba3 0302 	umull	r0, r3, r3, r2
 8005d6e:	095b      	lsrs	r3, r3, #5
 8005d70:	2064      	movs	r0, #100	@ 0x64
 8005d72:	fb00 f303 	mul.w	r3, r0, r3
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	011b      	lsls	r3, r3, #4
 8005d7a:	3332      	adds	r3, #50	@ 0x32
 8005d7c:	4a08      	ldr	r2, [pc, #32]	@ (8005da0 <UART_SetConfig+0x1d0>)
 8005d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d82:	095b      	lsrs	r3, r3, #5
 8005d84:	f003 020f 	and.w	r2, r3, #15
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	440a      	add	r2, r1
 8005d8e:	609a      	str	r2, [r3, #8]
}
 8005d90:	bf00      	nop
 8005d92:	3710      	adds	r7, #16
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	40011000 	.word	0x40011000
 8005d9c:	40011400 	.word	0x40011400
 8005da0:	51eb851f 	.word	0x51eb851f

08005da4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b087      	sub	sp, #28
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005db8:	683a      	ldr	r2, [r7, #0]
 8005dba:	6812      	ldr	r2, [r2, #0]
 8005dbc:	f023 0101 	bic.w	r1, r3, #1
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	2b08      	cmp	r3, #8
 8005dcc:	d102      	bne.n	8005dd4 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005dce:	2340      	movs	r3, #64	@ 0x40
 8005dd0:	617b      	str	r3, [r7, #20]
 8005dd2:	e001      	b.n	8005dd8 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005de4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005dea:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005df0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005df6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8005dfc:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8005e02:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8005e08:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8005e0e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8005e14:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	693a      	ldr	r2, [r7, #16]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8005e28:	4b0d      	ldr	r3, [pc, #52]	@ (8005e60 <FSMC_NORSRAM_Init+0xbc>)
 8005e2a:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_WAITEN               |
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

  mask |= FSMC_BCR1_WRAPMOD;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005e32:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	43db      	mvns	r3, r3
 8005e42:	ea02 0103 	and.w	r1, r2, r3
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	4319      	orrs	r1, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	371c      	adds	r7, #28
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bc80      	pop	{r7}
 8005e5e:	4770      	bx	lr
 8005e60:	0008fb7f 	.word	0x0008fb7f

08005e64 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8005e7a:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8005e82:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8005e8a:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	691b      	ldr	r3, [r3, #16]
 8005e90:	3b01      	subs	r3, #1
 8005e92:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8005e94:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	695b      	ldr	r3, [r3, #20]
 8005e9a:	3b02      	subs	r3, #2
 8005e9c:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8005e9e:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8005eaa:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3714      	adds	r7, #20
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bc80      	pop	{r7}
 8005ebc:	4770      	bx	lr
	...

08005ec0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b085      	sub	sp, #20
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]
 8005ecc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ed4:	d11d      	bne.n	8005f12 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005ede:	4b13      	ldr	r3, [pc, #76]	@ (8005f2c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	6811      	ldr	r1, [r2, #0]
 8005ee6:	68ba      	ldr	r2, [r7, #8]
 8005ee8:	6852      	ldr	r2, [r2, #4]
 8005eea:	0112      	lsls	r2, r2, #4
 8005eec:	4311      	orrs	r1, r2
 8005eee:	68ba      	ldr	r2, [r7, #8]
 8005ef0:	6892      	ldr	r2, [r2, #8]
 8005ef2:	0212      	lsls	r2, r2, #8
 8005ef4:	4311      	orrs	r1, r2
 8005ef6:	68ba      	ldr	r2, [r7, #8]
 8005ef8:	6992      	ldr	r2, [r2, #24]
 8005efa:	4311      	orrs	r1, r2
 8005efc:	68ba      	ldr	r2, [r7, #8]
 8005efe:	68d2      	ldr	r2, [r2, #12]
 8005f00:	0412      	lsls	r2, r2, #16
 8005f02:	430a      	orrs	r2, r1
 8005f04:	ea43 0102 	orr.w	r1, r3, r2
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005f10:	e005      	b.n	8005f1e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8005f1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3714      	adds	r7, #20
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bc80      	pop	{r7}
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	cff00000 	.word	0xcff00000

08005f30 <__assert_func>:
 8005f30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005f32:	4614      	mov	r4, r2
 8005f34:	461a      	mov	r2, r3
 8005f36:	4b09      	ldr	r3, [pc, #36]	@ (8005f5c <__assert_func+0x2c>)
 8005f38:	4605      	mov	r5, r0
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68d8      	ldr	r0, [r3, #12]
 8005f3e:	b14c      	cbz	r4, 8005f54 <__assert_func+0x24>
 8005f40:	4b07      	ldr	r3, [pc, #28]	@ (8005f60 <__assert_func+0x30>)
 8005f42:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005f46:	9100      	str	r1, [sp, #0]
 8005f48:	462b      	mov	r3, r5
 8005f4a:	4906      	ldr	r1, [pc, #24]	@ (8005f64 <__assert_func+0x34>)
 8005f4c:	f000 f8b2 	bl	80060b4 <fiprintf>
 8005f50:	f000 fa05 	bl	800635e <abort>
 8005f54:	4b04      	ldr	r3, [pc, #16]	@ (8005f68 <__assert_func+0x38>)
 8005f56:	461c      	mov	r4, r3
 8005f58:	e7f3      	b.n	8005f42 <__assert_func+0x12>
 8005f5a:	bf00      	nop
 8005f5c:	2000001c 	.word	0x2000001c
 8005f60:	08007b48 	.word	0x08007b48
 8005f64:	08007b55 	.word	0x08007b55
 8005f68:	08007b83 	.word	0x08007b83

08005f6c <std>:
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	b510      	push	{r4, lr}
 8005f70:	4604      	mov	r4, r0
 8005f72:	e9c0 3300 	strd	r3, r3, [r0]
 8005f76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f7a:	6083      	str	r3, [r0, #8]
 8005f7c:	8181      	strh	r1, [r0, #12]
 8005f7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f80:	81c2      	strh	r2, [r0, #14]
 8005f82:	6183      	str	r3, [r0, #24]
 8005f84:	4619      	mov	r1, r3
 8005f86:	2208      	movs	r2, #8
 8005f88:	305c      	adds	r0, #92	@ 0x5c
 8005f8a:	f000 f95e 	bl	800624a <memset>
 8005f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005fc4 <std+0x58>)
 8005f90:	6224      	str	r4, [r4, #32]
 8005f92:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f94:	4b0c      	ldr	r3, [pc, #48]	@ (8005fc8 <std+0x5c>)
 8005f96:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f98:	4b0c      	ldr	r3, [pc, #48]	@ (8005fcc <std+0x60>)
 8005f9a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd0 <std+0x64>)
 8005f9e:	6323      	str	r3, [r4, #48]	@ 0x30
 8005fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd4 <std+0x68>)
 8005fa2:	429c      	cmp	r4, r3
 8005fa4:	d006      	beq.n	8005fb4 <std+0x48>
 8005fa6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005faa:	4294      	cmp	r4, r2
 8005fac:	d002      	beq.n	8005fb4 <std+0x48>
 8005fae:	33d0      	adds	r3, #208	@ 0xd0
 8005fb0:	429c      	cmp	r4, r3
 8005fb2:	d105      	bne.n	8005fc0 <std+0x54>
 8005fb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fbc:	f000 b9be 	b.w	800633c <__retarget_lock_init_recursive>
 8005fc0:	bd10      	pop	{r4, pc}
 8005fc2:	bf00      	nop
 8005fc4:	080061c5 	.word	0x080061c5
 8005fc8:	080061e7 	.word	0x080061e7
 8005fcc:	0800621f 	.word	0x0800621f
 8005fd0:	08006243 	.word	0x08006243
 8005fd4:	200003cc 	.word	0x200003cc

08005fd8 <stdio_exit_handler>:
 8005fd8:	4a02      	ldr	r2, [pc, #8]	@ (8005fe4 <stdio_exit_handler+0xc>)
 8005fda:	4903      	ldr	r1, [pc, #12]	@ (8005fe8 <stdio_exit_handler+0x10>)
 8005fdc:	4803      	ldr	r0, [pc, #12]	@ (8005fec <stdio_exit_handler+0x14>)
 8005fde:	f000 b87b 	b.w	80060d8 <_fwalk_sglue>
 8005fe2:	bf00      	nop
 8005fe4:	20000010 	.word	0x20000010
 8005fe8:	08006ea9 	.word	0x08006ea9
 8005fec:	20000020 	.word	0x20000020

08005ff0 <cleanup_stdio>:
 8005ff0:	6841      	ldr	r1, [r0, #4]
 8005ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8006024 <cleanup_stdio+0x34>)
 8005ff4:	b510      	push	{r4, lr}
 8005ff6:	4299      	cmp	r1, r3
 8005ff8:	4604      	mov	r4, r0
 8005ffa:	d001      	beq.n	8006000 <cleanup_stdio+0x10>
 8005ffc:	f000 ff54 	bl	8006ea8 <_fflush_r>
 8006000:	68a1      	ldr	r1, [r4, #8]
 8006002:	4b09      	ldr	r3, [pc, #36]	@ (8006028 <cleanup_stdio+0x38>)
 8006004:	4299      	cmp	r1, r3
 8006006:	d002      	beq.n	800600e <cleanup_stdio+0x1e>
 8006008:	4620      	mov	r0, r4
 800600a:	f000 ff4d 	bl	8006ea8 <_fflush_r>
 800600e:	68e1      	ldr	r1, [r4, #12]
 8006010:	4b06      	ldr	r3, [pc, #24]	@ (800602c <cleanup_stdio+0x3c>)
 8006012:	4299      	cmp	r1, r3
 8006014:	d004      	beq.n	8006020 <cleanup_stdio+0x30>
 8006016:	4620      	mov	r0, r4
 8006018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800601c:	f000 bf44 	b.w	8006ea8 <_fflush_r>
 8006020:	bd10      	pop	{r4, pc}
 8006022:	bf00      	nop
 8006024:	200003cc 	.word	0x200003cc
 8006028:	20000434 	.word	0x20000434
 800602c:	2000049c 	.word	0x2000049c

08006030 <global_stdio_init.part.0>:
 8006030:	b510      	push	{r4, lr}
 8006032:	4b0b      	ldr	r3, [pc, #44]	@ (8006060 <global_stdio_init.part.0+0x30>)
 8006034:	4c0b      	ldr	r4, [pc, #44]	@ (8006064 <global_stdio_init.part.0+0x34>)
 8006036:	4a0c      	ldr	r2, [pc, #48]	@ (8006068 <global_stdio_init.part.0+0x38>)
 8006038:	4620      	mov	r0, r4
 800603a:	601a      	str	r2, [r3, #0]
 800603c:	2104      	movs	r1, #4
 800603e:	2200      	movs	r2, #0
 8006040:	f7ff ff94 	bl	8005f6c <std>
 8006044:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006048:	2201      	movs	r2, #1
 800604a:	2109      	movs	r1, #9
 800604c:	f7ff ff8e 	bl	8005f6c <std>
 8006050:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006054:	2202      	movs	r2, #2
 8006056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800605a:	2112      	movs	r1, #18
 800605c:	f7ff bf86 	b.w	8005f6c <std>
 8006060:	20000504 	.word	0x20000504
 8006064:	200003cc 	.word	0x200003cc
 8006068:	08005fd9 	.word	0x08005fd9

0800606c <__sfp_lock_acquire>:
 800606c:	4801      	ldr	r0, [pc, #4]	@ (8006074 <__sfp_lock_acquire+0x8>)
 800606e:	f000 b966 	b.w	800633e <__retarget_lock_acquire_recursive>
 8006072:	bf00      	nop
 8006074:	2000050d 	.word	0x2000050d

08006078 <__sfp_lock_release>:
 8006078:	4801      	ldr	r0, [pc, #4]	@ (8006080 <__sfp_lock_release+0x8>)
 800607a:	f000 b961 	b.w	8006340 <__retarget_lock_release_recursive>
 800607e:	bf00      	nop
 8006080:	2000050d 	.word	0x2000050d

08006084 <__sinit>:
 8006084:	b510      	push	{r4, lr}
 8006086:	4604      	mov	r4, r0
 8006088:	f7ff fff0 	bl	800606c <__sfp_lock_acquire>
 800608c:	6a23      	ldr	r3, [r4, #32]
 800608e:	b11b      	cbz	r3, 8006098 <__sinit+0x14>
 8006090:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006094:	f7ff bff0 	b.w	8006078 <__sfp_lock_release>
 8006098:	4b04      	ldr	r3, [pc, #16]	@ (80060ac <__sinit+0x28>)
 800609a:	6223      	str	r3, [r4, #32]
 800609c:	4b04      	ldr	r3, [pc, #16]	@ (80060b0 <__sinit+0x2c>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d1f5      	bne.n	8006090 <__sinit+0xc>
 80060a4:	f7ff ffc4 	bl	8006030 <global_stdio_init.part.0>
 80060a8:	e7f2      	b.n	8006090 <__sinit+0xc>
 80060aa:	bf00      	nop
 80060ac:	08005ff1 	.word	0x08005ff1
 80060b0:	20000504 	.word	0x20000504

080060b4 <fiprintf>:
 80060b4:	b40e      	push	{r1, r2, r3}
 80060b6:	b503      	push	{r0, r1, lr}
 80060b8:	4601      	mov	r1, r0
 80060ba:	ab03      	add	r3, sp, #12
 80060bc:	4805      	ldr	r0, [pc, #20]	@ (80060d4 <fiprintf+0x20>)
 80060be:	f853 2b04 	ldr.w	r2, [r3], #4
 80060c2:	6800      	ldr	r0, [r0, #0]
 80060c4:	9301      	str	r3, [sp, #4]
 80060c6:	f000 fbc7 	bl	8006858 <_vfiprintf_r>
 80060ca:	b002      	add	sp, #8
 80060cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80060d0:	b003      	add	sp, #12
 80060d2:	4770      	bx	lr
 80060d4:	2000001c 	.word	0x2000001c

080060d8 <_fwalk_sglue>:
 80060d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060dc:	4607      	mov	r7, r0
 80060de:	4688      	mov	r8, r1
 80060e0:	4614      	mov	r4, r2
 80060e2:	2600      	movs	r6, #0
 80060e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80060e8:	f1b9 0901 	subs.w	r9, r9, #1
 80060ec:	d505      	bpl.n	80060fa <_fwalk_sglue+0x22>
 80060ee:	6824      	ldr	r4, [r4, #0]
 80060f0:	2c00      	cmp	r4, #0
 80060f2:	d1f7      	bne.n	80060e4 <_fwalk_sglue+0xc>
 80060f4:	4630      	mov	r0, r6
 80060f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060fa:	89ab      	ldrh	r3, [r5, #12]
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d907      	bls.n	8006110 <_fwalk_sglue+0x38>
 8006100:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006104:	3301      	adds	r3, #1
 8006106:	d003      	beq.n	8006110 <_fwalk_sglue+0x38>
 8006108:	4629      	mov	r1, r5
 800610a:	4638      	mov	r0, r7
 800610c:	47c0      	blx	r8
 800610e:	4306      	orrs	r6, r0
 8006110:	3568      	adds	r5, #104	@ 0x68
 8006112:	e7e9      	b.n	80060e8 <_fwalk_sglue+0x10>

08006114 <sniprintf>:
 8006114:	b40c      	push	{r2, r3}
 8006116:	b530      	push	{r4, r5, lr}
 8006118:	4b18      	ldr	r3, [pc, #96]	@ (800617c <sniprintf+0x68>)
 800611a:	1e0c      	subs	r4, r1, #0
 800611c:	681d      	ldr	r5, [r3, #0]
 800611e:	b09d      	sub	sp, #116	@ 0x74
 8006120:	da08      	bge.n	8006134 <sniprintf+0x20>
 8006122:	238b      	movs	r3, #139	@ 0x8b
 8006124:	f04f 30ff 	mov.w	r0, #4294967295
 8006128:	602b      	str	r3, [r5, #0]
 800612a:	b01d      	add	sp, #116	@ 0x74
 800612c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006130:	b002      	add	sp, #8
 8006132:	4770      	bx	lr
 8006134:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006138:	f8ad 3014 	strh.w	r3, [sp, #20]
 800613c:	f04f 0300 	mov.w	r3, #0
 8006140:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006142:	bf0c      	ite	eq
 8006144:	4623      	moveq	r3, r4
 8006146:	f104 33ff 	addne.w	r3, r4, #4294967295
 800614a:	9304      	str	r3, [sp, #16]
 800614c:	9307      	str	r3, [sp, #28]
 800614e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006152:	9002      	str	r0, [sp, #8]
 8006154:	9006      	str	r0, [sp, #24]
 8006156:	f8ad 3016 	strh.w	r3, [sp, #22]
 800615a:	4628      	mov	r0, r5
 800615c:	ab21      	add	r3, sp, #132	@ 0x84
 800615e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006160:	a902      	add	r1, sp, #8
 8006162:	9301      	str	r3, [sp, #4]
 8006164:	f000 fa54 	bl	8006610 <_svfiprintf_r>
 8006168:	1c43      	adds	r3, r0, #1
 800616a:	bfbc      	itt	lt
 800616c:	238b      	movlt	r3, #139	@ 0x8b
 800616e:	602b      	strlt	r3, [r5, #0]
 8006170:	2c00      	cmp	r4, #0
 8006172:	d0da      	beq.n	800612a <sniprintf+0x16>
 8006174:	2200      	movs	r2, #0
 8006176:	9b02      	ldr	r3, [sp, #8]
 8006178:	701a      	strb	r2, [r3, #0]
 800617a:	e7d6      	b.n	800612a <sniprintf+0x16>
 800617c:	2000001c 	.word	0x2000001c

08006180 <siprintf>:
 8006180:	b40e      	push	{r1, r2, r3}
 8006182:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006186:	b510      	push	{r4, lr}
 8006188:	2400      	movs	r4, #0
 800618a:	b09d      	sub	sp, #116	@ 0x74
 800618c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800618e:	9002      	str	r0, [sp, #8]
 8006190:	9006      	str	r0, [sp, #24]
 8006192:	9107      	str	r1, [sp, #28]
 8006194:	9104      	str	r1, [sp, #16]
 8006196:	4809      	ldr	r0, [pc, #36]	@ (80061bc <siprintf+0x3c>)
 8006198:	4909      	ldr	r1, [pc, #36]	@ (80061c0 <siprintf+0x40>)
 800619a:	f853 2b04 	ldr.w	r2, [r3], #4
 800619e:	9105      	str	r1, [sp, #20]
 80061a0:	6800      	ldr	r0, [r0, #0]
 80061a2:	a902      	add	r1, sp, #8
 80061a4:	9301      	str	r3, [sp, #4]
 80061a6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80061a8:	f000 fa32 	bl	8006610 <_svfiprintf_r>
 80061ac:	9b02      	ldr	r3, [sp, #8]
 80061ae:	701c      	strb	r4, [r3, #0]
 80061b0:	b01d      	add	sp, #116	@ 0x74
 80061b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061b6:	b003      	add	sp, #12
 80061b8:	4770      	bx	lr
 80061ba:	bf00      	nop
 80061bc:	2000001c 	.word	0x2000001c
 80061c0:	ffff0208 	.word	0xffff0208

080061c4 <__sread>:
 80061c4:	b510      	push	{r4, lr}
 80061c6:	460c      	mov	r4, r1
 80061c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061cc:	f000 f868 	bl	80062a0 <_read_r>
 80061d0:	2800      	cmp	r0, #0
 80061d2:	bfab      	itete	ge
 80061d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80061d6:	89a3      	ldrhlt	r3, [r4, #12]
 80061d8:	181b      	addge	r3, r3, r0
 80061da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80061de:	bfac      	ite	ge
 80061e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80061e2:	81a3      	strhlt	r3, [r4, #12]
 80061e4:	bd10      	pop	{r4, pc}

080061e6 <__swrite>:
 80061e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061ea:	461f      	mov	r7, r3
 80061ec:	898b      	ldrh	r3, [r1, #12]
 80061ee:	4605      	mov	r5, r0
 80061f0:	05db      	lsls	r3, r3, #23
 80061f2:	460c      	mov	r4, r1
 80061f4:	4616      	mov	r6, r2
 80061f6:	d505      	bpl.n	8006204 <__swrite+0x1e>
 80061f8:	2302      	movs	r3, #2
 80061fa:	2200      	movs	r2, #0
 80061fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006200:	f000 f83c 	bl	800627c <_lseek_r>
 8006204:	89a3      	ldrh	r3, [r4, #12]
 8006206:	4632      	mov	r2, r6
 8006208:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800620c:	81a3      	strh	r3, [r4, #12]
 800620e:	4628      	mov	r0, r5
 8006210:	463b      	mov	r3, r7
 8006212:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006216:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800621a:	f000 b853 	b.w	80062c4 <_write_r>

0800621e <__sseek>:
 800621e:	b510      	push	{r4, lr}
 8006220:	460c      	mov	r4, r1
 8006222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006226:	f000 f829 	bl	800627c <_lseek_r>
 800622a:	1c43      	adds	r3, r0, #1
 800622c:	89a3      	ldrh	r3, [r4, #12]
 800622e:	bf15      	itete	ne
 8006230:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006232:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006236:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800623a:	81a3      	strheq	r3, [r4, #12]
 800623c:	bf18      	it	ne
 800623e:	81a3      	strhne	r3, [r4, #12]
 8006240:	bd10      	pop	{r4, pc}

08006242 <__sclose>:
 8006242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006246:	f000 b809 	b.w	800625c <_close_r>

0800624a <memset>:
 800624a:	4603      	mov	r3, r0
 800624c:	4402      	add	r2, r0
 800624e:	4293      	cmp	r3, r2
 8006250:	d100      	bne.n	8006254 <memset+0xa>
 8006252:	4770      	bx	lr
 8006254:	f803 1b01 	strb.w	r1, [r3], #1
 8006258:	e7f9      	b.n	800624e <memset+0x4>
	...

0800625c <_close_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	2300      	movs	r3, #0
 8006260:	4d05      	ldr	r5, [pc, #20]	@ (8006278 <_close_r+0x1c>)
 8006262:	4604      	mov	r4, r0
 8006264:	4608      	mov	r0, r1
 8006266:	602b      	str	r3, [r5, #0]
 8006268:	f7fd fbc3 	bl	80039f2 <_close>
 800626c:	1c43      	adds	r3, r0, #1
 800626e:	d102      	bne.n	8006276 <_close_r+0x1a>
 8006270:	682b      	ldr	r3, [r5, #0]
 8006272:	b103      	cbz	r3, 8006276 <_close_r+0x1a>
 8006274:	6023      	str	r3, [r4, #0]
 8006276:	bd38      	pop	{r3, r4, r5, pc}
 8006278:	20000508 	.word	0x20000508

0800627c <_lseek_r>:
 800627c:	b538      	push	{r3, r4, r5, lr}
 800627e:	4604      	mov	r4, r0
 8006280:	4608      	mov	r0, r1
 8006282:	4611      	mov	r1, r2
 8006284:	2200      	movs	r2, #0
 8006286:	4d05      	ldr	r5, [pc, #20]	@ (800629c <_lseek_r+0x20>)
 8006288:	602a      	str	r2, [r5, #0]
 800628a:	461a      	mov	r2, r3
 800628c:	f7fd fbd5 	bl	8003a3a <_lseek>
 8006290:	1c43      	adds	r3, r0, #1
 8006292:	d102      	bne.n	800629a <_lseek_r+0x1e>
 8006294:	682b      	ldr	r3, [r5, #0]
 8006296:	b103      	cbz	r3, 800629a <_lseek_r+0x1e>
 8006298:	6023      	str	r3, [r4, #0]
 800629a:	bd38      	pop	{r3, r4, r5, pc}
 800629c:	20000508 	.word	0x20000508

080062a0 <_read_r>:
 80062a0:	b538      	push	{r3, r4, r5, lr}
 80062a2:	4604      	mov	r4, r0
 80062a4:	4608      	mov	r0, r1
 80062a6:	4611      	mov	r1, r2
 80062a8:	2200      	movs	r2, #0
 80062aa:	4d05      	ldr	r5, [pc, #20]	@ (80062c0 <_read_r+0x20>)
 80062ac:	602a      	str	r2, [r5, #0]
 80062ae:	461a      	mov	r2, r3
 80062b0:	f7fd fb66 	bl	8003980 <_read>
 80062b4:	1c43      	adds	r3, r0, #1
 80062b6:	d102      	bne.n	80062be <_read_r+0x1e>
 80062b8:	682b      	ldr	r3, [r5, #0]
 80062ba:	b103      	cbz	r3, 80062be <_read_r+0x1e>
 80062bc:	6023      	str	r3, [r4, #0]
 80062be:	bd38      	pop	{r3, r4, r5, pc}
 80062c0:	20000508 	.word	0x20000508

080062c4 <_write_r>:
 80062c4:	b538      	push	{r3, r4, r5, lr}
 80062c6:	4604      	mov	r4, r0
 80062c8:	4608      	mov	r0, r1
 80062ca:	4611      	mov	r1, r2
 80062cc:	2200      	movs	r2, #0
 80062ce:	4d05      	ldr	r5, [pc, #20]	@ (80062e4 <_write_r+0x20>)
 80062d0:	602a      	str	r2, [r5, #0]
 80062d2:	461a      	mov	r2, r3
 80062d4:	f7fd fb71 	bl	80039ba <_write>
 80062d8:	1c43      	adds	r3, r0, #1
 80062da:	d102      	bne.n	80062e2 <_write_r+0x1e>
 80062dc:	682b      	ldr	r3, [r5, #0]
 80062de:	b103      	cbz	r3, 80062e2 <_write_r+0x1e>
 80062e0:	6023      	str	r3, [r4, #0]
 80062e2:	bd38      	pop	{r3, r4, r5, pc}
 80062e4:	20000508 	.word	0x20000508

080062e8 <__errno>:
 80062e8:	4b01      	ldr	r3, [pc, #4]	@ (80062f0 <__errno+0x8>)
 80062ea:	6818      	ldr	r0, [r3, #0]
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	2000001c 	.word	0x2000001c

080062f4 <__libc_init_array>:
 80062f4:	b570      	push	{r4, r5, r6, lr}
 80062f6:	2600      	movs	r6, #0
 80062f8:	4d0c      	ldr	r5, [pc, #48]	@ (800632c <__libc_init_array+0x38>)
 80062fa:	4c0d      	ldr	r4, [pc, #52]	@ (8006330 <__libc_init_array+0x3c>)
 80062fc:	1b64      	subs	r4, r4, r5
 80062fe:	10a4      	asrs	r4, r4, #2
 8006300:	42a6      	cmp	r6, r4
 8006302:	d109      	bne.n	8006318 <__libc_init_array+0x24>
 8006304:	f000 ffc2 	bl	800728c <_init>
 8006308:	2600      	movs	r6, #0
 800630a:	4d0a      	ldr	r5, [pc, #40]	@ (8006334 <__libc_init_array+0x40>)
 800630c:	4c0a      	ldr	r4, [pc, #40]	@ (8006338 <__libc_init_array+0x44>)
 800630e:	1b64      	subs	r4, r4, r5
 8006310:	10a4      	asrs	r4, r4, #2
 8006312:	42a6      	cmp	r6, r4
 8006314:	d105      	bne.n	8006322 <__libc_init_array+0x2e>
 8006316:	bd70      	pop	{r4, r5, r6, pc}
 8006318:	f855 3b04 	ldr.w	r3, [r5], #4
 800631c:	4798      	blx	r3
 800631e:	3601      	adds	r6, #1
 8006320:	e7ee      	b.n	8006300 <__libc_init_array+0xc>
 8006322:	f855 3b04 	ldr.w	r3, [r5], #4
 8006326:	4798      	blx	r3
 8006328:	3601      	adds	r6, #1
 800632a:	e7f2      	b.n	8006312 <__libc_init_array+0x1e>
 800632c:	08007bc0 	.word	0x08007bc0
 8006330:	08007bc0 	.word	0x08007bc0
 8006334:	08007bc0 	.word	0x08007bc0
 8006338:	08007bc4 	.word	0x08007bc4

0800633c <__retarget_lock_init_recursive>:
 800633c:	4770      	bx	lr

0800633e <__retarget_lock_acquire_recursive>:
 800633e:	4770      	bx	lr

08006340 <__retarget_lock_release_recursive>:
 8006340:	4770      	bx	lr

08006342 <memcpy>:
 8006342:	440a      	add	r2, r1
 8006344:	4291      	cmp	r1, r2
 8006346:	f100 33ff 	add.w	r3, r0, #4294967295
 800634a:	d100      	bne.n	800634e <memcpy+0xc>
 800634c:	4770      	bx	lr
 800634e:	b510      	push	{r4, lr}
 8006350:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006354:	4291      	cmp	r1, r2
 8006356:	f803 4f01 	strb.w	r4, [r3, #1]!
 800635a:	d1f9      	bne.n	8006350 <memcpy+0xe>
 800635c:	bd10      	pop	{r4, pc}

0800635e <abort>:
 800635e:	2006      	movs	r0, #6
 8006360:	b508      	push	{r3, lr}
 8006362:	f000 fe9f 	bl	80070a4 <raise>
 8006366:	2001      	movs	r0, #1
 8006368:	f7fd faff 	bl	800396a <_exit>

0800636c <_free_r>:
 800636c:	b538      	push	{r3, r4, r5, lr}
 800636e:	4605      	mov	r5, r0
 8006370:	2900      	cmp	r1, #0
 8006372:	d040      	beq.n	80063f6 <_free_r+0x8a>
 8006374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006378:	1f0c      	subs	r4, r1, #4
 800637a:	2b00      	cmp	r3, #0
 800637c:	bfb8      	it	lt
 800637e:	18e4      	addlt	r4, r4, r3
 8006380:	f000 f8de 	bl	8006540 <__malloc_lock>
 8006384:	4a1c      	ldr	r2, [pc, #112]	@ (80063f8 <_free_r+0x8c>)
 8006386:	6813      	ldr	r3, [r2, #0]
 8006388:	b933      	cbnz	r3, 8006398 <_free_r+0x2c>
 800638a:	6063      	str	r3, [r4, #4]
 800638c:	6014      	str	r4, [r2, #0]
 800638e:	4628      	mov	r0, r5
 8006390:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006394:	f000 b8da 	b.w	800654c <__malloc_unlock>
 8006398:	42a3      	cmp	r3, r4
 800639a:	d908      	bls.n	80063ae <_free_r+0x42>
 800639c:	6820      	ldr	r0, [r4, #0]
 800639e:	1821      	adds	r1, r4, r0
 80063a0:	428b      	cmp	r3, r1
 80063a2:	bf01      	itttt	eq
 80063a4:	6819      	ldreq	r1, [r3, #0]
 80063a6:	685b      	ldreq	r3, [r3, #4]
 80063a8:	1809      	addeq	r1, r1, r0
 80063aa:	6021      	streq	r1, [r4, #0]
 80063ac:	e7ed      	b.n	800638a <_free_r+0x1e>
 80063ae:	461a      	mov	r2, r3
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	b10b      	cbz	r3, 80063b8 <_free_r+0x4c>
 80063b4:	42a3      	cmp	r3, r4
 80063b6:	d9fa      	bls.n	80063ae <_free_r+0x42>
 80063b8:	6811      	ldr	r1, [r2, #0]
 80063ba:	1850      	adds	r0, r2, r1
 80063bc:	42a0      	cmp	r0, r4
 80063be:	d10b      	bne.n	80063d8 <_free_r+0x6c>
 80063c0:	6820      	ldr	r0, [r4, #0]
 80063c2:	4401      	add	r1, r0
 80063c4:	1850      	adds	r0, r2, r1
 80063c6:	4283      	cmp	r3, r0
 80063c8:	6011      	str	r1, [r2, #0]
 80063ca:	d1e0      	bne.n	800638e <_free_r+0x22>
 80063cc:	6818      	ldr	r0, [r3, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	4408      	add	r0, r1
 80063d2:	6010      	str	r0, [r2, #0]
 80063d4:	6053      	str	r3, [r2, #4]
 80063d6:	e7da      	b.n	800638e <_free_r+0x22>
 80063d8:	d902      	bls.n	80063e0 <_free_r+0x74>
 80063da:	230c      	movs	r3, #12
 80063dc:	602b      	str	r3, [r5, #0]
 80063de:	e7d6      	b.n	800638e <_free_r+0x22>
 80063e0:	6820      	ldr	r0, [r4, #0]
 80063e2:	1821      	adds	r1, r4, r0
 80063e4:	428b      	cmp	r3, r1
 80063e6:	bf01      	itttt	eq
 80063e8:	6819      	ldreq	r1, [r3, #0]
 80063ea:	685b      	ldreq	r3, [r3, #4]
 80063ec:	1809      	addeq	r1, r1, r0
 80063ee:	6021      	streq	r1, [r4, #0]
 80063f0:	6063      	str	r3, [r4, #4]
 80063f2:	6054      	str	r4, [r2, #4]
 80063f4:	e7cb      	b.n	800638e <_free_r+0x22>
 80063f6:	bd38      	pop	{r3, r4, r5, pc}
 80063f8:	20000514 	.word	0x20000514

080063fc <sbrk_aligned>:
 80063fc:	b570      	push	{r4, r5, r6, lr}
 80063fe:	4e0f      	ldr	r6, [pc, #60]	@ (800643c <sbrk_aligned+0x40>)
 8006400:	460c      	mov	r4, r1
 8006402:	6831      	ldr	r1, [r6, #0]
 8006404:	4605      	mov	r5, r0
 8006406:	b911      	cbnz	r1, 800640e <sbrk_aligned+0x12>
 8006408:	f000 fe68 	bl	80070dc <_sbrk_r>
 800640c:	6030      	str	r0, [r6, #0]
 800640e:	4621      	mov	r1, r4
 8006410:	4628      	mov	r0, r5
 8006412:	f000 fe63 	bl	80070dc <_sbrk_r>
 8006416:	1c43      	adds	r3, r0, #1
 8006418:	d103      	bne.n	8006422 <sbrk_aligned+0x26>
 800641a:	f04f 34ff 	mov.w	r4, #4294967295
 800641e:	4620      	mov	r0, r4
 8006420:	bd70      	pop	{r4, r5, r6, pc}
 8006422:	1cc4      	adds	r4, r0, #3
 8006424:	f024 0403 	bic.w	r4, r4, #3
 8006428:	42a0      	cmp	r0, r4
 800642a:	d0f8      	beq.n	800641e <sbrk_aligned+0x22>
 800642c:	1a21      	subs	r1, r4, r0
 800642e:	4628      	mov	r0, r5
 8006430:	f000 fe54 	bl	80070dc <_sbrk_r>
 8006434:	3001      	adds	r0, #1
 8006436:	d1f2      	bne.n	800641e <sbrk_aligned+0x22>
 8006438:	e7ef      	b.n	800641a <sbrk_aligned+0x1e>
 800643a:	bf00      	nop
 800643c:	20000510 	.word	0x20000510

08006440 <_malloc_r>:
 8006440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006444:	1ccd      	adds	r5, r1, #3
 8006446:	f025 0503 	bic.w	r5, r5, #3
 800644a:	3508      	adds	r5, #8
 800644c:	2d0c      	cmp	r5, #12
 800644e:	bf38      	it	cc
 8006450:	250c      	movcc	r5, #12
 8006452:	2d00      	cmp	r5, #0
 8006454:	4606      	mov	r6, r0
 8006456:	db01      	blt.n	800645c <_malloc_r+0x1c>
 8006458:	42a9      	cmp	r1, r5
 800645a:	d904      	bls.n	8006466 <_malloc_r+0x26>
 800645c:	230c      	movs	r3, #12
 800645e:	6033      	str	r3, [r6, #0]
 8006460:	2000      	movs	r0, #0
 8006462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006466:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800653c <_malloc_r+0xfc>
 800646a:	f000 f869 	bl	8006540 <__malloc_lock>
 800646e:	f8d8 3000 	ldr.w	r3, [r8]
 8006472:	461c      	mov	r4, r3
 8006474:	bb44      	cbnz	r4, 80064c8 <_malloc_r+0x88>
 8006476:	4629      	mov	r1, r5
 8006478:	4630      	mov	r0, r6
 800647a:	f7ff ffbf 	bl	80063fc <sbrk_aligned>
 800647e:	1c43      	adds	r3, r0, #1
 8006480:	4604      	mov	r4, r0
 8006482:	d158      	bne.n	8006536 <_malloc_r+0xf6>
 8006484:	f8d8 4000 	ldr.w	r4, [r8]
 8006488:	4627      	mov	r7, r4
 800648a:	2f00      	cmp	r7, #0
 800648c:	d143      	bne.n	8006516 <_malloc_r+0xd6>
 800648e:	2c00      	cmp	r4, #0
 8006490:	d04b      	beq.n	800652a <_malloc_r+0xea>
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	4639      	mov	r1, r7
 8006496:	4630      	mov	r0, r6
 8006498:	eb04 0903 	add.w	r9, r4, r3
 800649c:	f000 fe1e 	bl	80070dc <_sbrk_r>
 80064a0:	4581      	cmp	r9, r0
 80064a2:	d142      	bne.n	800652a <_malloc_r+0xea>
 80064a4:	6821      	ldr	r1, [r4, #0]
 80064a6:	4630      	mov	r0, r6
 80064a8:	1a6d      	subs	r5, r5, r1
 80064aa:	4629      	mov	r1, r5
 80064ac:	f7ff ffa6 	bl	80063fc <sbrk_aligned>
 80064b0:	3001      	adds	r0, #1
 80064b2:	d03a      	beq.n	800652a <_malloc_r+0xea>
 80064b4:	6823      	ldr	r3, [r4, #0]
 80064b6:	442b      	add	r3, r5
 80064b8:	6023      	str	r3, [r4, #0]
 80064ba:	f8d8 3000 	ldr.w	r3, [r8]
 80064be:	685a      	ldr	r2, [r3, #4]
 80064c0:	bb62      	cbnz	r2, 800651c <_malloc_r+0xdc>
 80064c2:	f8c8 7000 	str.w	r7, [r8]
 80064c6:	e00f      	b.n	80064e8 <_malloc_r+0xa8>
 80064c8:	6822      	ldr	r2, [r4, #0]
 80064ca:	1b52      	subs	r2, r2, r5
 80064cc:	d420      	bmi.n	8006510 <_malloc_r+0xd0>
 80064ce:	2a0b      	cmp	r2, #11
 80064d0:	d917      	bls.n	8006502 <_malloc_r+0xc2>
 80064d2:	1961      	adds	r1, r4, r5
 80064d4:	42a3      	cmp	r3, r4
 80064d6:	6025      	str	r5, [r4, #0]
 80064d8:	bf18      	it	ne
 80064da:	6059      	strne	r1, [r3, #4]
 80064dc:	6863      	ldr	r3, [r4, #4]
 80064de:	bf08      	it	eq
 80064e0:	f8c8 1000 	streq.w	r1, [r8]
 80064e4:	5162      	str	r2, [r4, r5]
 80064e6:	604b      	str	r3, [r1, #4]
 80064e8:	4630      	mov	r0, r6
 80064ea:	f000 f82f 	bl	800654c <__malloc_unlock>
 80064ee:	f104 000b 	add.w	r0, r4, #11
 80064f2:	1d23      	adds	r3, r4, #4
 80064f4:	f020 0007 	bic.w	r0, r0, #7
 80064f8:	1ac2      	subs	r2, r0, r3
 80064fa:	bf1c      	itt	ne
 80064fc:	1a1b      	subne	r3, r3, r0
 80064fe:	50a3      	strne	r3, [r4, r2]
 8006500:	e7af      	b.n	8006462 <_malloc_r+0x22>
 8006502:	6862      	ldr	r2, [r4, #4]
 8006504:	42a3      	cmp	r3, r4
 8006506:	bf0c      	ite	eq
 8006508:	f8c8 2000 	streq.w	r2, [r8]
 800650c:	605a      	strne	r2, [r3, #4]
 800650e:	e7eb      	b.n	80064e8 <_malloc_r+0xa8>
 8006510:	4623      	mov	r3, r4
 8006512:	6864      	ldr	r4, [r4, #4]
 8006514:	e7ae      	b.n	8006474 <_malloc_r+0x34>
 8006516:	463c      	mov	r4, r7
 8006518:	687f      	ldr	r7, [r7, #4]
 800651a:	e7b6      	b.n	800648a <_malloc_r+0x4a>
 800651c:	461a      	mov	r2, r3
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	42a3      	cmp	r3, r4
 8006522:	d1fb      	bne.n	800651c <_malloc_r+0xdc>
 8006524:	2300      	movs	r3, #0
 8006526:	6053      	str	r3, [r2, #4]
 8006528:	e7de      	b.n	80064e8 <_malloc_r+0xa8>
 800652a:	230c      	movs	r3, #12
 800652c:	4630      	mov	r0, r6
 800652e:	6033      	str	r3, [r6, #0]
 8006530:	f000 f80c 	bl	800654c <__malloc_unlock>
 8006534:	e794      	b.n	8006460 <_malloc_r+0x20>
 8006536:	6005      	str	r5, [r0, #0]
 8006538:	e7d6      	b.n	80064e8 <_malloc_r+0xa8>
 800653a:	bf00      	nop
 800653c:	20000514 	.word	0x20000514

08006540 <__malloc_lock>:
 8006540:	4801      	ldr	r0, [pc, #4]	@ (8006548 <__malloc_lock+0x8>)
 8006542:	f7ff befc 	b.w	800633e <__retarget_lock_acquire_recursive>
 8006546:	bf00      	nop
 8006548:	2000050c 	.word	0x2000050c

0800654c <__malloc_unlock>:
 800654c:	4801      	ldr	r0, [pc, #4]	@ (8006554 <__malloc_unlock+0x8>)
 800654e:	f7ff bef7 	b.w	8006340 <__retarget_lock_release_recursive>
 8006552:	bf00      	nop
 8006554:	2000050c 	.word	0x2000050c

08006558 <__ssputs_r>:
 8006558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800655c:	461f      	mov	r7, r3
 800655e:	688e      	ldr	r6, [r1, #8]
 8006560:	4682      	mov	sl, r0
 8006562:	42be      	cmp	r6, r7
 8006564:	460c      	mov	r4, r1
 8006566:	4690      	mov	r8, r2
 8006568:	680b      	ldr	r3, [r1, #0]
 800656a:	d82d      	bhi.n	80065c8 <__ssputs_r+0x70>
 800656c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006570:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006574:	d026      	beq.n	80065c4 <__ssputs_r+0x6c>
 8006576:	6965      	ldr	r5, [r4, #20]
 8006578:	6909      	ldr	r1, [r1, #16]
 800657a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800657e:	eba3 0901 	sub.w	r9, r3, r1
 8006582:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006586:	1c7b      	adds	r3, r7, #1
 8006588:	444b      	add	r3, r9
 800658a:	106d      	asrs	r5, r5, #1
 800658c:	429d      	cmp	r5, r3
 800658e:	bf38      	it	cc
 8006590:	461d      	movcc	r5, r3
 8006592:	0553      	lsls	r3, r2, #21
 8006594:	d527      	bpl.n	80065e6 <__ssputs_r+0x8e>
 8006596:	4629      	mov	r1, r5
 8006598:	f7ff ff52 	bl	8006440 <_malloc_r>
 800659c:	4606      	mov	r6, r0
 800659e:	b360      	cbz	r0, 80065fa <__ssputs_r+0xa2>
 80065a0:	464a      	mov	r2, r9
 80065a2:	6921      	ldr	r1, [r4, #16]
 80065a4:	f7ff fecd 	bl	8006342 <memcpy>
 80065a8:	89a3      	ldrh	r3, [r4, #12]
 80065aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80065ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065b2:	81a3      	strh	r3, [r4, #12]
 80065b4:	6126      	str	r6, [r4, #16]
 80065b6:	444e      	add	r6, r9
 80065b8:	6026      	str	r6, [r4, #0]
 80065ba:	463e      	mov	r6, r7
 80065bc:	6165      	str	r5, [r4, #20]
 80065be:	eba5 0509 	sub.w	r5, r5, r9
 80065c2:	60a5      	str	r5, [r4, #8]
 80065c4:	42be      	cmp	r6, r7
 80065c6:	d900      	bls.n	80065ca <__ssputs_r+0x72>
 80065c8:	463e      	mov	r6, r7
 80065ca:	4632      	mov	r2, r6
 80065cc:	4641      	mov	r1, r8
 80065ce:	6820      	ldr	r0, [r4, #0]
 80065d0:	f000 fd26 	bl	8007020 <memmove>
 80065d4:	2000      	movs	r0, #0
 80065d6:	68a3      	ldr	r3, [r4, #8]
 80065d8:	1b9b      	subs	r3, r3, r6
 80065da:	60a3      	str	r3, [r4, #8]
 80065dc:	6823      	ldr	r3, [r4, #0]
 80065de:	4433      	add	r3, r6
 80065e0:	6023      	str	r3, [r4, #0]
 80065e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065e6:	462a      	mov	r2, r5
 80065e8:	f000 fd96 	bl	8007118 <_realloc_r>
 80065ec:	4606      	mov	r6, r0
 80065ee:	2800      	cmp	r0, #0
 80065f0:	d1e0      	bne.n	80065b4 <__ssputs_r+0x5c>
 80065f2:	4650      	mov	r0, sl
 80065f4:	6921      	ldr	r1, [r4, #16]
 80065f6:	f7ff feb9 	bl	800636c <_free_r>
 80065fa:	230c      	movs	r3, #12
 80065fc:	f8ca 3000 	str.w	r3, [sl]
 8006600:	89a3      	ldrh	r3, [r4, #12]
 8006602:	f04f 30ff 	mov.w	r0, #4294967295
 8006606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800660a:	81a3      	strh	r3, [r4, #12]
 800660c:	e7e9      	b.n	80065e2 <__ssputs_r+0x8a>
	...

08006610 <_svfiprintf_r>:
 8006610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006614:	4698      	mov	r8, r3
 8006616:	898b      	ldrh	r3, [r1, #12]
 8006618:	4607      	mov	r7, r0
 800661a:	061b      	lsls	r3, r3, #24
 800661c:	460d      	mov	r5, r1
 800661e:	4614      	mov	r4, r2
 8006620:	b09d      	sub	sp, #116	@ 0x74
 8006622:	d510      	bpl.n	8006646 <_svfiprintf_r+0x36>
 8006624:	690b      	ldr	r3, [r1, #16]
 8006626:	b973      	cbnz	r3, 8006646 <_svfiprintf_r+0x36>
 8006628:	2140      	movs	r1, #64	@ 0x40
 800662a:	f7ff ff09 	bl	8006440 <_malloc_r>
 800662e:	6028      	str	r0, [r5, #0]
 8006630:	6128      	str	r0, [r5, #16]
 8006632:	b930      	cbnz	r0, 8006642 <_svfiprintf_r+0x32>
 8006634:	230c      	movs	r3, #12
 8006636:	603b      	str	r3, [r7, #0]
 8006638:	f04f 30ff 	mov.w	r0, #4294967295
 800663c:	b01d      	add	sp, #116	@ 0x74
 800663e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006642:	2340      	movs	r3, #64	@ 0x40
 8006644:	616b      	str	r3, [r5, #20]
 8006646:	2300      	movs	r3, #0
 8006648:	9309      	str	r3, [sp, #36]	@ 0x24
 800664a:	2320      	movs	r3, #32
 800664c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006650:	2330      	movs	r3, #48	@ 0x30
 8006652:	f04f 0901 	mov.w	r9, #1
 8006656:	f8cd 800c 	str.w	r8, [sp, #12]
 800665a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80067f4 <_svfiprintf_r+0x1e4>
 800665e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006662:	4623      	mov	r3, r4
 8006664:	469a      	mov	sl, r3
 8006666:	f813 2b01 	ldrb.w	r2, [r3], #1
 800666a:	b10a      	cbz	r2, 8006670 <_svfiprintf_r+0x60>
 800666c:	2a25      	cmp	r2, #37	@ 0x25
 800666e:	d1f9      	bne.n	8006664 <_svfiprintf_r+0x54>
 8006670:	ebba 0b04 	subs.w	fp, sl, r4
 8006674:	d00b      	beq.n	800668e <_svfiprintf_r+0x7e>
 8006676:	465b      	mov	r3, fp
 8006678:	4622      	mov	r2, r4
 800667a:	4629      	mov	r1, r5
 800667c:	4638      	mov	r0, r7
 800667e:	f7ff ff6b 	bl	8006558 <__ssputs_r>
 8006682:	3001      	adds	r0, #1
 8006684:	f000 80a7 	beq.w	80067d6 <_svfiprintf_r+0x1c6>
 8006688:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800668a:	445a      	add	r2, fp
 800668c:	9209      	str	r2, [sp, #36]	@ 0x24
 800668e:	f89a 3000 	ldrb.w	r3, [sl]
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 809f 	beq.w	80067d6 <_svfiprintf_r+0x1c6>
 8006698:	2300      	movs	r3, #0
 800669a:	f04f 32ff 	mov.w	r2, #4294967295
 800669e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066a2:	f10a 0a01 	add.w	sl, sl, #1
 80066a6:	9304      	str	r3, [sp, #16]
 80066a8:	9307      	str	r3, [sp, #28]
 80066aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80066ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80066b0:	4654      	mov	r4, sl
 80066b2:	2205      	movs	r2, #5
 80066b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066b8:	484e      	ldr	r0, [pc, #312]	@ (80067f4 <_svfiprintf_r+0x1e4>)
 80066ba:	f000 fd1f 	bl	80070fc <memchr>
 80066be:	9a04      	ldr	r2, [sp, #16]
 80066c0:	b9d8      	cbnz	r0, 80066fa <_svfiprintf_r+0xea>
 80066c2:	06d0      	lsls	r0, r2, #27
 80066c4:	bf44      	itt	mi
 80066c6:	2320      	movmi	r3, #32
 80066c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066cc:	0711      	lsls	r1, r2, #28
 80066ce:	bf44      	itt	mi
 80066d0:	232b      	movmi	r3, #43	@ 0x2b
 80066d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066d6:	f89a 3000 	ldrb.w	r3, [sl]
 80066da:	2b2a      	cmp	r3, #42	@ 0x2a
 80066dc:	d015      	beq.n	800670a <_svfiprintf_r+0xfa>
 80066de:	4654      	mov	r4, sl
 80066e0:	2000      	movs	r0, #0
 80066e2:	f04f 0c0a 	mov.w	ip, #10
 80066e6:	9a07      	ldr	r2, [sp, #28]
 80066e8:	4621      	mov	r1, r4
 80066ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066ee:	3b30      	subs	r3, #48	@ 0x30
 80066f0:	2b09      	cmp	r3, #9
 80066f2:	d94b      	bls.n	800678c <_svfiprintf_r+0x17c>
 80066f4:	b1b0      	cbz	r0, 8006724 <_svfiprintf_r+0x114>
 80066f6:	9207      	str	r2, [sp, #28]
 80066f8:	e014      	b.n	8006724 <_svfiprintf_r+0x114>
 80066fa:	eba0 0308 	sub.w	r3, r0, r8
 80066fe:	fa09 f303 	lsl.w	r3, r9, r3
 8006702:	4313      	orrs	r3, r2
 8006704:	46a2      	mov	sl, r4
 8006706:	9304      	str	r3, [sp, #16]
 8006708:	e7d2      	b.n	80066b0 <_svfiprintf_r+0xa0>
 800670a:	9b03      	ldr	r3, [sp, #12]
 800670c:	1d19      	adds	r1, r3, #4
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	9103      	str	r1, [sp, #12]
 8006712:	2b00      	cmp	r3, #0
 8006714:	bfbb      	ittet	lt
 8006716:	425b      	neglt	r3, r3
 8006718:	f042 0202 	orrlt.w	r2, r2, #2
 800671c:	9307      	strge	r3, [sp, #28]
 800671e:	9307      	strlt	r3, [sp, #28]
 8006720:	bfb8      	it	lt
 8006722:	9204      	strlt	r2, [sp, #16]
 8006724:	7823      	ldrb	r3, [r4, #0]
 8006726:	2b2e      	cmp	r3, #46	@ 0x2e
 8006728:	d10a      	bne.n	8006740 <_svfiprintf_r+0x130>
 800672a:	7863      	ldrb	r3, [r4, #1]
 800672c:	2b2a      	cmp	r3, #42	@ 0x2a
 800672e:	d132      	bne.n	8006796 <_svfiprintf_r+0x186>
 8006730:	9b03      	ldr	r3, [sp, #12]
 8006732:	3402      	adds	r4, #2
 8006734:	1d1a      	adds	r2, r3, #4
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	9203      	str	r2, [sp, #12]
 800673a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800673e:	9305      	str	r3, [sp, #20]
 8006740:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80067f8 <_svfiprintf_r+0x1e8>
 8006744:	2203      	movs	r2, #3
 8006746:	4650      	mov	r0, sl
 8006748:	7821      	ldrb	r1, [r4, #0]
 800674a:	f000 fcd7 	bl	80070fc <memchr>
 800674e:	b138      	cbz	r0, 8006760 <_svfiprintf_r+0x150>
 8006750:	2240      	movs	r2, #64	@ 0x40
 8006752:	9b04      	ldr	r3, [sp, #16]
 8006754:	eba0 000a 	sub.w	r0, r0, sl
 8006758:	4082      	lsls	r2, r0
 800675a:	4313      	orrs	r3, r2
 800675c:	3401      	adds	r4, #1
 800675e:	9304      	str	r3, [sp, #16]
 8006760:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006764:	2206      	movs	r2, #6
 8006766:	4825      	ldr	r0, [pc, #148]	@ (80067fc <_svfiprintf_r+0x1ec>)
 8006768:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800676c:	f000 fcc6 	bl	80070fc <memchr>
 8006770:	2800      	cmp	r0, #0
 8006772:	d036      	beq.n	80067e2 <_svfiprintf_r+0x1d2>
 8006774:	4b22      	ldr	r3, [pc, #136]	@ (8006800 <_svfiprintf_r+0x1f0>)
 8006776:	bb1b      	cbnz	r3, 80067c0 <_svfiprintf_r+0x1b0>
 8006778:	9b03      	ldr	r3, [sp, #12]
 800677a:	3307      	adds	r3, #7
 800677c:	f023 0307 	bic.w	r3, r3, #7
 8006780:	3308      	adds	r3, #8
 8006782:	9303      	str	r3, [sp, #12]
 8006784:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006786:	4433      	add	r3, r6
 8006788:	9309      	str	r3, [sp, #36]	@ 0x24
 800678a:	e76a      	b.n	8006662 <_svfiprintf_r+0x52>
 800678c:	460c      	mov	r4, r1
 800678e:	2001      	movs	r0, #1
 8006790:	fb0c 3202 	mla	r2, ip, r2, r3
 8006794:	e7a8      	b.n	80066e8 <_svfiprintf_r+0xd8>
 8006796:	2300      	movs	r3, #0
 8006798:	f04f 0c0a 	mov.w	ip, #10
 800679c:	4619      	mov	r1, r3
 800679e:	3401      	adds	r4, #1
 80067a0:	9305      	str	r3, [sp, #20]
 80067a2:	4620      	mov	r0, r4
 80067a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067a8:	3a30      	subs	r2, #48	@ 0x30
 80067aa:	2a09      	cmp	r2, #9
 80067ac:	d903      	bls.n	80067b6 <_svfiprintf_r+0x1a6>
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d0c6      	beq.n	8006740 <_svfiprintf_r+0x130>
 80067b2:	9105      	str	r1, [sp, #20]
 80067b4:	e7c4      	b.n	8006740 <_svfiprintf_r+0x130>
 80067b6:	4604      	mov	r4, r0
 80067b8:	2301      	movs	r3, #1
 80067ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80067be:	e7f0      	b.n	80067a2 <_svfiprintf_r+0x192>
 80067c0:	ab03      	add	r3, sp, #12
 80067c2:	9300      	str	r3, [sp, #0]
 80067c4:	462a      	mov	r2, r5
 80067c6:	4638      	mov	r0, r7
 80067c8:	4b0e      	ldr	r3, [pc, #56]	@ (8006804 <_svfiprintf_r+0x1f4>)
 80067ca:	a904      	add	r1, sp, #16
 80067cc:	f3af 8000 	nop.w
 80067d0:	1c42      	adds	r2, r0, #1
 80067d2:	4606      	mov	r6, r0
 80067d4:	d1d6      	bne.n	8006784 <_svfiprintf_r+0x174>
 80067d6:	89ab      	ldrh	r3, [r5, #12]
 80067d8:	065b      	lsls	r3, r3, #25
 80067da:	f53f af2d 	bmi.w	8006638 <_svfiprintf_r+0x28>
 80067de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067e0:	e72c      	b.n	800663c <_svfiprintf_r+0x2c>
 80067e2:	ab03      	add	r3, sp, #12
 80067e4:	9300      	str	r3, [sp, #0]
 80067e6:	462a      	mov	r2, r5
 80067e8:	4638      	mov	r0, r7
 80067ea:	4b06      	ldr	r3, [pc, #24]	@ (8006804 <_svfiprintf_r+0x1f4>)
 80067ec:	a904      	add	r1, sp, #16
 80067ee:	f000 f9bd 	bl	8006b6c <_printf_i>
 80067f2:	e7ed      	b.n	80067d0 <_svfiprintf_r+0x1c0>
 80067f4:	08007b84 	.word	0x08007b84
 80067f8:	08007b8a 	.word	0x08007b8a
 80067fc:	08007b8e 	.word	0x08007b8e
 8006800:	00000000 	.word	0x00000000
 8006804:	08006559 	.word	0x08006559

08006808 <__sfputc_r>:
 8006808:	6893      	ldr	r3, [r2, #8]
 800680a:	b410      	push	{r4}
 800680c:	3b01      	subs	r3, #1
 800680e:	2b00      	cmp	r3, #0
 8006810:	6093      	str	r3, [r2, #8]
 8006812:	da07      	bge.n	8006824 <__sfputc_r+0x1c>
 8006814:	6994      	ldr	r4, [r2, #24]
 8006816:	42a3      	cmp	r3, r4
 8006818:	db01      	blt.n	800681e <__sfputc_r+0x16>
 800681a:	290a      	cmp	r1, #10
 800681c:	d102      	bne.n	8006824 <__sfputc_r+0x1c>
 800681e:	bc10      	pop	{r4}
 8006820:	f000 bb6a 	b.w	8006ef8 <__swbuf_r>
 8006824:	6813      	ldr	r3, [r2, #0]
 8006826:	1c58      	adds	r0, r3, #1
 8006828:	6010      	str	r0, [r2, #0]
 800682a:	7019      	strb	r1, [r3, #0]
 800682c:	4608      	mov	r0, r1
 800682e:	bc10      	pop	{r4}
 8006830:	4770      	bx	lr

08006832 <__sfputs_r>:
 8006832:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006834:	4606      	mov	r6, r0
 8006836:	460f      	mov	r7, r1
 8006838:	4614      	mov	r4, r2
 800683a:	18d5      	adds	r5, r2, r3
 800683c:	42ac      	cmp	r4, r5
 800683e:	d101      	bne.n	8006844 <__sfputs_r+0x12>
 8006840:	2000      	movs	r0, #0
 8006842:	e007      	b.n	8006854 <__sfputs_r+0x22>
 8006844:	463a      	mov	r2, r7
 8006846:	4630      	mov	r0, r6
 8006848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800684c:	f7ff ffdc 	bl	8006808 <__sfputc_r>
 8006850:	1c43      	adds	r3, r0, #1
 8006852:	d1f3      	bne.n	800683c <__sfputs_r+0xa>
 8006854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006858 <_vfiprintf_r>:
 8006858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800685c:	460d      	mov	r5, r1
 800685e:	4614      	mov	r4, r2
 8006860:	4698      	mov	r8, r3
 8006862:	4606      	mov	r6, r0
 8006864:	b09d      	sub	sp, #116	@ 0x74
 8006866:	b118      	cbz	r0, 8006870 <_vfiprintf_r+0x18>
 8006868:	6a03      	ldr	r3, [r0, #32]
 800686a:	b90b      	cbnz	r3, 8006870 <_vfiprintf_r+0x18>
 800686c:	f7ff fc0a 	bl	8006084 <__sinit>
 8006870:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006872:	07d9      	lsls	r1, r3, #31
 8006874:	d405      	bmi.n	8006882 <_vfiprintf_r+0x2a>
 8006876:	89ab      	ldrh	r3, [r5, #12]
 8006878:	059a      	lsls	r2, r3, #22
 800687a:	d402      	bmi.n	8006882 <_vfiprintf_r+0x2a>
 800687c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800687e:	f7ff fd5e 	bl	800633e <__retarget_lock_acquire_recursive>
 8006882:	89ab      	ldrh	r3, [r5, #12]
 8006884:	071b      	lsls	r3, r3, #28
 8006886:	d501      	bpl.n	800688c <_vfiprintf_r+0x34>
 8006888:	692b      	ldr	r3, [r5, #16]
 800688a:	b99b      	cbnz	r3, 80068b4 <_vfiprintf_r+0x5c>
 800688c:	4629      	mov	r1, r5
 800688e:	4630      	mov	r0, r6
 8006890:	f000 fb70 	bl	8006f74 <__swsetup_r>
 8006894:	b170      	cbz	r0, 80068b4 <_vfiprintf_r+0x5c>
 8006896:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006898:	07dc      	lsls	r4, r3, #31
 800689a:	d504      	bpl.n	80068a6 <_vfiprintf_r+0x4e>
 800689c:	f04f 30ff 	mov.w	r0, #4294967295
 80068a0:	b01d      	add	sp, #116	@ 0x74
 80068a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a6:	89ab      	ldrh	r3, [r5, #12]
 80068a8:	0598      	lsls	r0, r3, #22
 80068aa:	d4f7      	bmi.n	800689c <_vfiprintf_r+0x44>
 80068ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068ae:	f7ff fd47 	bl	8006340 <__retarget_lock_release_recursive>
 80068b2:	e7f3      	b.n	800689c <_vfiprintf_r+0x44>
 80068b4:	2300      	movs	r3, #0
 80068b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80068b8:	2320      	movs	r3, #32
 80068ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80068be:	2330      	movs	r3, #48	@ 0x30
 80068c0:	f04f 0901 	mov.w	r9, #1
 80068c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80068c8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006a74 <_vfiprintf_r+0x21c>
 80068cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80068d0:	4623      	mov	r3, r4
 80068d2:	469a      	mov	sl, r3
 80068d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068d8:	b10a      	cbz	r2, 80068de <_vfiprintf_r+0x86>
 80068da:	2a25      	cmp	r2, #37	@ 0x25
 80068dc:	d1f9      	bne.n	80068d2 <_vfiprintf_r+0x7a>
 80068de:	ebba 0b04 	subs.w	fp, sl, r4
 80068e2:	d00b      	beq.n	80068fc <_vfiprintf_r+0xa4>
 80068e4:	465b      	mov	r3, fp
 80068e6:	4622      	mov	r2, r4
 80068e8:	4629      	mov	r1, r5
 80068ea:	4630      	mov	r0, r6
 80068ec:	f7ff ffa1 	bl	8006832 <__sfputs_r>
 80068f0:	3001      	adds	r0, #1
 80068f2:	f000 80a7 	beq.w	8006a44 <_vfiprintf_r+0x1ec>
 80068f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068f8:	445a      	add	r2, fp
 80068fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80068fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 809f 	beq.w	8006a44 <_vfiprintf_r+0x1ec>
 8006906:	2300      	movs	r3, #0
 8006908:	f04f 32ff 	mov.w	r2, #4294967295
 800690c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006910:	f10a 0a01 	add.w	sl, sl, #1
 8006914:	9304      	str	r3, [sp, #16]
 8006916:	9307      	str	r3, [sp, #28]
 8006918:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800691c:	931a      	str	r3, [sp, #104]	@ 0x68
 800691e:	4654      	mov	r4, sl
 8006920:	2205      	movs	r2, #5
 8006922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006926:	4853      	ldr	r0, [pc, #332]	@ (8006a74 <_vfiprintf_r+0x21c>)
 8006928:	f000 fbe8 	bl	80070fc <memchr>
 800692c:	9a04      	ldr	r2, [sp, #16]
 800692e:	b9d8      	cbnz	r0, 8006968 <_vfiprintf_r+0x110>
 8006930:	06d1      	lsls	r1, r2, #27
 8006932:	bf44      	itt	mi
 8006934:	2320      	movmi	r3, #32
 8006936:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800693a:	0713      	lsls	r3, r2, #28
 800693c:	bf44      	itt	mi
 800693e:	232b      	movmi	r3, #43	@ 0x2b
 8006940:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006944:	f89a 3000 	ldrb.w	r3, [sl]
 8006948:	2b2a      	cmp	r3, #42	@ 0x2a
 800694a:	d015      	beq.n	8006978 <_vfiprintf_r+0x120>
 800694c:	4654      	mov	r4, sl
 800694e:	2000      	movs	r0, #0
 8006950:	f04f 0c0a 	mov.w	ip, #10
 8006954:	9a07      	ldr	r2, [sp, #28]
 8006956:	4621      	mov	r1, r4
 8006958:	f811 3b01 	ldrb.w	r3, [r1], #1
 800695c:	3b30      	subs	r3, #48	@ 0x30
 800695e:	2b09      	cmp	r3, #9
 8006960:	d94b      	bls.n	80069fa <_vfiprintf_r+0x1a2>
 8006962:	b1b0      	cbz	r0, 8006992 <_vfiprintf_r+0x13a>
 8006964:	9207      	str	r2, [sp, #28]
 8006966:	e014      	b.n	8006992 <_vfiprintf_r+0x13a>
 8006968:	eba0 0308 	sub.w	r3, r0, r8
 800696c:	fa09 f303 	lsl.w	r3, r9, r3
 8006970:	4313      	orrs	r3, r2
 8006972:	46a2      	mov	sl, r4
 8006974:	9304      	str	r3, [sp, #16]
 8006976:	e7d2      	b.n	800691e <_vfiprintf_r+0xc6>
 8006978:	9b03      	ldr	r3, [sp, #12]
 800697a:	1d19      	adds	r1, r3, #4
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	9103      	str	r1, [sp, #12]
 8006980:	2b00      	cmp	r3, #0
 8006982:	bfbb      	ittet	lt
 8006984:	425b      	neglt	r3, r3
 8006986:	f042 0202 	orrlt.w	r2, r2, #2
 800698a:	9307      	strge	r3, [sp, #28]
 800698c:	9307      	strlt	r3, [sp, #28]
 800698e:	bfb8      	it	lt
 8006990:	9204      	strlt	r2, [sp, #16]
 8006992:	7823      	ldrb	r3, [r4, #0]
 8006994:	2b2e      	cmp	r3, #46	@ 0x2e
 8006996:	d10a      	bne.n	80069ae <_vfiprintf_r+0x156>
 8006998:	7863      	ldrb	r3, [r4, #1]
 800699a:	2b2a      	cmp	r3, #42	@ 0x2a
 800699c:	d132      	bne.n	8006a04 <_vfiprintf_r+0x1ac>
 800699e:	9b03      	ldr	r3, [sp, #12]
 80069a0:	3402      	adds	r4, #2
 80069a2:	1d1a      	adds	r2, r3, #4
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	9203      	str	r2, [sp, #12]
 80069a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80069ac:	9305      	str	r3, [sp, #20]
 80069ae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006a78 <_vfiprintf_r+0x220>
 80069b2:	2203      	movs	r2, #3
 80069b4:	4650      	mov	r0, sl
 80069b6:	7821      	ldrb	r1, [r4, #0]
 80069b8:	f000 fba0 	bl	80070fc <memchr>
 80069bc:	b138      	cbz	r0, 80069ce <_vfiprintf_r+0x176>
 80069be:	2240      	movs	r2, #64	@ 0x40
 80069c0:	9b04      	ldr	r3, [sp, #16]
 80069c2:	eba0 000a 	sub.w	r0, r0, sl
 80069c6:	4082      	lsls	r2, r0
 80069c8:	4313      	orrs	r3, r2
 80069ca:	3401      	adds	r4, #1
 80069cc:	9304      	str	r3, [sp, #16]
 80069ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069d2:	2206      	movs	r2, #6
 80069d4:	4829      	ldr	r0, [pc, #164]	@ (8006a7c <_vfiprintf_r+0x224>)
 80069d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80069da:	f000 fb8f 	bl	80070fc <memchr>
 80069de:	2800      	cmp	r0, #0
 80069e0:	d03f      	beq.n	8006a62 <_vfiprintf_r+0x20a>
 80069e2:	4b27      	ldr	r3, [pc, #156]	@ (8006a80 <_vfiprintf_r+0x228>)
 80069e4:	bb1b      	cbnz	r3, 8006a2e <_vfiprintf_r+0x1d6>
 80069e6:	9b03      	ldr	r3, [sp, #12]
 80069e8:	3307      	adds	r3, #7
 80069ea:	f023 0307 	bic.w	r3, r3, #7
 80069ee:	3308      	adds	r3, #8
 80069f0:	9303      	str	r3, [sp, #12]
 80069f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069f4:	443b      	add	r3, r7
 80069f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80069f8:	e76a      	b.n	80068d0 <_vfiprintf_r+0x78>
 80069fa:	460c      	mov	r4, r1
 80069fc:	2001      	movs	r0, #1
 80069fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a02:	e7a8      	b.n	8006956 <_vfiprintf_r+0xfe>
 8006a04:	2300      	movs	r3, #0
 8006a06:	f04f 0c0a 	mov.w	ip, #10
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	3401      	adds	r4, #1
 8006a0e:	9305      	str	r3, [sp, #20]
 8006a10:	4620      	mov	r0, r4
 8006a12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a16:	3a30      	subs	r2, #48	@ 0x30
 8006a18:	2a09      	cmp	r2, #9
 8006a1a:	d903      	bls.n	8006a24 <_vfiprintf_r+0x1cc>
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d0c6      	beq.n	80069ae <_vfiprintf_r+0x156>
 8006a20:	9105      	str	r1, [sp, #20]
 8006a22:	e7c4      	b.n	80069ae <_vfiprintf_r+0x156>
 8006a24:	4604      	mov	r4, r0
 8006a26:	2301      	movs	r3, #1
 8006a28:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a2c:	e7f0      	b.n	8006a10 <_vfiprintf_r+0x1b8>
 8006a2e:	ab03      	add	r3, sp, #12
 8006a30:	9300      	str	r3, [sp, #0]
 8006a32:	462a      	mov	r2, r5
 8006a34:	4630      	mov	r0, r6
 8006a36:	4b13      	ldr	r3, [pc, #76]	@ (8006a84 <_vfiprintf_r+0x22c>)
 8006a38:	a904      	add	r1, sp, #16
 8006a3a:	f3af 8000 	nop.w
 8006a3e:	4607      	mov	r7, r0
 8006a40:	1c78      	adds	r0, r7, #1
 8006a42:	d1d6      	bne.n	80069f2 <_vfiprintf_r+0x19a>
 8006a44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a46:	07d9      	lsls	r1, r3, #31
 8006a48:	d405      	bmi.n	8006a56 <_vfiprintf_r+0x1fe>
 8006a4a:	89ab      	ldrh	r3, [r5, #12]
 8006a4c:	059a      	lsls	r2, r3, #22
 8006a4e:	d402      	bmi.n	8006a56 <_vfiprintf_r+0x1fe>
 8006a50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a52:	f7ff fc75 	bl	8006340 <__retarget_lock_release_recursive>
 8006a56:	89ab      	ldrh	r3, [r5, #12]
 8006a58:	065b      	lsls	r3, r3, #25
 8006a5a:	f53f af1f 	bmi.w	800689c <_vfiprintf_r+0x44>
 8006a5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a60:	e71e      	b.n	80068a0 <_vfiprintf_r+0x48>
 8006a62:	ab03      	add	r3, sp, #12
 8006a64:	9300      	str	r3, [sp, #0]
 8006a66:	462a      	mov	r2, r5
 8006a68:	4630      	mov	r0, r6
 8006a6a:	4b06      	ldr	r3, [pc, #24]	@ (8006a84 <_vfiprintf_r+0x22c>)
 8006a6c:	a904      	add	r1, sp, #16
 8006a6e:	f000 f87d 	bl	8006b6c <_printf_i>
 8006a72:	e7e4      	b.n	8006a3e <_vfiprintf_r+0x1e6>
 8006a74:	08007b84 	.word	0x08007b84
 8006a78:	08007b8a 	.word	0x08007b8a
 8006a7c:	08007b8e 	.word	0x08007b8e
 8006a80:	00000000 	.word	0x00000000
 8006a84:	08006833 	.word	0x08006833

08006a88 <_printf_common>:
 8006a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a8c:	4616      	mov	r6, r2
 8006a8e:	4698      	mov	r8, r3
 8006a90:	688a      	ldr	r2, [r1, #8]
 8006a92:	690b      	ldr	r3, [r1, #16]
 8006a94:	4607      	mov	r7, r0
 8006a96:	4293      	cmp	r3, r2
 8006a98:	bfb8      	it	lt
 8006a9a:	4613      	movlt	r3, r2
 8006a9c:	6033      	str	r3, [r6, #0]
 8006a9e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006aa2:	460c      	mov	r4, r1
 8006aa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006aa8:	b10a      	cbz	r2, 8006aae <_printf_common+0x26>
 8006aaa:	3301      	adds	r3, #1
 8006aac:	6033      	str	r3, [r6, #0]
 8006aae:	6823      	ldr	r3, [r4, #0]
 8006ab0:	0699      	lsls	r1, r3, #26
 8006ab2:	bf42      	ittt	mi
 8006ab4:	6833      	ldrmi	r3, [r6, #0]
 8006ab6:	3302      	addmi	r3, #2
 8006ab8:	6033      	strmi	r3, [r6, #0]
 8006aba:	6825      	ldr	r5, [r4, #0]
 8006abc:	f015 0506 	ands.w	r5, r5, #6
 8006ac0:	d106      	bne.n	8006ad0 <_printf_common+0x48>
 8006ac2:	f104 0a19 	add.w	sl, r4, #25
 8006ac6:	68e3      	ldr	r3, [r4, #12]
 8006ac8:	6832      	ldr	r2, [r6, #0]
 8006aca:	1a9b      	subs	r3, r3, r2
 8006acc:	42ab      	cmp	r3, r5
 8006ace:	dc2b      	bgt.n	8006b28 <_printf_common+0xa0>
 8006ad0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006ad4:	6822      	ldr	r2, [r4, #0]
 8006ad6:	3b00      	subs	r3, #0
 8006ad8:	bf18      	it	ne
 8006ada:	2301      	movne	r3, #1
 8006adc:	0692      	lsls	r2, r2, #26
 8006ade:	d430      	bmi.n	8006b42 <_printf_common+0xba>
 8006ae0:	4641      	mov	r1, r8
 8006ae2:	4638      	mov	r0, r7
 8006ae4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ae8:	47c8      	blx	r9
 8006aea:	3001      	adds	r0, #1
 8006aec:	d023      	beq.n	8006b36 <_printf_common+0xae>
 8006aee:	6823      	ldr	r3, [r4, #0]
 8006af0:	6922      	ldr	r2, [r4, #16]
 8006af2:	f003 0306 	and.w	r3, r3, #6
 8006af6:	2b04      	cmp	r3, #4
 8006af8:	bf14      	ite	ne
 8006afa:	2500      	movne	r5, #0
 8006afc:	6833      	ldreq	r3, [r6, #0]
 8006afe:	f04f 0600 	mov.w	r6, #0
 8006b02:	bf08      	it	eq
 8006b04:	68e5      	ldreq	r5, [r4, #12]
 8006b06:	f104 041a 	add.w	r4, r4, #26
 8006b0a:	bf08      	it	eq
 8006b0c:	1aed      	subeq	r5, r5, r3
 8006b0e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006b12:	bf08      	it	eq
 8006b14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	bfc4      	itt	gt
 8006b1c:	1a9b      	subgt	r3, r3, r2
 8006b1e:	18ed      	addgt	r5, r5, r3
 8006b20:	42b5      	cmp	r5, r6
 8006b22:	d11a      	bne.n	8006b5a <_printf_common+0xd2>
 8006b24:	2000      	movs	r0, #0
 8006b26:	e008      	b.n	8006b3a <_printf_common+0xb2>
 8006b28:	2301      	movs	r3, #1
 8006b2a:	4652      	mov	r2, sl
 8006b2c:	4641      	mov	r1, r8
 8006b2e:	4638      	mov	r0, r7
 8006b30:	47c8      	blx	r9
 8006b32:	3001      	adds	r0, #1
 8006b34:	d103      	bne.n	8006b3e <_printf_common+0xb6>
 8006b36:	f04f 30ff 	mov.w	r0, #4294967295
 8006b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b3e:	3501      	adds	r5, #1
 8006b40:	e7c1      	b.n	8006ac6 <_printf_common+0x3e>
 8006b42:	2030      	movs	r0, #48	@ 0x30
 8006b44:	18e1      	adds	r1, r4, r3
 8006b46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b4a:	1c5a      	adds	r2, r3, #1
 8006b4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b50:	4422      	add	r2, r4
 8006b52:	3302      	adds	r3, #2
 8006b54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b58:	e7c2      	b.n	8006ae0 <_printf_common+0x58>
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	4622      	mov	r2, r4
 8006b5e:	4641      	mov	r1, r8
 8006b60:	4638      	mov	r0, r7
 8006b62:	47c8      	blx	r9
 8006b64:	3001      	adds	r0, #1
 8006b66:	d0e6      	beq.n	8006b36 <_printf_common+0xae>
 8006b68:	3601      	adds	r6, #1
 8006b6a:	e7d9      	b.n	8006b20 <_printf_common+0x98>

08006b6c <_printf_i>:
 8006b6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b70:	7e0f      	ldrb	r7, [r1, #24]
 8006b72:	4691      	mov	r9, r2
 8006b74:	2f78      	cmp	r7, #120	@ 0x78
 8006b76:	4680      	mov	r8, r0
 8006b78:	460c      	mov	r4, r1
 8006b7a:	469a      	mov	sl, r3
 8006b7c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006b82:	d807      	bhi.n	8006b94 <_printf_i+0x28>
 8006b84:	2f62      	cmp	r7, #98	@ 0x62
 8006b86:	d80a      	bhi.n	8006b9e <_printf_i+0x32>
 8006b88:	2f00      	cmp	r7, #0
 8006b8a:	f000 80d1 	beq.w	8006d30 <_printf_i+0x1c4>
 8006b8e:	2f58      	cmp	r7, #88	@ 0x58
 8006b90:	f000 80b8 	beq.w	8006d04 <_printf_i+0x198>
 8006b94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b9c:	e03a      	b.n	8006c14 <_printf_i+0xa8>
 8006b9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ba2:	2b15      	cmp	r3, #21
 8006ba4:	d8f6      	bhi.n	8006b94 <_printf_i+0x28>
 8006ba6:	a101      	add	r1, pc, #4	@ (adr r1, 8006bac <_printf_i+0x40>)
 8006ba8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bac:	08006c05 	.word	0x08006c05
 8006bb0:	08006c19 	.word	0x08006c19
 8006bb4:	08006b95 	.word	0x08006b95
 8006bb8:	08006b95 	.word	0x08006b95
 8006bbc:	08006b95 	.word	0x08006b95
 8006bc0:	08006b95 	.word	0x08006b95
 8006bc4:	08006c19 	.word	0x08006c19
 8006bc8:	08006b95 	.word	0x08006b95
 8006bcc:	08006b95 	.word	0x08006b95
 8006bd0:	08006b95 	.word	0x08006b95
 8006bd4:	08006b95 	.word	0x08006b95
 8006bd8:	08006d17 	.word	0x08006d17
 8006bdc:	08006c43 	.word	0x08006c43
 8006be0:	08006cd1 	.word	0x08006cd1
 8006be4:	08006b95 	.word	0x08006b95
 8006be8:	08006b95 	.word	0x08006b95
 8006bec:	08006d39 	.word	0x08006d39
 8006bf0:	08006b95 	.word	0x08006b95
 8006bf4:	08006c43 	.word	0x08006c43
 8006bf8:	08006b95 	.word	0x08006b95
 8006bfc:	08006b95 	.word	0x08006b95
 8006c00:	08006cd9 	.word	0x08006cd9
 8006c04:	6833      	ldr	r3, [r6, #0]
 8006c06:	1d1a      	adds	r2, r3, #4
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	6032      	str	r2, [r6, #0]
 8006c0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c14:	2301      	movs	r3, #1
 8006c16:	e09c      	b.n	8006d52 <_printf_i+0x1e6>
 8006c18:	6833      	ldr	r3, [r6, #0]
 8006c1a:	6820      	ldr	r0, [r4, #0]
 8006c1c:	1d19      	adds	r1, r3, #4
 8006c1e:	6031      	str	r1, [r6, #0]
 8006c20:	0606      	lsls	r6, r0, #24
 8006c22:	d501      	bpl.n	8006c28 <_printf_i+0xbc>
 8006c24:	681d      	ldr	r5, [r3, #0]
 8006c26:	e003      	b.n	8006c30 <_printf_i+0xc4>
 8006c28:	0645      	lsls	r5, r0, #25
 8006c2a:	d5fb      	bpl.n	8006c24 <_printf_i+0xb8>
 8006c2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c30:	2d00      	cmp	r5, #0
 8006c32:	da03      	bge.n	8006c3c <_printf_i+0xd0>
 8006c34:	232d      	movs	r3, #45	@ 0x2d
 8006c36:	426d      	negs	r5, r5
 8006c38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c3c:	230a      	movs	r3, #10
 8006c3e:	4858      	ldr	r0, [pc, #352]	@ (8006da0 <_printf_i+0x234>)
 8006c40:	e011      	b.n	8006c66 <_printf_i+0xfa>
 8006c42:	6821      	ldr	r1, [r4, #0]
 8006c44:	6833      	ldr	r3, [r6, #0]
 8006c46:	0608      	lsls	r0, r1, #24
 8006c48:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c4c:	d402      	bmi.n	8006c54 <_printf_i+0xe8>
 8006c4e:	0649      	lsls	r1, r1, #25
 8006c50:	bf48      	it	mi
 8006c52:	b2ad      	uxthmi	r5, r5
 8006c54:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c56:	6033      	str	r3, [r6, #0]
 8006c58:	bf14      	ite	ne
 8006c5a:	230a      	movne	r3, #10
 8006c5c:	2308      	moveq	r3, #8
 8006c5e:	4850      	ldr	r0, [pc, #320]	@ (8006da0 <_printf_i+0x234>)
 8006c60:	2100      	movs	r1, #0
 8006c62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c66:	6866      	ldr	r6, [r4, #4]
 8006c68:	2e00      	cmp	r6, #0
 8006c6a:	60a6      	str	r6, [r4, #8]
 8006c6c:	db05      	blt.n	8006c7a <_printf_i+0x10e>
 8006c6e:	6821      	ldr	r1, [r4, #0]
 8006c70:	432e      	orrs	r6, r5
 8006c72:	f021 0104 	bic.w	r1, r1, #4
 8006c76:	6021      	str	r1, [r4, #0]
 8006c78:	d04b      	beq.n	8006d12 <_printf_i+0x1a6>
 8006c7a:	4616      	mov	r6, r2
 8006c7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c80:	fb03 5711 	mls	r7, r3, r1, r5
 8006c84:	5dc7      	ldrb	r7, [r0, r7]
 8006c86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c8a:	462f      	mov	r7, r5
 8006c8c:	42bb      	cmp	r3, r7
 8006c8e:	460d      	mov	r5, r1
 8006c90:	d9f4      	bls.n	8006c7c <_printf_i+0x110>
 8006c92:	2b08      	cmp	r3, #8
 8006c94:	d10b      	bne.n	8006cae <_printf_i+0x142>
 8006c96:	6823      	ldr	r3, [r4, #0]
 8006c98:	07df      	lsls	r7, r3, #31
 8006c9a:	d508      	bpl.n	8006cae <_printf_i+0x142>
 8006c9c:	6923      	ldr	r3, [r4, #16]
 8006c9e:	6861      	ldr	r1, [r4, #4]
 8006ca0:	4299      	cmp	r1, r3
 8006ca2:	bfde      	ittt	le
 8006ca4:	2330      	movle	r3, #48	@ 0x30
 8006ca6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006caa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006cae:	1b92      	subs	r2, r2, r6
 8006cb0:	6122      	str	r2, [r4, #16]
 8006cb2:	464b      	mov	r3, r9
 8006cb4:	4621      	mov	r1, r4
 8006cb6:	4640      	mov	r0, r8
 8006cb8:	f8cd a000 	str.w	sl, [sp]
 8006cbc:	aa03      	add	r2, sp, #12
 8006cbe:	f7ff fee3 	bl	8006a88 <_printf_common>
 8006cc2:	3001      	adds	r0, #1
 8006cc4:	d14a      	bne.n	8006d5c <_printf_i+0x1f0>
 8006cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8006cca:	b004      	add	sp, #16
 8006ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cd0:	6823      	ldr	r3, [r4, #0]
 8006cd2:	f043 0320 	orr.w	r3, r3, #32
 8006cd6:	6023      	str	r3, [r4, #0]
 8006cd8:	2778      	movs	r7, #120	@ 0x78
 8006cda:	4832      	ldr	r0, [pc, #200]	@ (8006da4 <_printf_i+0x238>)
 8006cdc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ce0:	6823      	ldr	r3, [r4, #0]
 8006ce2:	6831      	ldr	r1, [r6, #0]
 8006ce4:	061f      	lsls	r7, r3, #24
 8006ce6:	f851 5b04 	ldr.w	r5, [r1], #4
 8006cea:	d402      	bmi.n	8006cf2 <_printf_i+0x186>
 8006cec:	065f      	lsls	r7, r3, #25
 8006cee:	bf48      	it	mi
 8006cf0:	b2ad      	uxthmi	r5, r5
 8006cf2:	6031      	str	r1, [r6, #0]
 8006cf4:	07d9      	lsls	r1, r3, #31
 8006cf6:	bf44      	itt	mi
 8006cf8:	f043 0320 	orrmi.w	r3, r3, #32
 8006cfc:	6023      	strmi	r3, [r4, #0]
 8006cfe:	b11d      	cbz	r5, 8006d08 <_printf_i+0x19c>
 8006d00:	2310      	movs	r3, #16
 8006d02:	e7ad      	b.n	8006c60 <_printf_i+0xf4>
 8006d04:	4826      	ldr	r0, [pc, #152]	@ (8006da0 <_printf_i+0x234>)
 8006d06:	e7e9      	b.n	8006cdc <_printf_i+0x170>
 8006d08:	6823      	ldr	r3, [r4, #0]
 8006d0a:	f023 0320 	bic.w	r3, r3, #32
 8006d0e:	6023      	str	r3, [r4, #0]
 8006d10:	e7f6      	b.n	8006d00 <_printf_i+0x194>
 8006d12:	4616      	mov	r6, r2
 8006d14:	e7bd      	b.n	8006c92 <_printf_i+0x126>
 8006d16:	6833      	ldr	r3, [r6, #0]
 8006d18:	6825      	ldr	r5, [r4, #0]
 8006d1a:	1d18      	adds	r0, r3, #4
 8006d1c:	6961      	ldr	r1, [r4, #20]
 8006d1e:	6030      	str	r0, [r6, #0]
 8006d20:	062e      	lsls	r6, r5, #24
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	d501      	bpl.n	8006d2a <_printf_i+0x1be>
 8006d26:	6019      	str	r1, [r3, #0]
 8006d28:	e002      	b.n	8006d30 <_printf_i+0x1c4>
 8006d2a:	0668      	lsls	r0, r5, #25
 8006d2c:	d5fb      	bpl.n	8006d26 <_printf_i+0x1ba>
 8006d2e:	8019      	strh	r1, [r3, #0]
 8006d30:	2300      	movs	r3, #0
 8006d32:	4616      	mov	r6, r2
 8006d34:	6123      	str	r3, [r4, #16]
 8006d36:	e7bc      	b.n	8006cb2 <_printf_i+0x146>
 8006d38:	6833      	ldr	r3, [r6, #0]
 8006d3a:	2100      	movs	r1, #0
 8006d3c:	1d1a      	adds	r2, r3, #4
 8006d3e:	6032      	str	r2, [r6, #0]
 8006d40:	681e      	ldr	r6, [r3, #0]
 8006d42:	6862      	ldr	r2, [r4, #4]
 8006d44:	4630      	mov	r0, r6
 8006d46:	f000 f9d9 	bl	80070fc <memchr>
 8006d4a:	b108      	cbz	r0, 8006d50 <_printf_i+0x1e4>
 8006d4c:	1b80      	subs	r0, r0, r6
 8006d4e:	6060      	str	r0, [r4, #4]
 8006d50:	6863      	ldr	r3, [r4, #4]
 8006d52:	6123      	str	r3, [r4, #16]
 8006d54:	2300      	movs	r3, #0
 8006d56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d5a:	e7aa      	b.n	8006cb2 <_printf_i+0x146>
 8006d5c:	4632      	mov	r2, r6
 8006d5e:	4649      	mov	r1, r9
 8006d60:	4640      	mov	r0, r8
 8006d62:	6923      	ldr	r3, [r4, #16]
 8006d64:	47d0      	blx	sl
 8006d66:	3001      	adds	r0, #1
 8006d68:	d0ad      	beq.n	8006cc6 <_printf_i+0x15a>
 8006d6a:	6823      	ldr	r3, [r4, #0]
 8006d6c:	079b      	lsls	r3, r3, #30
 8006d6e:	d413      	bmi.n	8006d98 <_printf_i+0x22c>
 8006d70:	68e0      	ldr	r0, [r4, #12]
 8006d72:	9b03      	ldr	r3, [sp, #12]
 8006d74:	4298      	cmp	r0, r3
 8006d76:	bfb8      	it	lt
 8006d78:	4618      	movlt	r0, r3
 8006d7a:	e7a6      	b.n	8006cca <_printf_i+0x15e>
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	4632      	mov	r2, r6
 8006d80:	4649      	mov	r1, r9
 8006d82:	4640      	mov	r0, r8
 8006d84:	47d0      	blx	sl
 8006d86:	3001      	adds	r0, #1
 8006d88:	d09d      	beq.n	8006cc6 <_printf_i+0x15a>
 8006d8a:	3501      	adds	r5, #1
 8006d8c:	68e3      	ldr	r3, [r4, #12]
 8006d8e:	9903      	ldr	r1, [sp, #12]
 8006d90:	1a5b      	subs	r3, r3, r1
 8006d92:	42ab      	cmp	r3, r5
 8006d94:	dcf2      	bgt.n	8006d7c <_printf_i+0x210>
 8006d96:	e7eb      	b.n	8006d70 <_printf_i+0x204>
 8006d98:	2500      	movs	r5, #0
 8006d9a:	f104 0619 	add.w	r6, r4, #25
 8006d9e:	e7f5      	b.n	8006d8c <_printf_i+0x220>
 8006da0:	08007b95 	.word	0x08007b95
 8006da4:	08007ba6 	.word	0x08007ba6

08006da8 <__sflush_r>:
 8006da8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dae:	0716      	lsls	r6, r2, #28
 8006db0:	4605      	mov	r5, r0
 8006db2:	460c      	mov	r4, r1
 8006db4:	d454      	bmi.n	8006e60 <__sflush_r+0xb8>
 8006db6:	684b      	ldr	r3, [r1, #4]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	dc02      	bgt.n	8006dc2 <__sflush_r+0x1a>
 8006dbc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	dd48      	ble.n	8006e54 <__sflush_r+0xac>
 8006dc2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dc4:	2e00      	cmp	r6, #0
 8006dc6:	d045      	beq.n	8006e54 <__sflush_r+0xac>
 8006dc8:	2300      	movs	r3, #0
 8006dca:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006dce:	682f      	ldr	r7, [r5, #0]
 8006dd0:	6a21      	ldr	r1, [r4, #32]
 8006dd2:	602b      	str	r3, [r5, #0]
 8006dd4:	d030      	beq.n	8006e38 <__sflush_r+0x90>
 8006dd6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dd8:	89a3      	ldrh	r3, [r4, #12]
 8006dda:	0759      	lsls	r1, r3, #29
 8006ddc:	d505      	bpl.n	8006dea <__sflush_r+0x42>
 8006dde:	6863      	ldr	r3, [r4, #4]
 8006de0:	1ad2      	subs	r2, r2, r3
 8006de2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006de4:	b10b      	cbz	r3, 8006dea <__sflush_r+0x42>
 8006de6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006de8:	1ad2      	subs	r2, r2, r3
 8006dea:	2300      	movs	r3, #0
 8006dec:	4628      	mov	r0, r5
 8006dee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006df0:	6a21      	ldr	r1, [r4, #32]
 8006df2:	47b0      	blx	r6
 8006df4:	1c43      	adds	r3, r0, #1
 8006df6:	89a3      	ldrh	r3, [r4, #12]
 8006df8:	d106      	bne.n	8006e08 <__sflush_r+0x60>
 8006dfa:	6829      	ldr	r1, [r5, #0]
 8006dfc:	291d      	cmp	r1, #29
 8006dfe:	d82b      	bhi.n	8006e58 <__sflush_r+0xb0>
 8006e00:	4a28      	ldr	r2, [pc, #160]	@ (8006ea4 <__sflush_r+0xfc>)
 8006e02:	40ca      	lsrs	r2, r1
 8006e04:	07d6      	lsls	r6, r2, #31
 8006e06:	d527      	bpl.n	8006e58 <__sflush_r+0xb0>
 8006e08:	2200      	movs	r2, #0
 8006e0a:	6062      	str	r2, [r4, #4]
 8006e0c:	6922      	ldr	r2, [r4, #16]
 8006e0e:	04d9      	lsls	r1, r3, #19
 8006e10:	6022      	str	r2, [r4, #0]
 8006e12:	d504      	bpl.n	8006e1e <__sflush_r+0x76>
 8006e14:	1c42      	adds	r2, r0, #1
 8006e16:	d101      	bne.n	8006e1c <__sflush_r+0x74>
 8006e18:	682b      	ldr	r3, [r5, #0]
 8006e1a:	b903      	cbnz	r3, 8006e1e <__sflush_r+0x76>
 8006e1c:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e1e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e20:	602f      	str	r7, [r5, #0]
 8006e22:	b1b9      	cbz	r1, 8006e54 <__sflush_r+0xac>
 8006e24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e28:	4299      	cmp	r1, r3
 8006e2a:	d002      	beq.n	8006e32 <__sflush_r+0x8a>
 8006e2c:	4628      	mov	r0, r5
 8006e2e:	f7ff fa9d 	bl	800636c <_free_r>
 8006e32:	2300      	movs	r3, #0
 8006e34:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e36:	e00d      	b.n	8006e54 <__sflush_r+0xac>
 8006e38:	2301      	movs	r3, #1
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	47b0      	blx	r6
 8006e3e:	4602      	mov	r2, r0
 8006e40:	1c50      	adds	r0, r2, #1
 8006e42:	d1c9      	bne.n	8006dd8 <__sflush_r+0x30>
 8006e44:	682b      	ldr	r3, [r5, #0]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d0c6      	beq.n	8006dd8 <__sflush_r+0x30>
 8006e4a:	2b1d      	cmp	r3, #29
 8006e4c:	d001      	beq.n	8006e52 <__sflush_r+0xaa>
 8006e4e:	2b16      	cmp	r3, #22
 8006e50:	d11d      	bne.n	8006e8e <__sflush_r+0xe6>
 8006e52:	602f      	str	r7, [r5, #0]
 8006e54:	2000      	movs	r0, #0
 8006e56:	e021      	b.n	8006e9c <__sflush_r+0xf4>
 8006e58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e5c:	b21b      	sxth	r3, r3
 8006e5e:	e01a      	b.n	8006e96 <__sflush_r+0xee>
 8006e60:	690f      	ldr	r7, [r1, #16]
 8006e62:	2f00      	cmp	r7, #0
 8006e64:	d0f6      	beq.n	8006e54 <__sflush_r+0xac>
 8006e66:	0793      	lsls	r3, r2, #30
 8006e68:	bf18      	it	ne
 8006e6a:	2300      	movne	r3, #0
 8006e6c:	680e      	ldr	r6, [r1, #0]
 8006e6e:	bf08      	it	eq
 8006e70:	694b      	ldreq	r3, [r1, #20]
 8006e72:	1bf6      	subs	r6, r6, r7
 8006e74:	600f      	str	r7, [r1, #0]
 8006e76:	608b      	str	r3, [r1, #8]
 8006e78:	2e00      	cmp	r6, #0
 8006e7a:	ddeb      	ble.n	8006e54 <__sflush_r+0xac>
 8006e7c:	4633      	mov	r3, r6
 8006e7e:	463a      	mov	r2, r7
 8006e80:	4628      	mov	r0, r5
 8006e82:	6a21      	ldr	r1, [r4, #32]
 8006e84:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006e88:	47e0      	blx	ip
 8006e8a:	2800      	cmp	r0, #0
 8006e8c:	dc07      	bgt.n	8006e9e <__sflush_r+0xf6>
 8006e8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e96:	f04f 30ff 	mov.w	r0, #4294967295
 8006e9a:	81a3      	strh	r3, [r4, #12]
 8006e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e9e:	4407      	add	r7, r0
 8006ea0:	1a36      	subs	r6, r6, r0
 8006ea2:	e7e9      	b.n	8006e78 <__sflush_r+0xd0>
 8006ea4:	20400001 	.word	0x20400001

08006ea8 <_fflush_r>:
 8006ea8:	b538      	push	{r3, r4, r5, lr}
 8006eaa:	690b      	ldr	r3, [r1, #16]
 8006eac:	4605      	mov	r5, r0
 8006eae:	460c      	mov	r4, r1
 8006eb0:	b913      	cbnz	r3, 8006eb8 <_fflush_r+0x10>
 8006eb2:	2500      	movs	r5, #0
 8006eb4:	4628      	mov	r0, r5
 8006eb6:	bd38      	pop	{r3, r4, r5, pc}
 8006eb8:	b118      	cbz	r0, 8006ec2 <_fflush_r+0x1a>
 8006eba:	6a03      	ldr	r3, [r0, #32]
 8006ebc:	b90b      	cbnz	r3, 8006ec2 <_fflush_r+0x1a>
 8006ebe:	f7ff f8e1 	bl	8006084 <__sinit>
 8006ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d0f3      	beq.n	8006eb2 <_fflush_r+0xa>
 8006eca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ecc:	07d0      	lsls	r0, r2, #31
 8006ece:	d404      	bmi.n	8006eda <_fflush_r+0x32>
 8006ed0:	0599      	lsls	r1, r3, #22
 8006ed2:	d402      	bmi.n	8006eda <_fflush_r+0x32>
 8006ed4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ed6:	f7ff fa32 	bl	800633e <__retarget_lock_acquire_recursive>
 8006eda:	4628      	mov	r0, r5
 8006edc:	4621      	mov	r1, r4
 8006ede:	f7ff ff63 	bl	8006da8 <__sflush_r>
 8006ee2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ee4:	4605      	mov	r5, r0
 8006ee6:	07da      	lsls	r2, r3, #31
 8006ee8:	d4e4      	bmi.n	8006eb4 <_fflush_r+0xc>
 8006eea:	89a3      	ldrh	r3, [r4, #12]
 8006eec:	059b      	lsls	r3, r3, #22
 8006eee:	d4e1      	bmi.n	8006eb4 <_fflush_r+0xc>
 8006ef0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ef2:	f7ff fa25 	bl	8006340 <__retarget_lock_release_recursive>
 8006ef6:	e7dd      	b.n	8006eb4 <_fflush_r+0xc>

08006ef8 <__swbuf_r>:
 8006ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efa:	460e      	mov	r6, r1
 8006efc:	4614      	mov	r4, r2
 8006efe:	4605      	mov	r5, r0
 8006f00:	b118      	cbz	r0, 8006f0a <__swbuf_r+0x12>
 8006f02:	6a03      	ldr	r3, [r0, #32]
 8006f04:	b90b      	cbnz	r3, 8006f0a <__swbuf_r+0x12>
 8006f06:	f7ff f8bd 	bl	8006084 <__sinit>
 8006f0a:	69a3      	ldr	r3, [r4, #24]
 8006f0c:	60a3      	str	r3, [r4, #8]
 8006f0e:	89a3      	ldrh	r3, [r4, #12]
 8006f10:	071a      	lsls	r2, r3, #28
 8006f12:	d501      	bpl.n	8006f18 <__swbuf_r+0x20>
 8006f14:	6923      	ldr	r3, [r4, #16]
 8006f16:	b943      	cbnz	r3, 8006f2a <__swbuf_r+0x32>
 8006f18:	4621      	mov	r1, r4
 8006f1a:	4628      	mov	r0, r5
 8006f1c:	f000 f82a 	bl	8006f74 <__swsetup_r>
 8006f20:	b118      	cbz	r0, 8006f2a <__swbuf_r+0x32>
 8006f22:	f04f 37ff 	mov.w	r7, #4294967295
 8006f26:	4638      	mov	r0, r7
 8006f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f2a:	6823      	ldr	r3, [r4, #0]
 8006f2c:	6922      	ldr	r2, [r4, #16]
 8006f2e:	b2f6      	uxtb	r6, r6
 8006f30:	1a98      	subs	r0, r3, r2
 8006f32:	6963      	ldr	r3, [r4, #20]
 8006f34:	4637      	mov	r7, r6
 8006f36:	4283      	cmp	r3, r0
 8006f38:	dc05      	bgt.n	8006f46 <__swbuf_r+0x4e>
 8006f3a:	4621      	mov	r1, r4
 8006f3c:	4628      	mov	r0, r5
 8006f3e:	f7ff ffb3 	bl	8006ea8 <_fflush_r>
 8006f42:	2800      	cmp	r0, #0
 8006f44:	d1ed      	bne.n	8006f22 <__swbuf_r+0x2a>
 8006f46:	68a3      	ldr	r3, [r4, #8]
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	60a3      	str	r3, [r4, #8]
 8006f4c:	6823      	ldr	r3, [r4, #0]
 8006f4e:	1c5a      	adds	r2, r3, #1
 8006f50:	6022      	str	r2, [r4, #0]
 8006f52:	701e      	strb	r6, [r3, #0]
 8006f54:	6962      	ldr	r2, [r4, #20]
 8006f56:	1c43      	adds	r3, r0, #1
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d004      	beq.n	8006f66 <__swbuf_r+0x6e>
 8006f5c:	89a3      	ldrh	r3, [r4, #12]
 8006f5e:	07db      	lsls	r3, r3, #31
 8006f60:	d5e1      	bpl.n	8006f26 <__swbuf_r+0x2e>
 8006f62:	2e0a      	cmp	r6, #10
 8006f64:	d1df      	bne.n	8006f26 <__swbuf_r+0x2e>
 8006f66:	4621      	mov	r1, r4
 8006f68:	4628      	mov	r0, r5
 8006f6a:	f7ff ff9d 	bl	8006ea8 <_fflush_r>
 8006f6e:	2800      	cmp	r0, #0
 8006f70:	d0d9      	beq.n	8006f26 <__swbuf_r+0x2e>
 8006f72:	e7d6      	b.n	8006f22 <__swbuf_r+0x2a>

08006f74 <__swsetup_r>:
 8006f74:	b538      	push	{r3, r4, r5, lr}
 8006f76:	4b29      	ldr	r3, [pc, #164]	@ (800701c <__swsetup_r+0xa8>)
 8006f78:	4605      	mov	r5, r0
 8006f7a:	6818      	ldr	r0, [r3, #0]
 8006f7c:	460c      	mov	r4, r1
 8006f7e:	b118      	cbz	r0, 8006f88 <__swsetup_r+0x14>
 8006f80:	6a03      	ldr	r3, [r0, #32]
 8006f82:	b90b      	cbnz	r3, 8006f88 <__swsetup_r+0x14>
 8006f84:	f7ff f87e 	bl	8006084 <__sinit>
 8006f88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f8c:	0719      	lsls	r1, r3, #28
 8006f8e:	d422      	bmi.n	8006fd6 <__swsetup_r+0x62>
 8006f90:	06da      	lsls	r2, r3, #27
 8006f92:	d407      	bmi.n	8006fa4 <__swsetup_r+0x30>
 8006f94:	2209      	movs	r2, #9
 8006f96:	602a      	str	r2, [r5, #0]
 8006f98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa0:	81a3      	strh	r3, [r4, #12]
 8006fa2:	e033      	b.n	800700c <__swsetup_r+0x98>
 8006fa4:	0758      	lsls	r0, r3, #29
 8006fa6:	d512      	bpl.n	8006fce <__swsetup_r+0x5a>
 8006fa8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006faa:	b141      	cbz	r1, 8006fbe <__swsetup_r+0x4a>
 8006fac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fb0:	4299      	cmp	r1, r3
 8006fb2:	d002      	beq.n	8006fba <__swsetup_r+0x46>
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	f7ff f9d9 	bl	800636c <_free_r>
 8006fba:	2300      	movs	r3, #0
 8006fbc:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fbe:	89a3      	ldrh	r3, [r4, #12]
 8006fc0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006fc4:	81a3      	strh	r3, [r4, #12]
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	6063      	str	r3, [r4, #4]
 8006fca:	6923      	ldr	r3, [r4, #16]
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	89a3      	ldrh	r3, [r4, #12]
 8006fd0:	f043 0308 	orr.w	r3, r3, #8
 8006fd4:	81a3      	strh	r3, [r4, #12]
 8006fd6:	6923      	ldr	r3, [r4, #16]
 8006fd8:	b94b      	cbnz	r3, 8006fee <__swsetup_r+0x7a>
 8006fda:	89a3      	ldrh	r3, [r4, #12]
 8006fdc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006fe0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fe4:	d003      	beq.n	8006fee <__swsetup_r+0x7a>
 8006fe6:	4621      	mov	r1, r4
 8006fe8:	4628      	mov	r0, r5
 8006fea:	f000 f8e8 	bl	80071be <__smakebuf_r>
 8006fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ff2:	f013 0201 	ands.w	r2, r3, #1
 8006ff6:	d00a      	beq.n	800700e <__swsetup_r+0x9a>
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	60a2      	str	r2, [r4, #8]
 8006ffc:	6962      	ldr	r2, [r4, #20]
 8006ffe:	4252      	negs	r2, r2
 8007000:	61a2      	str	r2, [r4, #24]
 8007002:	6922      	ldr	r2, [r4, #16]
 8007004:	b942      	cbnz	r2, 8007018 <__swsetup_r+0xa4>
 8007006:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800700a:	d1c5      	bne.n	8006f98 <__swsetup_r+0x24>
 800700c:	bd38      	pop	{r3, r4, r5, pc}
 800700e:	0799      	lsls	r1, r3, #30
 8007010:	bf58      	it	pl
 8007012:	6962      	ldrpl	r2, [r4, #20]
 8007014:	60a2      	str	r2, [r4, #8]
 8007016:	e7f4      	b.n	8007002 <__swsetup_r+0x8e>
 8007018:	2000      	movs	r0, #0
 800701a:	e7f7      	b.n	800700c <__swsetup_r+0x98>
 800701c:	2000001c 	.word	0x2000001c

08007020 <memmove>:
 8007020:	4288      	cmp	r0, r1
 8007022:	b510      	push	{r4, lr}
 8007024:	eb01 0402 	add.w	r4, r1, r2
 8007028:	d902      	bls.n	8007030 <memmove+0x10>
 800702a:	4284      	cmp	r4, r0
 800702c:	4623      	mov	r3, r4
 800702e:	d807      	bhi.n	8007040 <memmove+0x20>
 8007030:	1e43      	subs	r3, r0, #1
 8007032:	42a1      	cmp	r1, r4
 8007034:	d008      	beq.n	8007048 <memmove+0x28>
 8007036:	f811 2b01 	ldrb.w	r2, [r1], #1
 800703a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800703e:	e7f8      	b.n	8007032 <memmove+0x12>
 8007040:	4601      	mov	r1, r0
 8007042:	4402      	add	r2, r0
 8007044:	428a      	cmp	r2, r1
 8007046:	d100      	bne.n	800704a <memmove+0x2a>
 8007048:	bd10      	pop	{r4, pc}
 800704a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800704e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007052:	e7f7      	b.n	8007044 <memmove+0x24>

08007054 <_raise_r>:
 8007054:	291f      	cmp	r1, #31
 8007056:	b538      	push	{r3, r4, r5, lr}
 8007058:	4605      	mov	r5, r0
 800705a:	460c      	mov	r4, r1
 800705c:	d904      	bls.n	8007068 <_raise_r+0x14>
 800705e:	2316      	movs	r3, #22
 8007060:	6003      	str	r3, [r0, #0]
 8007062:	f04f 30ff 	mov.w	r0, #4294967295
 8007066:	bd38      	pop	{r3, r4, r5, pc}
 8007068:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800706a:	b112      	cbz	r2, 8007072 <_raise_r+0x1e>
 800706c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007070:	b94b      	cbnz	r3, 8007086 <_raise_r+0x32>
 8007072:	4628      	mov	r0, r5
 8007074:	f000 f830 	bl	80070d8 <_getpid_r>
 8007078:	4622      	mov	r2, r4
 800707a:	4601      	mov	r1, r0
 800707c:	4628      	mov	r0, r5
 800707e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007082:	f000 b817 	b.w	80070b4 <_kill_r>
 8007086:	2b01      	cmp	r3, #1
 8007088:	d00a      	beq.n	80070a0 <_raise_r+0x4c>
 800708a:	1c59      	adds	r1, r3, #1
 800708c:	d103      	bne.n	8007096 <_raise_r+0x42>
 800708e:	2316      	movs	r3, #22
 8007090:	6003      	str	r3, [r0, #0]
 8007092:	2001      	movs	r0, #1
 8007094:	e7e7      	b.n	8007066 <_raise_r+0x12>
 8007096:	2100      	movs	r1, #0
 8007098:	4620      	mov	r0, r4
 800709a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800709e:	4798      	blx	r3
 80070a0:	2000      	movs	r0, #0
 80070a2:	e7e0      	b.n	8007066 <_raise_r+0x12>

080070a4 <raise>:
 80070a4:	4b02      	ldr	r3, [pc, #8]	@ (80070b0 <raise+0xc>)
 80070a6:	4601      	mov	r1, r0
 80070a8:	6818      	ldr	r0, [r3, #0]
 80070aa:	f7ff bfd3 	b.w	8007054 <_raise_r>
 80070ae:	bf00      	nop
 80070b0:	2000001c 	.word	0x2000001c

080070b4 <_kill_r>:
 80070b4:	b538      	push	{r3, r4, r5, lr}
 80070b6:	2300      	movs	r3, #0
 80070b8:	4d06      	ldr	r5, [pc, #24]	@ (80070d4 <_kill_r+0x20>)
 80070ba:	4604      	mov	r4, r0
 80070bc:	4608      	mov	r0, r1
 80070be:	4611      	mov	r1, r2
 80070c0:	602b      	str	r3, [r5, #0]
 80070c2:	f7fc fc42 	bl	800394a <_kill>
 80070c6:	1c43      	adds	r3, r0, #1
 80070c8:	d102      	bne.n	80070d0 <_kill_r+0x1c>
 80070ca:	682b      	ldr	r3, [r5, #0]
 80070cc:	b103      	cbz	r3, 80070d0 <_kill_r+0x1c>
 80070ce:	6023      	str	r3, [r4, #0]
 80070d0:	bd38      	pop	{r3, r4, r5, pc}
 80070d2:	bf00      	nop
 80070d4:	20000508 	.word	0x20000508

080070d8 <_getpid_r>:
 80070d8:	f7fc bc30 	b.w	800393c <_getpid>

080070dc <_sbrk_r>:
 80070dc:	b538      	push	{r3, r4, r5, lr}
 80070de:	2300      	movs	r3, #0
 80070e0:	4d05      	ldr	r5, [pc, #20]	@ (80070f8 <_sbrk_r+0x1c>)
 80070e2:	4604      	mov	r4, r0
 80070e4:	4608      	mov	r0, r1
 80070e6:	602b      	str	r3, [r5, #0]
 80070e8:	f7fc fcb4 	bl	8003a54 <_sbrk>
 80070ec:	1c43      	adds	r3, r0, #1
 80070ee:	d102      	bne.n	80070f6 <_sbrk_r+0x1a>
 80070f0:	682b      	ldr	r3, [r5, #0]
 80070f2:	b103      	cbz	r3, 80070f6 <_sbrk_r+0x1a>
 80070f4:	6023      	str	r3, [r4, #0]
 80070f6:	bd38      	pop	{r3, r4, r5, pc}
 80070f8:	20000508 	.word	0x20000508

080070fc <memchr>:
 80070fc:	4603      	mov	r3, r0
 80070fe:	b510      	push	{r4, lr}
 8007100:	b2c9      	uxtb	r1, r1
 8007102:	4402      	add	r2, r0
 8007104:	4293      	cmp	r3, r2
 8007106:	4618      	mov	r0, r3
 8007108:	d101      	bne.n	800710e <memchr+0x12>
 800710a:	2000      	movs	r0, #0
 800710c:	e003      	b.n	8007116 <memchr+0x1a>
 800710e:	7804      	ldrb	r4, [r0, #0]
 8007110:	3301      	adds	r3, #1
 8007112:	428c      	cmp	r4, r1
 8007114:	d1f6      	bne.n	8007104 <memchr+0x8>
 8007116:	bd10      	pop	{r4, pc}

08007118 <_realloc_r>:
 8007118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800711c:	4607      	mov	r7, r0
 800711e:	4614      	mov	r4, r2
 8007120:	460d      	mov	r5, r1
 8007122:	b921      	cbnz	r1, 800712e <_realloc_r+0x16>
 8007124:	4611      	mov	r1, r2
 8007126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800712a:	f7ff b989 	b.w	8006440 <_malloc_r>
 800712e:	b92a      	cbnz	r2, 800713c <_realloc_r+0x24>
 8007130:	f7ff f91c 	bl	800636c <_free_r>
 8007134:	4625      	mov	r5, r4
 8007136:	4628      	mov	r0, r5
 8007138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800713c:	f000 f89e 	bl	800727c <_malloc_usable_size_r>
 8007140:	4284      	cmp	r4, r0
 8007142:	4606      	mov	r6, r0
 8007144:	d802      	bhi.n	800714c <_realloc_r+0x34>
 8007146:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800714a:	d8f4      	bhi.n	8007136 <_realloc_r+0x1e>
 800714c:	4621      	mov	r1, r4
 800714e:	4638      	mov	r0, r7
 8007150:	f7ff f976 	bl	8006440 <_malloc_r>
 8007154:	4680      	mov	r8, r0
 8007156:	b908      	cbnz	r0, 800715c <_realloc_r+0x44>
 8007158:	4645      	mov	r5, r8
 800715a:	e7ec      	b.n	8007136 <_realloc_r+0x1e>
 800715c:	42b4      	cmp	r4, r6
 800715e:	4622      	mov	r2, r4
 8007160:	4629      	mov	r1, r5
 8007162:	bf28      	it	cs
 8007164:	4632      	movcs	r2, r6
 8007166:	f7ff f8ec 	bl	8006342 <memcpy>
 800716a:	4629      	mov	r1, r5
 800716c:	4638      	mov	r0, r7
 800716e:	f7ff f8fd 	bl	800636c <_free_r>
 8007172:	e7f1      	b.n	8007158 <_realloc_r+0x40>

08007174 <__swhatbuf_r>:
 8007174:	b570      	push	{r4, r5, r6, lr}
 8007176:	460c      	mov	r4, r1
 8007178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800717c:	4615      	mov	r5, r2
 800717e:	2900      	cmp	r1, #0
 8007180:	461e      	mov	r6, r3
 8007182:	b096      	sub	sp, #88	@ 0x58
 8007184:	da0c      	bge.n	80071a0 <__swhatbuf_r+0x2c>
 8007186:	89a3      	ldrh	r3, [r4, #12]
 8007188:	2100      	movs	r1, #0
 800718a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800718e:	bf14      	ite	ne
 8007190:	2340      	movne	r3, #64	@ 0x40
 8007192:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007196:	2000      	movs	r0, #0
 8007198:	6031      	str	r1, [r6, #0]
 800719a:	602b      	str	r3, [r5, #0]
 800719c:	b016      	add	sp, #88	@ 0x58
 800719e:	bd70      	pop	{r4, r5, r6, pc}
 80071a0:	466a      	mov	r2, sp
 80071a2:	f000 f849 	bl	8007238 <_fstat_r>
 80071a6:	2800      	cmp	r0, #0
 80071a8:	dbed      	blt.n	8007186 <__swhatbuf_r+0x12>
 80071aa:	9901      	ldr	r1, [sp, #4]
 80071ac:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80071b0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80071b4:	4259      	negs	r1, r3
 80071b6:	4159      	adcs	r1, r3
 80071b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80071bc:	e7eb      	b.n	8007196 <__swhatbuf_r+0x22>

080071be <__smakebuf_r>:
 80071be:	898b      	ldrh	r3, [r1, #12]
 80071c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071c2:	079d      	lsls	r5, r3, #30
 80071c4:	4606      	mov	r6, r0
 80071c6:	460c      	mov	r4, r1
 80071c8:	d507      	bpl.n	80071da <__smakebuf_r+0x1c>
 80071ca:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80071ce:	6023      	str	r3, [r4, #0]
 80071d0:	6123      	str	r3, [r4, #16]
 80071d2:	2301      	movs	r3, #1
 80071d4:	6163      	str	r3, [r4, #20]
 80071d6:	b003      	add	sp, #12
 80071d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071da:	466a      	mov	r2, sp
 80071dc:	ab01      	add	r3, sp, #4
 80071de:	f7ff ffc9 	bl	8007174 <__swhatbuf_r>
 80071e2:	9f00      	ldr	r7, [sp, #0]
 80071e4:	4605      	mov	r5, r0
 80071e6:	4639      	mov	r1, r7
 80071e8:	4630      	mov	r0, r6
 80071ea:	f7ff f929 	bl	8006440 <_malloc_r>
 80071ee:	b948      	cbnz	r0, 8007204 <__smakebuf_r+0x46>
 80071f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071f4:	059a      	lsls	r2, r3, #22
 80071f6:	d4ee      	bmi.n	80071d6 <__smakebuf_r+0x18>
 80071f8:	f023 0303 	bic.w	r3, r3, #3
 80071fc:	f043 0302 	orr.w	r3, r3, #2
 8007200:	81a3      	strh	r3, [r4, #12]
 8007202:	e7e2      	b.n	80071ca <__smakebuf_r+0xc>
 8007204:	89a3      	ldrh	r3, [r4, #12]
 8007206:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800720a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800720e:	81a3      	strh	r3, [r4, #12]
 8007210:	9b01      	ldr	r3, [sp, #4]
 8007212:	6020      	str	r0, [r4, #0]
 8007214:	b15b      	cbz	r3, 800722e <__smakebuf_r+0x70>
 8007216:	4630      	mov	r0, r6
 8007218:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800721c:	f000 f81e 	bl	800725c <_isatty_r>
 8007220:	b128      	cbz	r0, 800722e <__smakebuf_r+0x70>
 8007222:	89a3      	ldrh	r3, [r4, #12]
 8007224:	f023 0303 	bic.w	r3, r3, #3
 8007228:	f043 0301 	orr.w	r3, r3, #1
 800722c:	81a3      	strh	r3, [r4, #12]
 800722e:	89a3      	ldrh	r3, [r4, #12]
 8007230:	431d      	orrs	r5, r3
 8007232:	81a5      	strh	r5, [r4, #12]
 8007234:	e7cf      	b.n	80071d6 <__smakebuf_r+0x18>
	...

08007238 <_fstat_r>:
 8007238:	b538      	push	{r3, r4, r5, lr}
 800723a:	2300      	movs	r3, #0
 800723c:	4d06      	ldr	r5, [pc, #24]	@ (8007258 <_fstat_r+0x20>)
 800723e:	4604      	mov	r4, r0
 8007240:	4608      	mov	r0, r1
 8007242:	4611      	mov	r1, r2
 8007244:	602b      	str	r3, [r5, #0]
 8007246:	f7fc fbdf 	bl	8003a08 <_fstat>
 800724a:	1c43      	adds	r3, r0, #1
 800724c:	d102      	bne.n	8007254 <_fstat_r+0x1c>
 800724e:	682b      	ldr	r3, [r5, #0]
 8007250:	b103      	cbz	r3, 8007254 <_fstat_r+0x1c>
 8007252:	6023      	str	r3, [r4, #0]
 8007254:	bd38      	pop	{r3, r4, r5, pc}
 8007256:	bf00      	nop
 8007258:	20000508 	.word	0x20000508

0800725c <_isatty_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	2300      	movs	r3, #0
 8007260:	4d05      	ldr	r5, [pc, #20]	@ (8007278 <_isatty_r+0x1c>)
 8007262:	4604      	mov	r4, r0
 8007264:	4608      	mov	r0, r1
 8007266:	602b      	str	r3, [r5, #0]
 8007268:	f7fc fbdd 	bl	8003a26 <_isatty>
 800726c:	1c43      	adds	r3, r0, #1
 800726e:	d102      	bne.n	8007276 <_isatty_r+0x1a>
 8007270:	682b      	ldr	r3, [r5, #0]
 8007272:	b103      	cbz	r3, 8007276 <_isatty_r+0x1a>
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	bd38      	pop	{r3, r4, r5, pc}
 8007278:	20000508 	.word	0x20000508

0800727c <_malloc_usable_size_r>:
 800727c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007280:	1f18      	subs	r0, r3, #4
 8007282:	2b00      	cmp	r3, #0
 8007284:	bfbc      	itt	lt
 8007286:	580b      	ldrlt	r3, [r1, r0]
 8007288:	18c0      	addlt	r0, r0, r3
 800728a:	4770      	bx	lr

0800728c <_init>:
 800728c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800728e:	bf00      	nop
 8007290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007292:	bc08      	pop	{r3}
 8007294:	469e      	mov	lr, r3
 8007296:	4770      	bx	lr

08007298 <_fini>:
 8007298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800729a:	bf00      	nop
 800729c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800729e:	bc08      	pop	{r3}
 80072a0:	469e      	mov	lr, r3
 80072a2:	4770      	bx	lr
