# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-410.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(17): (vcom-1136) Unknown identifier "n_bit".
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(17): Bad expression in left bound of range expression.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(17): Type error in range expression.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(29): (vcom-1136) Unknown identifier "n_bit".
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(29): Bad expression in left bound of range expression.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(29): Type error in range expression.
# ** Warning: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(52): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(52): near "after": syntax error
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sipisoalu
# -- Compiling architecture a of sipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sipisoalu
# -- Compiling architecture a of sipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sipisoalu
# -- Compiling architecture a of sipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sipisoalu
# -- Compiling architecture a of sipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(30): Array length is 32; string literal length is 4.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(53): near "after": syntax error
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(53): near "after": syntax error
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(53): near "after": syntax error
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(53): (vcom-1192) Array length is 32; aggregate length is 1.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(53): near "after": syntax error
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(53): Cannot resolve indexed name as type std.standard.natural.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(53): (vcom-1192) Array length is 32; aggregate length is 1.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(53): near "after": syntax error
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(53): (vcom-1192) Array length is 32; aggregate length is 1.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(56): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sipisoalu
# -- Compiling architecture a of sipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/constants.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
# -- Compiling package body constants
# -- Loading package constants
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sipisoalu
# -- Compiling architecture a of sipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/constants.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
# -- Compiling package body constants
# -- Loading package constants
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/register_file.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling configuration cfg_rf_beh
# -- Loading entity register_file
# -- Loading architecture a of register_file
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/registerfile_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity registerfile_generic
# -- Compiling architecture a of registerfile_generic
# -- Compiling configuration cfg_rf_beh
# -- Loading entity registerfile_generic
# -- Loading architecture a of registerfile_generic
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/registerfile_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity registerfile_generic
# -- Compiling architecture a of registerfile_generic
# -- Compiling configuration cfg_rf_beh
# -- Loading entity registerfile_generic
# -- Loading architecture a of registerfile_generic
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sipisoalu
# -- Compiling architecture a of sipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sipisoalu
# -- Compiling architecture a of sipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoAluControl.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sipisoalucontrol
# -- Compiling architecture fsm_opc of sipisoalucontrol
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_registerfile.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tbregisterfile
# -- Compiling architecture testa of tbregisterfile
# -- Compiling configuration cfg_testrf
# -- Loading entity tbregisterfile
# -- Loading architecture testa of tbregisterfile
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Loading entity register_file
# -- Loading configuration cfg_rf_beh
# -- Loading package constants
# -- Loading entity registerfile_generic
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_registerfile_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity tbregisterfile_generic
# -- Compiling architecture testa of tbregisterfile_generic
# -- Compiling configuration cfg_testrf
# -- Loading entity tbregisterfile_generic
# -- Loading architecture testa of tbregisterfile_generic
# -- Loading entity registerfile_generic
# -- Loading configuration cfg_rf_beh
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
vsim work.testsipisoalu(test)
# vsim work.testsipisoalu(test) 
# ** Note: (vsim-3812) Design is being optimized...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.testsipisoalu(test)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.sipisoalu(a)
# ** Fatal: (vsim-3350) Generic 'n_bit' has not been given a value.
#    Time: 0 ns  Iteration: 0  Instance: /testsipisoalu/usum1 File: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
vsim -t 10ps work.testsipisoalu(test)
# vsim -t 10ps work.testsipisoalu(test) 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.testsipisoalu(test)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.sipisoalu(a)
# ** Fatal: (vsim-3350) Generic 'n_bit' has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /testsipisoalu/usum1 File: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sipisoalu_generic
# -- Compiling architecture a of sipisoalu_generic
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoAluControl.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sipisoalucontrol
# -- Compiling architecture fsm_opc of sipisoalucontrol
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sipisoalu
# -- Compiling architecture a of sipisoalu
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity testsipisoalu
# -- Compiling architecture test of testsipisoalu
vsim -t 10ps work.testsipisoalu(test)
# vsim -t 10ps work.testsipisoalu(test) 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.testsipisoalu(test)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.sipisoalu(a)
# Loading work.sipisoalucontrol(fsm_opc)
.main clear
vsim -t 10ps work.testsipisoalu(test)
# vsim -t 10ps work.testsipisoalu(test) 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.testsipisoalu(test)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.sipisoalu(a)
# Loading work.sipisoalucontrol(fsm_opc)
add wave sim:/testsipisoalu/*
run 100 ns
vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic)
# vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic) 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(39): Length of b is 4; length of component port is 32.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu.vhd(19): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(37): (vcom-1141) Identifier "sipisoalu_generic" does not identify a component declaration.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(56): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(37): (vcom-1141) Identifier "sipisoalu_generic" does not identify a component declaration.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(56): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic)
# vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic) 
# ** Note: (vsim-3812) Design is being optimized...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.test_sipisoalu_generic(test_sipisoalu_generic)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.sipisoalu_generic(a)
# ** Fatal: (vsim-3350) Generic 'n_bit' has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /test_sipisoalu_generic/usum1 File: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic)
# vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic) 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.test_sipisoalu_generic(test_sipisoalu_generic)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.sipisoalu_generic(a)
# ** Fatal: (vsim-3350) Generic 'n_bit' has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /test_sipisoalu_generic/usum1 File: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(38): (vcom-1027) Number of positional association elements (1) exceeds number of formals (0).
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(57): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic)
# vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic) 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd(22): Array length is 31; string literal length is 3.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd(23): Array length is 32; string literal length is 4.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd(24): Array length is 33; string literal length is 5.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd(104): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic)
# vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic) 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd(22): Array length is 31; string literal length is 3.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd(23): Array length is 32; string literal length is 4.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd(24): Array length is 33; string literal length is 5.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd(104): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity sipisoalu_generic
# -- Compiling architecture a of sipisoalu_generic
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd(28): Aggregate expression cannot be scalar type std.standard.integer.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd(105): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity sipisoalu_generic
# -- Compiling architecture a of sipisoalu_generic
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic)
# vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic) 
# ** Note: (vsim-3812) Design is being optimized...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.test_sipisoalu_generic(test_sipisoalu_generic)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.sipisoalu_generic(a)#1
# Loading work.sipisoalucontrol(fsm_opc)
add wave sim:/test_sipisoalu_generic/*
run 100 n
# Invalid time value: 100 n
run 100 ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(55): (vcom-1152) Index value 32 is out of index range 31 downto 0 of ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd(58): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/gr04_lab3/ex3.1.1/sim/tb_sipisoalu_generic.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity test_sipisoalu_generic
# -- Compiling architecture test_sipisoalu_generic of test_sipisoalu_generic
vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic)
# vsim -t 10ps work.test_sipisoalu_generic(test_sipisoalu_generic) 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.test_sipisoalu_generic(test_sipisoalu_generic)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.sipisoalu_generic(a)#1
# Loading work.sipisoalucontrol(fsm_opc)
run 100 ns
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.test_sipisoalu_generic(test_sipisoalu_generic)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.sipisoalu_generic(a)#1
# Loading work.sipisoalucontrol(fsm_opc)
add wave sim:/test_sipisoalu_generic/*
run 100 ns
