// Seed: 1590025028
module module_0 (
    id_1
);
  inout tri id_1;
  assign {-1} = -1;
  assign id_1 = -1 - -1'b0;
  assign id_1 = -1'h0 != -1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply0 id_3
    , id_6,
    output wor id_4
);
  assign id_1 = id_2;
  wire id_7;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input uwire id_0[1 : 1]
);
  wire  id_2;
  logic id_3 = -1;
  logic id_4;
  wire  id_5;
endmodule
module module_3 #(
    parameter id_14 = 32'd63
) (
    output uwire id_0,
    output uwire id_1,
    output tri0 id_2,
    input wor id_3,
    output wand id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wand id_7,
    output wor id_8,
    input tri id_9,
    input wor id_10,
    output supply0 id_11,
    output tri id_12,
    input tri id_13[1 'b0 : id_14],
    input wand _id_14
);
  module_2 modCall_1 (id_3);
endmodule
