<!-- VLSI training -->
<style>
#vlsi_training blockquote {
    font-family: Georgia, serif;
    font-size: 18px;
    font-style: italic;
    //width: 500px;
    margin: 0.25em 0;
    padding: 0.35em 40px;
    line-height: 1.45;
    position: relative;
    color: #383838;
    text-align: justify;
    text-justify: inter-word;
}

#vlsi_training blockquote:before {
    display: block;
    padding-left: 10px;
    content: "\201C";
    font-size: 80px;
    position: absolute;
    left: -20px;
    top: -20px;
    color: #7a7a7a;
}

#vlsi_training blockquote cite {
    color: #999999;
    font-size: 14px;
    display: block;
    margin-top: 5px;
}

#vlsi_training blockquote cite:before {
    content: "\2014 \2009";
}
</style>

<div id="vlsi_training">
<h5><b>Industrial Training on VLSI</b></h5>
<h6 class="w3-text-teal"><i class="fa fa-calendar fa-fw w3-margin-right"></i>November, 2017 to February 2018</h6>
<blockquote>
<p>
This is to certify that Mr. Arafat Kabir Sun, EEE graduate from Bangladesh Univeristy of Engineering and Technology, 
has successfully completed his 3 months duration internship program in <a class="<?php echo $color_icon;?>" target="_blank" href="http://www.neural-semiconductor.com/">Neural Semiconductor</a>, a concern of DBL group. 
The internship program started on 5th November 2017 and ended on 5th February 2018.
</p>
<p>
During his internship period Arafat Kabir Sun went through various training on different topics of ASIC design. 
He has been mastered in ASIC verification with SystemVerilog, UVM. During his internship period we found him as a very 
responsible and quick learner. We wish him every success in his life and career.
</p>
<cite>
Md. Tanvir Hasnain Shovon <br>
Senior Design Engineer<br>
Neural Semiconductor, A concern of DBL group
</cite>
</blockquote>
</div>

