// Seed: 20381210
module module_0;
  wire id_2;
  assign id_1 = id_1;
  id_3 :
  assert property (@(1) 1)
  else;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri1 id_7
);
  wire id_9;
  wire id_10, id_11, id_12, id_13, id_14, id_15;
  module_0 modCall_1 ();
  wire id_16;
endmodule
