Original cmd-> /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/bin/perceptron-no-multi-no-ship-1core --warmup_instructions=1000000 --simulation_instructions=10000000 --config=/cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/config/nopref.ini --mail-type=BEGIN,END  -traces /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/traces/437.leslie3d-134B.champsimtrace.xz
*************************************************
   ChampSim Multicore Out-of-Order Simulator
   Last compiled: Nov 19 2024 20:10:11
*************************************************
parsing config file: /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/config/nopref.ini
unable to parse section: , name: mail-type, value: BEGIN,END

trace_0 /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/traces/437.leslie3d-134B.champsimtrace.xz
adding L2C_PREFETCHER: NONE
Initialize SHIP state
warmup_instructions 1000000
simulation_instructions 10000000
champsim_seed 218
measure_ipc 0
measure_ipc_epoch 1000
measure_dram_bw 1
measure_dram_bw_epoch 256
measure_cache_acc 1
measure_cache_acc_epoch 1024
l1d_perfect 0
l2c_perfect 0
llc_perfect 0
l1d_semi_perfect 0
l2c_semi_perfect 0
llc_semi_perfect 0
semi_perfect_cache_page_buffer_size 64

num_cpus 1
cpu_freq 4000
dram_io_freq 2400
page_size 4096
block_size 64
max_read_per_cycle 8
max_fill_per_cycle 1
dram_channels 1
log2_dram_channels 0
dram_ranks 1
dram_banks 8
dram_rows 65536
dram_columns 128
dram_row_size 8
dram_size 4096
dram_pages 1048576

fetch_width 6
decode_width 6
exec_width 4
lq_width 2
sq_width 2
retire_width 4
scheduler_size 128
branch_mispredict_penalty 20
rob_size 256
lq_size 72
sq_size 56
num_instr_destinations_sparc 4
num_instr_destinations 2
num_instr_sources 4

itlb_set 16
itlb_way 8
itlb_rq_size 16
itlb_wq_size 16
itlb_pq_size 0
itlb_mshr_size 8
itlb_latency 1

dtlb_set 16
dtlb_way 4
dtlb_rq_size 16
dtlb_wq_size 16
dtlb_pq_size 0
dtlb_mshr_size 8
dtlb_latency 1

stlb_set 128
stlb_way 12
stlb_rq_size 32
stlb_wq_size 32
stlb_pq_size 0
stlb_mshr_size 16
stlb_latency 8

l1i_size 32
l1i_set 64
l1i_way 8
l1i_rq_size 64
l1i_wq_size 64
l1i_pq_size 8
l1i_mshr_size 8
l1i_latency 1

l1d_size 32
l1d_set 64
l1d_way 8
l1d_rq_size 64
l1d_wq_size 64
l1d_pq_size 8
l1d_mshr_size 16
l1d_latency 4

l2c_size 256
l2c_set 512
l2c_way 8
l2c_rq_size 32
l2c_wq_size 32
l2c_pq_size 32
l2c_mshr_size 32
l2c_latency 10

llc_size 2048
llc_set 2048
llc_way 16
llc_rq_size 32
llc_wq_size 32
llc_pq_size 32
llc_mshr_size 64
llc_latency 20

dram_channel_width 8
dram_wq_size 64
dram_rq_size 64
tRP 15
tRCD 15
tCAS 12.5
dram_dbus_turn_around_time 30
dram_write_high_wm 56
dram_write_low_wm 48
min_dram_writes_per_switch 16
dram_mtps 2400
dram_dbus_return_time 13


Heartbeat CPU  0 instructions:    1000002 cycles:     501802 heartbeat IPC: 1.99282 cumulative IPC: 1.99282 (Simulation time: 0 hr 0 min 2 sec) 

Warmup complete CPU  0 instructions:    1000002 cycles:     501802 (Simulation time: 0 hr 0 min 2 sec) 

Heartbeat CPU  0 instructions:    2000001 cycles:    1735716 heartbeat IPC: 0.81043 cumulative IPC: 0.81043 (Simulation time: 0 hr 0 min 3 sec) 
Heartbeat CPU  0 instructions:    3000003 cycles:    2962308 heartbeat IPC: 0.81527 cumulative IPC: 0.81284 (Simulation time: 0 hr 0 min 5 sec) 
Heartbeat CPU  0 instructions:    4000000 cycles:    4215957 heartbeat IPC: 0.79767 cumulative IPC: 0.80772 (Simulation time: 0 hr 0 min 6 sec) 
Heartbeat CPU  0 instructions:    5000000 cycles:    5467972 heartbeat IPC: 0.79871 cumulative IPC: 0.80545 (Simulation time: 0 hr 0 min 8 sec) 
Heartbeat CPU  0 instructions:    6000001 cycles:    6652229 heartbeat IPC: 0.84441 cumulative IPC: 0.81295 (Simulation time: 0 hr 0 min 10 sec) 
Heartbeat CPU  0 instructions:    7000000 cycles:    7841501 heartbeat IPC: 0.84085 cumulative IPC: 0.81747 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU  0 instructions:    8000000 cycles:    9099638 heartbeat IPC: 0.79483 cumulative IPC: 0.81416 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU  0 instructions:    9000001 cycles:   10372410 heartbeat IPC: 0.78569 cumulative IPC: 0.81049 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU  0 instructions:   10000001 cycles:   11664828 heartbeat IPC: 0.77374 cumulative IPC: 0.80623 (Simulation time: 0 hr 0 min 16 sec) 
Heartbeat CPU  0 instructions:   11000001 cycles:   12876935 heartbeat IPC: 0.82501 cumulative IPC: 0.80807 (Simulation time: 0 hr 0 min 17 sec) 
Finished CPU 0 instructions: 10000003 cycles: 12375134 cumulative IPC: 0.80807 (Simulation time: 0 hr 0 min 17 sec) 

ChampSim completed all CPUs

[ROI Statistics]
Core_0_instructions 10000003
Core_0_cycles 12375134
Core_0_IPC 0.80807

Core_0_branch_prediction_accuracy 99.11216
Core_0_branch_MPKI 0.23450
Core_0_average_ROB_occupancy_at_mispredict 241.69936

Core_0_L1D_total_access 2843861
Core_0_L1D_total_hit 2700866
Core_0_L1D_total_miss 142995
Core_0_L1D_loads 2467672
Core_0_L1D_load_hit 2351403
Core_0_L1D_load_miss 116269
Core_0_L1D_RFOs 376189
Core_0_L1D_RFO_hit 349463
Core_0_L1D_RFO_miss 26726
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0
Core_0_L1D_writeback_miss 0
Core_0_L1D_prefetch_requested 0
Core_0_L1D_prefetch_dropped 0
Core_0_L1D_prefetch_issued 0
Core_0_L1D_prefetch_filled 0
Core_0_L1D_prefetch_useful 0
Core_0_L1D_prefetch_useless 0
Core_0_L1D_prefetch_late 0
Core_0_L1D_average_miss_latency 63.07597

Core_0_L1D_rq_access 3823686
Core_0_L1D_rq_forward 0
Core_0_L1D_rq_merged 1286979
Core_0_L1D_rq_to_cache 2536707
Core_0_L1D_rq_full 0

Core_0_L1D_wq_access 403606
Core_0_L1D_wq_forward 0
Core_0_L1D_wq_merged 0
Core_0_L1D_wq_to_cache 403606
Core_0_L1D_wq_full 0

Core_0_L1D_pq_access 0
Core_0_L1D_pq_forward 0
Core_0_L1D_pq_merged 0
Core_0_L1D_pq_to_cache 0
Core_0_L1D_pq_full 0

Core_0_L1D_acc_epochs 12515
Core_0_L1D_acc_level_0 12515
Core_0_L1D_acc_level_1 0
Core_0_L1D_acc_level_2 0
Core_0_L1D_acc_level_3 0
Core_0_L1D_acc_level_4 0
Core_0_L1D_acc_level_5 0
Core_0_L1D_acc_level_6 0
Core_0_L1D_acc_level_7 0
Core_0_L1D_acc_level_8 0
Core_0_L1D_acc_level_9 0

Core_0_L1I_total_access 2385874
Core_0_L1I_total_hit 2385874
Core_0_L1I_total_miss 0
Core_0_L1I_loads 2385874
Core_0_L1I_load_hit 2385874
Core_0_L1I_load_miss 0
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0
Core_0_L1I_writeback_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_dropped 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_filled 0
Core_0_L1I_prefetch_useful 0
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency -nan

Core_0_L1I_rq_access 9999998
Core_0_L1I_rq_forward 0
Core_0_L1I_rq_merged 7614123
Core_0_L1I_rq_to_cache 2385875
Core_0_L1I_rq_full 0

Core_0_L1I_wq_access 0
Core_0_L1I_wq_forward 0
Core_0_L1I_wq_merged 0
Core_0_L1I_wq_to_cache 0
Core_0_L1I_wq_full 0

Core_0_L1I_pq_access 0
Core_0_L1I_pq_forward 0
Core_0_L1I_pq_merged 0
Core_0_L1I_pq_to_cache 0
Core_0_L1I_pq_full 0

Core_0_L1I_acc_epochs 12515
Core_0_L1I_acc_level_0 12515
Core_0_L1I_acc_level_1 0
Core_0_L1I_acc_level_2 0
Core_0_L1I_acc_level_3 0
Core_0_L1I_acc_level_4 0
Core_0_L1I_acc_level_5 0
Core_0_L1I_acc_level_6 0
Core_0_L1I_acc_level_7 0
Core_0_L1I_acc_level_8 0
Core_0_L1I_acc_level_9 0

Core_0_L2C_total_access 184844
Core_0_L2C_total_hit 116930
Core_0_L2C_total_miss 67914
Core_0_L2C_loads 116265
Core_0_L2C_load_hit 53799
Core_0_L2C_load_miss 62466
Core_0_L2C_RFOs 26689
Core_0_L2C_RFO_hit 21381
Core_0_L2C_RFO_miss 5308
Core_0_L2C_prefetches 0
Core_0_L2C_prefetch_hit 0
Core_0_L2C_prefetch_miss 0
Core_0_L2C_writebacks 41890
Core_0_L2C_writeback_hit 41750
Core_0_L2C_writeback_miss 140
Core_0_L2C_prefetch_requested 0
Core_0_L2C_prefetch_dropped 0
Core_0_L2C_prefetch_issued 0
Core_0_L2C_prefetch_filled 0
Core_0_L2C_prefetch_useful 0
Core_0_L2C_prefetch_useless 0
Core_0_L2C_prefetch_late 0
Core_0_L2C_average_miss_latency 103.06735

Core_0_L2C_rq_access 142995
Core_0_L2C_rq_forward 0
Core_0_L2C_rq_merged 0
Core_0_L2C_rq_to_cache 142954
Core_0_L2C_rq_full 0

Core_0_L2C_wq_access 41890
Core_0_L2C_wq_forward 41
Core_0_L2C_wq_merged 0
Core_0_L2C_wq_to_cache 41890
Core_0_L2C_wq_full 0

Core_0_L2C_pq_access 0
Core_0_L2C_pq_forward 0
Core_0_L2C_pq_merged 0
Core_0_L2C_pq_to_cache 0
Core_0_L2C_pq_full 0

Core_0_L2C_acc_epochs 12515
Core_0_L2C_acc_level_0 12515
Core_0_L2C_acc_level_1 0
Core_0_L2C_acc_level_2 0
Core_0_L2C_acc_level_3 0
Core_0_L2C_acc_level_4 0
Core_0_L2C_acc_level_5 0
Core_0_L2C_acc_level_6 0
Core_0_L2C_acc_level_7 0
Core_0_L2C_acc_level_8 0
Core_0_L2C_acc_level_9 0

Core_0_LLC_total_access 85114
Core_0_LLC_total_hit 47791
Core_0_LLC_total_miss 37323
Core_0_LLC_loads 62466
Core_0_LLC_load_hit 26383
Core_0_LLC_load_miss 36083
Core_0_LLC_RFOs 5308
Core_0_LLC_RFO_hit 5308
Core_0_LLC_RFO_miss 0
Core_0_LLC_prefetches 0
Core_0_LLC_prefetch_hit 0
Core_0_LLC_prefetch_miss 0
Core_0_LLC_writebacks 17340
Core_0_LLC_writeback_hit 16100
Core_0_LLC_writeback_miss 1240
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_dropped 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_filled 0
Core_0_LLC_prefetch_useful 0
Core_0_LLC_prefetch_useless 0
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency 132.89028

Core_0_LLC_rq_access 67774
Core_0_LLC_rq_forward 0
Core_0_LLC_rq_merged 0
Core_0_LLC_rq_to_cache 67774
Core_0_LLC_rq_full 0

Core_0_LLC_wq_access 17340
Core_0_LLC_wq_forward 0
Core_0_LLC_wq_merged 0
Core_0_LLC_wq_to_cache 17340
Core_0_LLC_wq_full 0

Core_0_LLC_pq_access 0
Core_0_LLC_pq_forward 0
Core_0_LLC_pq_merged 0
Core_0_LLC_pq_to_cache 0
Core_0_LLC_pq_full 0

Core_0_LLC_acc_epochs 12576
Core_0_LLC_acc_level_0 12576
Core_0_LLC_acc_level_1 0
Core_0_LLC_acc_level_2 0
Core_0_LLC_acc_level_3 0
Core_0_LLC_acc_level_4 0
Core_0_LLC_acc_level_5 0
Core_0_LLC_acc_level_6 0
Core_0_LLC_acc_level_7 0
Core_0_LLC_acc_level_8 0
Core_0_LLC_acc_level_9 0

Core_0_major_page_fault 0
Core_0_minor_page_fault 940

Channel_0_RQ_row_buffer_hit 25837
Channel_0_RQ_row_buffer_miss 10246
Channel_0_WQ_row_buffer_hit 856
Channel_0_WQ_row_buffer_miss 1083
Channel_0_WQ_full 0
Channel_0_dbus_congested 324

avg_congested_cycle 10

DRAM_bw_pochs 50301
DRAM_bw_level_0 50040
DRAM_bw_level_1 259
DRAM_bw_level_2 2
DRAM_bw_level_3 0
