// Seed: 3159455866
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    output wand id_4
);
  id_6 :
  assert property (@(posedge 1 or 1 < id_6) 1)
  else;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output wand id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    input wor id_8,
    input tri id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wire id_12,
    input supply1 id_13,
    input wand id_14,
    input tri1 id_15,
    output wire id_16
);
  wire [1 'b0 : !  1] id_18;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6,
      id_3,
      id_2
  );
endmodule
