===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.1932 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.4246 ( 10.7%)    5.4246 ( 15.0%)  FIR Parser
   25.5481 ( 50.2%)   15.4853 ( 42.8%)  'firrtl.circuit' Pipeline
    3.1455 (  6.2%)    1.7446 (  4.8%)    'firrtl.module' Pipeline
    2.8107 (  5.5%)    1.5627 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3348 (  0.7%)    0.1819 (  0.5%)      LowerCHIRRTL
    0.2963 (  0.6%)    0.2963 (  0.8%)    InferWidths
    1.4259 (  2.8%)    1.4259 (  3.9%)    InferResets
    0.0753 (  0.1%)    0.0753 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0893 (  0.2%)    0.0893 (  0.2%)    PrefixModules
    1.7740 (  3.5%)    1.7740 (  4.9%)    LowerFIRRTLTypes
   11.5860 ( 22.8%)    6.4101 ( 17.7%)    'firrtl.module' Pipeline
    3.8514 (  7.6%)    2.1154 (  5.8%)      ExpandWhens
    7.7346 ( 15.2%)    4.2947 ( 11.9%)      Canonicalizer
    0.3201 (  0.6%)    0.3201 (  0.9%)    Inliner
    1.1365 (  2.2%)    1.1365 (  3.1%)    IMConstProp
    0.0427 (  0.1%)    0.0427 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.4963 (  6.9%)    1.9081 (  5.3%)    'firrtl.module' Pipeline
    3.4963 (  6.9%)    1.9081 (  5.3%)      Canonicalizer
    0.2344 (  0.5%)    0.2344 (  0.6%)    CreateSiFiveMetadata
    0.1419 (  0.3%)    0.1419 (  0.4%)    EmitOMIR
    0.0395 (  0.1%)    0.0395 (  0.1%)      (A) circt::firrtl::InstanceGraph
    3.0898 (  6.1%)    3.0898 (  8.5%)  LowerFIRRTLToHW
    1.9735 (  3.9%)    1.9735 (  5.5%)  HWMemSimImpl
   10.3075 ( 20.2%)    5.6475 ( 15.6%)  'hw.module' Pipeline
    0.1694 (  0.3%)    0.0882 (  0.2%)    HWCleanup
    3.2493 (  6.4%)    1.8199 (  5.0%)    CSE
    0.0074 (  0.0%)    0.0040 (  0.0%)      (A) DominanceInfo
    3.9023 (  7.7%)    2.0700 (  5.7%)    Canonicalizer
    0.0153 (  0.0%)    0.0077 (  0.0%)    HWLegalizeModules
    2.8969 (  5.7%)    1.6331 (  4.5%)    PrettifyVerilog
    4.5566 (  8.9%)    4.5566 ( 12.6%)  ExportVerilog
    0.0025 (  0.0%)    0.0025 (  0.0%)  Rest
   50.9159 (100.0%)   36.1932 (100.0%)  Total

{
  totalTime: 36.242,
  maxMemory: 926208000
}
