Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 14 16:56:31 2024
| Host         : HUNTER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARMSOC_TOP_timing_summary_routed.rpt -pb ARMSOC_TOP_timing_summary_routed.pb -rpx ARMSOC_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ARMSOC_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 57 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.618        0.000                      0                13474        0.054        0.000                      0                13474        3.000        0.000                       0                  5781  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M      {0.000 5.000}      10.000          100.000         
dbg_tck_pin             {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M_1    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M_1    {0.000 5.000}      10.000          100.000         
u_clk_25M/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_25M_1    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25M_1    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_50M           12.342        0.000                      0                  107        0.171        0.000                      0                  107        9.500        0.000                       0                    59  
  clkfbout_clk_50M                                                                                                                                                        7.845        0.000                       0                     3  
dbg_tck_pin                  17.006        0.000                      0                  444        0.134        0.000                      0                  444       19.500        0.000                       0                   328  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_50M_1         12.344        0.000                      0                  107        0.171        0.000                      0                  107        9.500        0.000                       0                    59  
  clkfbout_clk_50M_1                                                                                                                                                      7.845        0.000                       0                     3  
u_clk_25M/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_25M_1          7.618        0.000                      0                 9349        0.054        0.000                      0                 9349       19.500        0.000                       0                  5386  
  clkfbout_clk_25M_1                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_50M_1  clk_out1_clk_50M         12.342        0.000                      0                  107        0.087        0.000                      0                  107  
clk_out1_clk_25M_1  clk_out1_clk_50M         10.029        0.000                      0                   13        1.217        0.000                      0                   13  
clk_out1_clk_25M_1  dbg_tck_pin              26.992        0.000                      0                  156        0.075        0.000                      0                  156  
clk_out1_clk_50M    clk_out1_clk_50M_1       12.342        0.000                      0                  107        0.087        0.000                      0                  107  
clk_out1_clk_25M_1  clk_out1_clk_50M_1       10.029        0.000                      0                   13        1.217        0.000                      0                   13  
clk_out1_clk_50M    clk_out1_clk_25M_1       11.268        0.000                      0                  432        0.119        0.000                      0                  432  
dbg_tck_pin         clk_out1_clk_25M_1       18.103        0.000                      0                  198        0.818        0.000                      0                  198  
clk_out1_clk_50M_1  clk_out1_clk_25M_1       11.268        0.000                      0                  432        0.120        0.000                      0                  432  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_25M_1  clk_out1_clk_25M_1       26.455        0.000                      0                 2900        0.500        0.000                      0                 2900  
**async_default**   clk_out1_clk_50M    clk_out1_clk_25M_1       13.039        0.000                      0                  139        0.447        0.000                      0                  139  
**async_default**   clk_out1_clk_50M_1  clk_out1_clk_25M_1       13.040        0.000                      0                  139        0.448        0.000                      0                  139  
**async_default**   dbg_tck_pin         dbg_tck_pin              16.706        0.000                      0                  281        0.677        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       12.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.342ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 0.704ns (9.391%)  route 6.793ns (90.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.576     6.444    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.568 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     6.568    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.910    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                 12.342    

Slack (MET) :             12.608ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 0.704ns (9.628%)  route 6.608ns (90.372%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.391     6.259    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.383 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.383    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.029    18.991    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                 12.608    

Slack (MET) :             12.621ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.704ns (9.643%)  route 6.596ns (90.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.380     6.248    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.372 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.372    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.993    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 12.621    

Slack (MET) :             12.703ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.704ns (9.864%)  route 6.433ns (90.136%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.216     6.084    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.208 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_1/O
                         net (fo=1, routed)           0.000     6.208    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.032    18.911    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                 12.703    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 0.704ns (9.972%)  route 6.356ns (90.028%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.840     4.368    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.515     6.007    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.131 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     6.131    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.993    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.867ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 0.704ns (9.978%)  route 6.351ns (90.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.840     4.368    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.511     6.003    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.127 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.127    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.032    18.994    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                 12.867    

Slack (MET) :             12.875ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.704ns (10.109%)  route 6.260ns (89.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.043     5.911    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.035 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.035    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.910    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                 12.875    

Slack (MET) :             13.102ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 0.704ns (10.455%)  route 6.030ns (89.545%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.813     5.681    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.805 r  uAHBVGA/uvga_console/ufont_rom/cout[9]_i_1/O
                         net (fo=1, routed)           0.000     5.805    uAHBVGA/uVGAInterface/cin[9]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.494    18.480    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[9]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                 13.102    

Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 0.704ns (10.463%)  route 6.025ns (89.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.808     5.676    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  uAHBVGA/uvga_console/ufont_rom/cout[10]_i_1/O
                         net (fo=1, routed)           0.000     5.800    uAHBVGA/uVGAInterface/cin[10]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.494    18.480    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)        0.029    18.905    uAHBVGA/uVGAInterface/cout_reg[10]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.110ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.704ns (10.465%)  route 6.023ns (89.535%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.806     5.674    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.798 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.798    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.029    18.908    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 13.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.364    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.595    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.060    -0.535    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.635%)  route 0.137ns (42.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.137    -0.315    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[0]
    SLICE_X66Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.459    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.035%)  route 0.114ns (37.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.580    -0.569    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.114    -0.314    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X72Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.269 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.269    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.849    -0.809    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X72Y74         FDRE (Hold_fdre_C_D)         0.092    -0.464    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.370%)  route 0.176ns (48.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X68Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.176    -0.275    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[9]
    SLICE_X64Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.230 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.092    -0.466    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.846%)  route 0.153ns (45.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.580    -0.569    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.153    -0.274    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X73Y74         LUT5 (Prop_lut5_I3_O)        0.045    -0.229 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.849    -0.809    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X73Y74         FDRE (Hold_fdre_C_D)         0.091    -0.465    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.582%)  route 0.160ns (43.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.160    -0.268    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.223 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.472    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.336%)  route 0.202ns (51.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/Q
                         net (fo=14, routed)          0.202    -0.250    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[4]
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.048    -0.202 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.824    -0.834    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.107    -0.452    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.277%)  route 0.162ns (43.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.162    -0.266    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.120    -0.473    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.257    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.212    uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__1_n_0
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.120    -0.475    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.937%)  route 0.202ns (52.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/Q
                         net (fo=14, routed)          0.202    -0.250    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[4]
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.205 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    uAHBVGA/uVGAInterface/addrh0[4]
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.824    -0.834    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[4]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.091    -0.468    uAHBVGA/uVGAInterface/addrh_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y113    reg_sys_rst_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X67Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X67Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y113    reg_sys_rst_n_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y113    reg_sys_rst_n_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y113    reg_sys_rst_n_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M
  To Clock:  clkfbout_clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.006ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.078ns (36.629%)  route 1.865ns (63.371%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 25.139 - 20.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.726     5.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X83Y89         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDPE (Prop_fdpe_C_Q)         0.419     6.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/Q
                         net (fo=37, routed)          1.319     7.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6
    SLICE_X81Y87         LUT5 (Prop_lut5_I0_O)        0.327     7.734 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_6/O
                         net (fo=1, routed)           0.546     8.280    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_6_n_0
    SLICE_X81Y89         LUT3 (Prop_lut3_I2_O)        0.332     8.612 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     8.612    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X81Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.598    25.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X81Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.482    25.621    
                         clock uncertainty           -0.035    25.585    
    SLICE_X81Y89         FDCE (Setup_fdce_C_D)        0.032    25.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.617    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                 17.006    

Slack (MET) :             17.901ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
                            (falling edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.746ns (36.157%)  route 1.317ns (63.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 25.137 - 20.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.726     5.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X83Y89         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDPE (Prop_fdpe_C_Q)         0.419     6.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/Q
                         net (fo=37, routed)          1.317     7.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6
    SLICE_X81Y87         LUT3 (Prop_lut3_I1_O)        0.327     7.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_inv_i_1/O
                         net (fo=1, routed)           0.000     7.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_3770_in
    SLICE_X81Y87         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.596    25.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X81Y87         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.482    25.619    
                         clock uncertainty           -0.035    25.583    
    SLICE_X81Y87         FDPE (Setup_fdpe_C_D)        0.050    25.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                 17.901    

Slack (MET) :             24.778ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.180ns  (logic 1.802ns (11.871%)  route 13.378ns (88.129%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 45.150 - 40.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.724     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDCE (Prop_fdce_C_Q)         0.456     6.123 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/Q
                         net (fo=11, routed)          0.893     7.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6
    SLICE_X84Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.004     8.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.268 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.814     9.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.677     9.882    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.034 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000    12.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    14.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    16.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.223 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.563    17.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X86Y90         LUT4 (Prop_lut4_I0_O)        0.124    17.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.813    20.723    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X87Y93         LUT6 (Prop_lut6_I2_O)        0.124    20.847 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_i_1/O
                         net (fo=1, routed)           0.000    20.847    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrg8v6
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.609    45.150    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                         clock pessimism              0.482    45.632    
                         clock uncertainty           -0.035    45.596    
    SLICE_X87Y93         FDCE (Setup_fdce_C_D)        0.029    45.625    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg
  -------------------------------------------------------------------
                         required time                         45.625    
                         arrival time                         -20.847    
  -------------------------------------------------------------------
                         slack                                 24.778    

Slack (MET) :             24.925ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.851ns  (logic 1.678ns (11.299%)  route 13.173ns (88.701%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 45.149 - 40.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.724     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDCE (Prop_fdce_C_Q)         0.456     6.123 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/Q
                         net (fo=11, routed)          0.893     7.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6
    SLICE_X84Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.004     8.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.268 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.814     9.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.677     9.882    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.034 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000    12.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    14.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    16.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.223 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.563    17.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X86Y90         LUT4 (Prop_lut4_I0_O)        0.124    17.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.608    20.517    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X84Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608    45.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                         clock pessimism              0.498    45.647    
                         clock uncertainty           -0.035    45.611    
    SLICE_X84Y97         FDCE (Setup_fdce_C_CE)      -0.169    45.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg
  -------------------------------------------------------------------
                         required time                         45.442    
                         arrival time                         -20.517    
  -------------------------------------------------------------------
                         slack                                 24.925    

Slack (MET) :             25.184ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.777ns  (logic 1.802ns (12.194%)  route 12.975ns (87.806%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 45.150 - 40.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.724     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDCE (Prop_fdce_C_Q)         0.456     6.123 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/Q
                         net (fo=11, routed)          0.893     7.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6
    SLICE_X84Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.004     8.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.268 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.814     9.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.677     9.882    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.034 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000    12.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    14.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    16.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.223 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.563    17.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X86Y90         LUT4 (Prop_lut4_I0_O)        0.124    17.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.410    20.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X87Y93         LUT6 (Prop_lut6_I2_O)        0.124    20.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_i_1/O
                         net (fo=1, routed)           0.000    20.444    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zrg8v6
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.609    45.150    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
                         clock pessimism              0.482    45.632    
                         clock uncertainty           -0.035    45.596    
    SLICE_X87Y93         FDCE (Setup_fdce_C_D)        0.032    45.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg
  -------------------------------------------------------------------
                         required time                         45.628    
                         arrival time                         -20.444    
  -------------------------------------------------------------------
                         slack                                 25.184    

Slack (MET) :             25.275ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.686ns  (logic 1.802ns (12.270%)  route 12.884ns (87.730%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 45.150 - 40.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.724     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDCE (Prop_fdce_C_Q)         0.456     6.123 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/Q
                         net (fo=11, routed)          0.893     7.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6
    SLICE_X84Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.004     8.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.268 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.814     9.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.677     9.882    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.034 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000    12.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    14.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    16.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.223 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.563    17.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X86Y90         LUT4 (Prop_lut4_I0_O)        0.124    17.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.319    20.228    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X87Y93         LUT6 (Prop_lut6_I2_O)        0.124    20.352 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_i_1/O
                         net (fo=1, routed)           0.000    20.352    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qqg8v6
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.609    45.150    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                         clock pessimism              0.482    45.632    
                         clock uncertainty           -0.035    45.596    
    SLICE_X87Y93         FDCE (Setup_fdce_C_D)        0.031    45.627    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg
  -------------------------------------------------------------------
                         required time                         45.627    
                         arrival time                         -20.352    
  -------------------------------------------------------------------
                         slack                                 25.275    

Slack (MET) :             25.346ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.394ns  (logic 1.678ns (11.658%)  route 12.716ns (88.342%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 45.149 - 40.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.724     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDCE (Prop_fdce_C_Q)         0.456     6.123 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/Q
                         net (fo=11, routed)          0.893     7.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6
    SLICE_X84Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.004     8.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.268 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.814     9.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.677     9.882    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.034 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000    12.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    14.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    16.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.223 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.561    17.784    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.908 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.152    20.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X83Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608    45.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X83Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/C
                         clock pessimism              0.498    45.647    
                         clock uncertainty           -0.035    45.611    
    SLICE_X83Y99         FDCE (Setup_fdce_C_CE)      -0.205    45.406    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg
  -------------------------------------------------------------------
                         required time                         45.406    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                 25.346    

Slack (MET) :             25.491ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.261ns  (logic 1.678ns (11.766%)  route 12.583ns (88.234%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 45.141 - 40.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.724     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDCE (Prop_fdce_C_Q)         0.456     6.123 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/Q
                         net (fo=11, routed)          0.893     7.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6
    SLICE_X84Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.004     8.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.268 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.814     9.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.677     9.882    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.034 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000    12.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    14.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    16.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.223 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.561    17.784    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.908 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.020    19.927    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X80Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.600    45.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/C
                         clock pessimism              0.482    45.623    
                         clock uncertainty           -0.035    45.587    
    SLICE_X80Y94         FDCE (Setup_fdce_C_CE)      -0.169    45.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg
  -------------------------------------------------------------------
                         required time                         45.418    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 25.491    

Slack (MET) :             25.491ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.261ns  (logic 1.678ns (11.766%)  route 12.583ns (88.234%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 45.141 - 40.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.724     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDCE (Prop_fdce_C_Q)         0.456     6.123 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/Q
                         net (fo=11, routed)          0.893     7.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6
    SLICE_X84Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.004     8.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.268 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.814     9.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.677     9.882    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.034 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000    12.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    14.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    16.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.223 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.561    17.784    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.908 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.020    19.927    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X80Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.600    45.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/C
                         clock pessimism              0.482    45.623    
                         clock uncertainty           -0.035    45.587    
    SLICE_X80Y94         FDCE (Setup_fdce_C_CE)      -0.169    45.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg
  -------------------------------------------------------------------
                         required time                         45.418    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 25.491    

Slack (MET) :             25.535ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.204ns  (logic 1.678ns (11.813%)  route 12.526ns (88.187%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 45.149 - 40.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.724     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDCE (Prop_fdce_C_Q)         0.456     6.123 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/Q
                         net (fo=11, routed)          0.893     7.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6
    SLICE_X84Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.004     8.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.268 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.814     9.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.206 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.677     9.882    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.034 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000    12.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    14.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    16.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.223 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.561    17.784    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.908 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.963    19.871    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X82Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608    45.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/C
                         clock pessimism              0.498    45.647    
                         clock uncertainty           -0.035    45.611    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.205    45.406    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg
  -------------------------------------------------------------------
                         required time                         45.406    
                         arrival time                         -19.871    
  -------------------------------------------------------------------
                         slack                                 25.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Khlzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmooz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.604     1.852    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Khlzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDCE (Prop_fdce_C_Q)         0.141     1.993 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Khlzz6_reg/Q
                         net (fo=1, routed)           0.053     2.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Khlzz6
    SLICE_X83Y96         LUT5 (Prop_lut5_I2_O)        0.045     2.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmooz6_i_1/O
                         net (fo=1, routed)           0.000     2.091    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhh8v6
    SLICE_X83Y96         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmooz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.876     2.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X83Y96         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmooz6_reg/C
                         clock pessimism             -0.602     1.865    
    SLICE_X83Y96         FDRE (Hold_fdre_C_D)         0.092     1.957    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmooz6_reg
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.161%)  route 0.090ns (38.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/Q
                         net (fo=4, routed)           0.090     2.079    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6
    SLICE_X80Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/C
                         clock pessimism             -0.602     1.862    
    SLICE_X80Y97         FDCE (Hold_fdce_C_D)         0.076     1.938    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9dzz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.791%)  route 0.066ns (26.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.605     1.853    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X86Y93         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9dzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9dzz6_reg/Q
                         net (fo=4, routed)           0.066     2.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9dzz6
    SLICE_X87Y93         LUT6 (Prop_lut6_I1_O)        0.045     2.105 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_i_1/O
                         net (fo=1, routed)           0.000     2.105    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zrg8v6
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.877     2.467    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
                         clock pessimism             -0.602     1.866    
    SLICE_X87Y93         FDCE (Hold_fdce_C_D)         0.092     1.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Evgoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.600     1.848    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/Q
                         net (fo=4, routed)           0.110     2.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6
    SLICE_X80Y93         LUT6 (Prop_lut6_I1_O)        0.045     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Evgoz6_i_1/O
                         net (fo=1, routed)           0.000     2.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Plh8v6
    SLICE_X80Y93         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Evgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.872     2.462    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y93         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Evgoz6_reg/C
                         clock pessimism             -0.602     1.861    
    SLICE_X80Y93         FDRE (Hold_fdre_C_D)         0.120     1.981    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Evgoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDCE (Prop_fdce_C_Q)         0.164     2.013 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/Q
                         net (fo=2, routed)           0.061     2.074    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6
    SLICE_X81Y97         LUT5 (Prop_lut5_I1_O)        0.045     2.119 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_i_1/O
                         net (fo=1, routed)           0.000     2.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P7h8v6
    SLICE_X81Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/C
                         clock pessimism             -0.602     1.862    
    SLICE_X81Y97         FDCE (Hold_fdce_C_D)         0.092     1.954    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.605     1.853    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X86Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDCE (Prop_fdce_C_Q)         0.141     1.994 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107_reg/Q
                         net (fo=1, routed)           0.086     2.079    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.045     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_i_1/O
                         net (fo=1, routed)           0.000     2.124    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljh8v6
    SLICE_X87Y94         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.877     2.467    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y94         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/C
                         clock pessimism             -0.602     1.866    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.091     1.957    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDCE (Prop_fdce_C_Q)         0.164     2.013 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg/Q
                         net (fo=2, routed)           0.063     2.076    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6
    SLICE_X81Y97         LUT5 (Prop_lut5_I1_O)        0.045     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_i_1/O
                         net (fo=1, routed)           0.000     2.121    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D8h8v6
    SLICE_X81Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/C
                         clock pessimism             -0.602     1.862    
    SLICE_X81Y97         FDCE (Hold_fdce_C_D)         0.091     1.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V2goz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ryeoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.615%)  route 0.097ns (34.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.604     1.852    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X86Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V2goz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDCE (Prop_fdce_C_Q)         0.141     1.993 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V2goz6_reg/Q
                         net (fo=8, routed)           0.097     2.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V2goz6
    SLICE_X87Y92         LUT6 (Prop_lut6_I1_O)        0.045     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ryeoz6_i_1/O
                         net (fo=1, routed)           0.000     2.135    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ryeoz6_i_1_n_0
    SLICE_X87Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ryeoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.876     2.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ryeoz6_reg/C
                         clock pessimism             -0.602     1.865    
    SLICE_X87Y92         FDCE (Hold_fdce_C_D)         0.092     1.957    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ryeoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5toz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.297%)  route 0.129ns (47.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.604     1.852    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y93         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5toz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5toz6_reg/Q
                         net (fo=4, routed)           0.129     2.121    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5toz6
    SLICE_X85Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.876     2.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X85Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6toz6_reg/C
                         clock pessimism             -0.599     1.868    
    SLICE_X85Y93         FDCE (Hold_fdce_C_D)         0.066     1.934    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6toz6_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quqzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Foqzz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.941%)  route 0.121ns (39.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.602     1.850    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X83Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quqzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDCE (Prop_fdce_C_Q)         0.141     1.991 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quqzz6_reg/Q
                         net (fo=5, routed)           0.121     2.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quqzz6
    SLICE_X82Y88         LUT3 (Prop_lut3_I2_O)        0.048     2.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Foqzz6_i_1/O
                         net (fo=1, routed)           0.000     2.160    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmh8v6
    SLICE_X82Y88         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Foqzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.874     2.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y88         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Foqzz6_reg/C
                         clock pessimism             -0.602     1.863    
    SLICE_X82Y88         FDRE (Hold_fdre_C_D)         0.107     1.970    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Foqzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_tck_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X79Y90   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X82Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X88Y96   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X86Y94   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X87Y91   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ltooz6_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X83Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X78Y88   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X87Y96   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sksoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X85Y87   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gv1g07_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X77Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Csroz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X75Y88   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Thkzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aqroz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndezz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X77Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Furoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X77Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y88   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kbkzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X77Y88   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykeoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X81Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X81Y87   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X79Y90   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X79Y90   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X82Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X82Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X88Y96   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X86Y94   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X87Y91   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ltooz6_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X83Y89   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       12.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 0.704ns (9.391%)  route 6.793ns (90.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.576     6.444    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.568 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     6.568    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.082    18.881    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.912    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.610ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 0.704ns (9.628%)  route 6.608ns (90.372%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.391     6.259    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.383 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.383    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.082    18.964    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.029    18.993    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                 12.610    

Slack (MET) :             12.623ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.704ns (9.643%)  route 6.596ns (90.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.380     6.248    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.372 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.372    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.082    18.964    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.995    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 12.623    

Slack (MET) :             12.705ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.704ns (9.864%)  route 6.433ns (90.136%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.216     6.084    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.208 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_1/O
                         net (fo=1, routed)           0.000     6.208    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.082    18.881    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.032    18.913    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.913    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                 12.705    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 0.704ns (9.972%)  route 6.356ns (90.028%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.840     4.368    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.515     6.007    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.131 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     6.131    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.082    18.964    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.995    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.869ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 0.704ns (9.978%)  route 6.351ns (90.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.840     4.368    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.511     6.003    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.127 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.127    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.082    18.964    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.032    18.996    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.996    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                 12.869    

Slack (MET) :             12.877ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.704ns (10.109%)  route 6.260ns (89.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.043     5.911    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.035 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.035    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.082    18.881    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.912    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                 12.877    

Slack (MET) :             13.104ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 0.704ns (10.455%)  route 6.030ns (89.545%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.813     5.681    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.805 r  uAHBVGA/uvga_console/ufont_rom/cout[9]_i_1/O
                         net (fo=1, routed)           0.000     5.805    uAHBVGA/uVGAInterface/cin[9]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.494    18.480    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.082    18.878    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)        0.031    18.909    uAHBVGA/uVGAInterface/cout_reg[9]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                 13.104    

Slack (MET) :             13.107ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 0.704ns (10.463%)  route 6.025ns (89.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.808     5.676    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  uAHBVGA/uvga_console/ufont_rom/cout[10]_i_1/O
                         net (fo=1, routed)           0.000     5.800    uAHBVGA/uVGAInterface/cin[10]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.494    18.480    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.082    18.878    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)        0.029    18.907    uAHBVGA/uVGAInterface/cout_reg[10]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 13.107    

Slack (MET) :             13.112ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.704ns (10.465%)  route 6.023ns (89.535%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.806     5.674    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.798 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.798    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.082    18.881    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.029    18.910    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 13.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.364    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.595    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.060    -0.535    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.635%)  route 0.137ns (42.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.137    -0.315    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[0]
    SLICE_X66Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.459    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.035%)  route 0.114ns (37.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.580    -0.569    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.114    -0.314    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X72Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.269 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.269    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.849    -0.809    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X72Y74         FDRE (Hold_fdre_C_D)         0.092    -0.464    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.370%)  route 0.176ns (48.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X68Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.176    -0.275    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[9]
    SLICE_X64Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.230 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.092    -0.466    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.846%)  route 0.153ns (45.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.580    -0.569    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.153    -0.274    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X73Y74         LUT5 (Prop_lut5_I3_O)        0.045    -0.229 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.849    -0.809    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X73Y74         FDRE (Hold_fdre_C_D)         0.091    -0.465    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.582%)  route 0.160ns (43.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.160    -0.268    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.223 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.472    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.336%)  route 0.202ns (51.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/Q
                         net (fo=14, routed)          0.202    -0.250    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[4]
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.048    -0.202 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.824    -0.834    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.107    -0.452    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.277%)  route 0.162ns (43.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.162    -0.266    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.120    -0.473    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.257    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.212    uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__1_n_0
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.120    -0.475    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.937%)  route 0.202ns (52.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/Q
                         net (fo=14, routed)          0.202    -0.250    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[4]
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.205 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    uAHBVGA/uVGAInterface/addrh0[4]
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.824    -0.834    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[4]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.091    -0.468    uAHBVGA/uVGAInterface/addrh_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y113    reg_sys_rst_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X67Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X67Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y74     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y113    reg_sys_rst_n_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y113    reg_sys_rst_n_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y113    reg_sys_rst_n_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y72     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M_1
  To Clock:  clkfbout_clk_50M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  u_clk_25M/inst/clk_in1
  To Clock:  u_clk_25M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_25M/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack        7.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        32.231ns  (logic 8.209ns (25.469%)  route 24.022ns (74.531%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.626     1.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.641     2.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     2.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.459 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.459    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.573 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.332 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.119     7.690    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.302     7.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.770     9.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X65Y142        LUT5 (Prop_lut5_I4_O)        0.150     9.912 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.433    10.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I4_O)        0.326    10.672 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.586    11.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.583    11.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X70Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.089 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.633    12.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.623    13.469    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I5_O)        0.124    13.593 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.094    14.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I1_O)        0.118    14.805 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.449    15.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X83Y128        LUT6 (Prop_lut6_I0_O)        0.326    15.580 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.650    16.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X81Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.354 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.593    16.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.071 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.538    17.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X80Y127        LUT4 (Prop_lut4_I3_O)        0.124    17.733 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.681    18.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X80Y127        LUT3 (Prop_lut3_I0_O)        0.152    18.566 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.427    18.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I1_O)        0.348    19.341 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.946    20.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X72Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.411 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.547    21.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X57Y101        LUT5 (Prop_lut5_I4_O)        0.118    22.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.865    22.942    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I0_O)        0.352    23.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.915    24.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.326    24.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.515    25.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.174 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.717    25.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    26.014 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.131    27.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.152    27.297 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.902    28.199    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X44Y96         LUT6 (Prop_lut6_I4_O)        0.332    28.531 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.024    29.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X42Y119        LUT6 (Prop_lut6_I1_O)        0.124    29.679 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.617    30.295    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X44Y118        LUT5 (Prop_lut5_I2_O)        0.118    30.413 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.186    31.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X44Y102        LUT2 (Prop_lut2_I1_O)        0.321    31.921 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.807    32.728    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.360    33.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.437    33.525    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I4_O)        0.332    33.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_i_1/O
                         net (fo=1, routed)           0.000    33.857    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vlk8v6
    SLICE_X45Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.503    41.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X45Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/C
                         clock pessimism              0.078    41.581    
                         clock uncertainty           -0.135    41.446    
    SLICE_X45Y100        FDCE (Setup_fdce_C_D)        0.029    41.475    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg
  -------------------------------------------------------------------
                         required time                         41.475    
                         arrival time                         -33.857    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        32.138ns  (logic 8.209ns (25.543%)  route 23.929ns (74.457%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.626     1.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.641     2.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     2.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.459 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.459    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.573 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.332 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.119     7.690    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.302     7.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.770     9.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X65Y142        LUT5 (Prop_lut5_I4_O)        0.150     9.912 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.433    10.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I4_O)        0.326    10.672 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.586    11.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.583    11.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X70Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.089 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.633    12.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.623    13.469    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I5_O)        0.124    13.593 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.094    14.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I1_O)        0.118    14.805 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.449    15.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X83Y128        LUT6 (Prop_lut6_I0_O)        0.326    15.580 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.650    16.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X81Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.354 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.593    16.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.071 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.538    17.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X80Y127        LUT4 (Prop_lut4_I3_O)        0.124    17.733 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.681    18.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X80Y127        LUT3 (Prop_lut3_I0_O)        0.152    18.566 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.427    18.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I1_O)        0.348    19.341 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.946    20.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X72Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.411 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.547    21.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X57Y101        LUT5 (Prop_lut5_I4_O)        0.118    22.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.865    22.942    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I0_O)        0.352    23.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.915    24.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.326    24.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.515    25.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.174 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.717    25.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    26.014 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.131    27.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.152    27.297 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.902    28.199    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X44Y96         LUT6 (Prop_lut6_I4_O)        0.332    28.531 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.024    29.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X42Y119        LUT6 (Prop_lut6_I1_O)        0.124    29.679 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.617    30.295    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X44Y118        LUT5 (Prop_lut5_I2_O)        0.118    30.413 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.186    31.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X44Y102        LUT2 (Prop_lut2_I1_O)        0.321    31.921 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.807    32.728    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.360    33.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.344    33.432    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I2_O)        0.332    33.764 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_i_1/O
                         net (fo=1, routed)           0.000    33.764    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cmk8v6
    SLICE_X46Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.501    41.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X46Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/C
                         clock pessimism              0.078    41.579    
                         clock uncertainty           -0.135    41.444    
    SLICE_X46Y100        FDCE (Setup_fdce_C_D)        0.077    41.521    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg
  -------------------------------------------------------------------
                         required time                         41.521    
                         arrival time                         -33.764    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        32.092ns  (logic 8.209ns (25.580%)  route 23.883ns (74.420%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.626     1.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.641     2.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     2.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.459 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.459    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.573 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.332 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.119     7.690    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.302     7.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.770     9.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X65Y142        LUT5 (Prop_lut5_I4_O)        0.150     9.912 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.433    10.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I4_O)        0.326    10.672 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.586    11.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.583    11.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X70Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.089 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.633    12.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.623    13.469    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I5_O)        0.124    13.593 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.094    14.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I1_O)        0.118    14.805 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.449    15.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X83Y128        LUT6 (Prop_lut6_I0_O)        0.326    15.580 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.650    16.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X81Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.354 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.593    16.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.071 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.538    17.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X80Y127        LUT4 (Prop_lut4_I3_O)        0.124    17.733 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.681    18.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X80Y127        LUT3 (Prop_lut3_I0_O)        0.152    18.566 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.427    18.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I1_O)        0.348    19.341 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.946    20.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X72Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.411 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.547    21.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X57Y101        LUT5 (Prop_lut5_I4_O)        0.118    22.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.865    22.942    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I0_O)        0.352    23.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.915    24.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.326    24.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.515    25.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.174 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.717    25.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    26.014 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.131    27.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.152    27.297 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.902    28.199    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X44Y96         LUT6 (Prop_lut6_I4_O)        0.332    28.531 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.024    29.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X42Y119        LUT6 (Prop_lut6_I1_O)        0.124    29.679 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.617    30.295    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X44Y118        LUT5 (Prop_lut5_I2_O)        0.118    30.413 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.186    31.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X44Y102        LUT2 (Prop_lut2_I1_O)        0.321    31.921 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.807    32.728    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.360    33.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.298    33.386    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I2_O)        0.332    33.718 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_1/O
                         net (fo=1, routed)           0.000    33.718    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jmk8v6
    SLICE_X45Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.503    41.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X45Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/C
                         clock pessimism              0.078    41.581    
                         clock uncertainty           -0.135    41.446    
    SLICE_X45Y100        FDCE (Setup_fdce_C_D)        0.031    41.477    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg
  -------------------------------------------------------------------
                         required time                         41.477    
                         arrival time                         -33.718    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        31.892ns  (logic 7.894ns (24.752%)  route 23.998ns (75.248%))
  Logic Levels:           35  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.626     1.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.641     2.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     2.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.459 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.459    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.573 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.332 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.119     7.690    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.302     7.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.770     9.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X65Y142        LUT5 (Prop_lut5_I4_O)        0.150     9.912 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.433    10.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I4_O)        0.326    10.672 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.586    11.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.583    11.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X70Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.089 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.633    12.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.623    13.469    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I5_O)        0.124    13.593 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.094    14.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I1_O)        0.118    14.805 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.449    15.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X83Y128        LUT6 (Prop_lut6_I0_O)        0.326    15.580 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.650    16.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X81Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.593    16.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.071 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.538    17.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X80Y127        LUT4 (Prop_lut4_I3_O)        0.124    17.733 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.681    18.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X80Y127        LUT3 (Prop_lut3_I0_O)        0.152    18.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.427    18.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I1_O)        0.348    19.341 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.946    20.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X72Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.411 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.547    21.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X57Y101        LUT5 (Prop_lut5_I4_O)        0.118    22.076 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.865    22.942    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I0_O)        0.352    23.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.915    24.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.326    24.534 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.515    25.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.717    25.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    26.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.131    27.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.152    27.297 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.902    28.199    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X44Y96         LUT6 (Prop_lut6_I4_O)        0.332    28.531 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.024    29.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X42Y119        LUT6 (Prop_lut6_I1_O)        0.124    29.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.617    30.295    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X44Y118        LUT5 (Prop_lut5_I2_O)        0.118    30.413 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.186    31.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X44Y102        LUT4 (Prop_lut4_I3_O)        0.326    31.926 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3/O
                         net (fo=3, routed)           0.320    32.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    32.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6/O
                         net (fo=1, routed)           0.489    32.859    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    32.983 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5/O
                         net (fo=1, routed)           0.411    33.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.518 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1/O
                         net (fo=1, routed)           0.000    33.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1_n_0
    SLICE_X47Y102        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.501    41.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X47Y102        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/C
                         clock pessimism              0.078    41.579    
                         clock uncertainty           -0.135    41.444    
    SLICE_X47Y102        FDCE (Setup_fdce_C_D)        0.031    41.475    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg
  -------------------------------------------------------------------
                         required time                         41.475    
                         arrival time                         -33.518    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        31.068ns  (logic 7.849ns (25.264%)  route 23.219ns (74.736%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.626     1.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.641     2.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     2.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.459 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.459    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.573 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.332 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.119     7.690    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.302     7.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.770     9.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X65Y142        LUT5 (Prop_lut5_I4_O)        0.150     9.912 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.433    10.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I4_O)        0.326    10.672 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.586    11.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.583    11.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X70Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.089 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.633    12.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.623    13.469    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I5_O)        0.124    13.593 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.094    14.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I1_O)        0.118    14.805 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.449    15.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X83Y128        LUT6 (Prop_lut6_I0_O)        0.326    15.580 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.650    16.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X81Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.593    16.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.071 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.538    17.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X80Y127        LUT4 (Prop_lut4_I3_O)        0.124    17.733 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.681    18.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X80Y127        LUT3 (Prop_lut3_I0_O)        0.152    18.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.427    18.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I1_O)        0.348    19.341 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.946    20.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X72Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.411 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.547    21.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X57Y101        LUT5 (Prop_lut5_I4_O)        0.118    22.076 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.865    22.942    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I0_O)        0.352    23.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.915    24.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.326    24.534 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.515    25.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.717    25.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    26.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.131    27.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.152    27.297 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.902    28.199    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X44Y96         LUT6 (Prop_lut6_I4_O)        0.332    28.531 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.024    29.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X42Y119        LUT6 (Prop_lut6_I1_O)        0.124    29.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.617    30.295    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X44Y118        LUT5 (Prop_lut5_I2_O)        0.118    30.413 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.186    31.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X44Y102        LUT2 (Prop_lut2_I1_O)        0.321    31.921 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.441    32.362    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    32.694 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1/O
                         net (fo=1, routed)           0.000    32.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1_n_0
    SLICE_X44Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.503    41.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X44Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/C
                         clock pessimism              0.078    41.581    
                         clock uncertainty           -0.135    41.446    
    SLICE_X44Y101        FDCE (Setup_fdce_C_D)        0.029    41.475    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg
  -------------------------------------------------------------------
                         required time                         41.475    
                         arrival time                         -32.694    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             9.845ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.898ns  (logic 7.326ns (24.503%)  route 22.572ns (75.497%))
  Logic Levels:           32  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.626     1.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.641     2.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     2.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.459 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.459    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.573 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.332 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.119     7.690    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.302     7.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.770     9.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X65Y142        LUT5 (Prop_lut5_I4_O)        0.150     9.912 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.433    10.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I4_O)        0.326    10.672 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.586    11.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.583    11.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X70Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.089 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.633    12.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.623    13.469    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I5_O)        0.124    13.593 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.094    14.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I1_O)        0.118    14.805 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.449    15.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X83Y128        LUT6 (Prop_lut6_I0_O)        0.326    15.580 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.650    16.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X81Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.354 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.593    16.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.071 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.538    17.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X80Y127        LUT4 (Prop_lut4_I3_O)        0.124    17.733 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.681    18.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X80Y127        LUT3 (Prop_lut3_I0_O)        0.152    18.566 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.427    18.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I1_O)        0.348    19.341 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.946    20.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X72Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.411 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.547    21.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X57Y101        LUT5 (Prop_lut5_I4_O)        0.118    22.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.865    22.942    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I0_O)        0.352    23.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.915    24.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.326    24.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.515    25.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.174 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.717    25.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    26.014 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.131    27.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.152    27.297 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.902    28.199    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X44Y96         LUT6 (Prop_lut6_I4_O)        0.332    28.531 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.024    29.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X42Y119        LUT6 (Prop_lut6_I1_O)        0.124    29.679 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.617    30.295    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X44Y118        LUT4 (Prop_lut4_I2_O)        0.124    30.419 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_2/O
                         net (fo=3, routed)           0.596    31.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ib3nv6
    SLICE_X40Y119        LUT6 (Prop_lut6_I5_O)        0.124    31.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_i_1/O
                         net (fo=1, routed)           0.385    31.524    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ovfet6
    SLICE_X40Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.494    41.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/C
                         clock pessimism              0.078    41.572    
                         clock uncertainty           -0.135    41.437    
    SLICE_X40Y119        FDCE (Setup_fdce_C_D)       -0.067    41.370    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg
  -------------------------------------------------------------------
                         required time                         41.370    
                         arrival time                         -31.524    
  -------------------------------------------------------------------
                         slack                                  9.845    

Slack (MET) :             9.870ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.987ns  (logic 7.574ns (25.258%)  route 22.413ns (74.742%))
  Logic Levels:           34  (CARRY4=6 LUT2=2 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.626     1.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.641     2.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     2.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.459 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.459    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.573 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.332 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.119     7.690    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.302     7.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.770     9.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X65Y142        LUT5 (Prop_lut5_I4_O)        0.150     9.912 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.433    10.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I4_O)        0.326    10.672 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.586    11.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.583    11.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X70Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.089 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.633    12.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.623    13.469    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I5_O)        0.124    13.593 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.094    14.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I1_O)        0.118    14.805 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.449    15.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X83Y128        LUT6 (Prop_lut6_I0_O)        0.326    15.580 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.650    16.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X81Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.354 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.593    16.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.071 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.538    17.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X80Y127        LUT4 (Prop_lut4_I3_O)        0.124    17.733 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.681    18.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X80Y127        LUT3 (Prop_lut3_I0_O)        0.152    18.566 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.427    18.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I1_O)        0.348    19.341 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.946    20.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X72Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.411 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.547    21.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X57Y101        LUT5 (Prop_lut5_I4_O)        0.118    22.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.865    22.942    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I0_O)        0.352    23.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.915    24.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.326    24.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.515    25.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.174 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.717    25.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    26.014 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.131    27.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.152    27.297 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.902    28.199    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X44Y96         LUT6 (Prop_lut6_I4_O)        0.332    28.531 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.024    29.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X42Y119        LUT6 (Prop_lut6_I1_O)        0.124    29.679 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.209    29.888    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X42Y119        LUT5 (Prop_lut5_I3_O)        0.124    30.012 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6/O
                         net (fo=1, routed)           0.450    30.462    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I2_O)        0.124    30.586 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3/O
                         net (fo=2, routed)           0.307    30.893    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.124    31.017 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_3/O
                         net (fo=1, routed)           0.472    31.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_3_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I1_O)        0.124    31.613 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_1/O
                         net (fo=1, routed)           0.000    31.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpfet6
    SLICE_X37Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.494    41.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X37Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/C
                         clock pessimism              0.095    41.589    
                         clock uncertainty           -0.135    41.454    
    SLICE_X37Y121        FDCE (Setup_fdce_C_D)        0.029    41.483    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg
  -------------------------------------------------------------------
                         required time                         41.483    
                         arrival time                         -31.613    
  -------------------------------------------------------------------
                         slack                                  9.870    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.838ns  (logic 7.450ns (24.968%)  route 22.388ns (75.032%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.626     1.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.641     2.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     2.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.459 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.459    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.573 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.332 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.119     7.690    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.302     7.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.770     9.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X65Y142        LUT5 (Prop_lut5_I4_O)        0.150     9.912 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.433    10.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I4_O)        0.326    10.672 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.586    11.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.583    11.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X70Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.089 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.633    12.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.623    13.469    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I5_O)        0.124    13.593 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.094    14.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I1_O)        0.118    14.805 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.449    15.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X83Y128        LUT6 (Prop_lut6_I0_O)        0.326    15.580 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.650    16.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X81Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.593    16.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.071 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.538    17.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X80Y127        LUT4 (Prop_lut4_I3_O)        0.124    17.733 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.681    18.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X80Y127        LUT3 (Prop_lut3_I0_O)        0.152    18.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.427    18.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I1_O)        0.348    19.341 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.946    20.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X72Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.411 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.547    21.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X57Y101        LUT5 (Prop_lut5_I4_O)        0.118    22.076 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.865    22.942    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I0_O)        0.352    23.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.915    24.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.326    24.534 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.515    25.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.717    25.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    26.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.131    27.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.152    27.297 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.902    28.199    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X44Y96         LUT6 (Prop_lut6_I4_O)        0.332    28.531 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.024    29.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X42Y119        LUT6 (Prop_lut6_I1_O)        0.124    29.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.534    30.212    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X48Y119        LUT5 (Prop_lut5_I1_O)        0.124    30.336 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4/O
                         net (fo=1, routed)           0.441    30.778    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I0_O)        0.124    30.902 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3/O
                         net (fo=2, routed)           0.439    31.340    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3_n_0
    SLICE_X48Y118        LUT2 (Prop_lut2_I1_O)        0.124    31.464 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_1/O
                         net (fo=1, routed)           0.000    31.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ujx7v6
    SLICE_X48Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.490    41.490    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X48Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/C
                         clock pessimism              0.078    41.568    
                         clock uncertainty           -0.135    41.433    
    SLICE_X48Y118        FDCE (Setup_fdce_C_D)        0.029    41.462    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg
  -------------------------------------------------------------------
                         required time                         41.462    
                         arrival time                         -31.464    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             10.135ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.704ns  (logic 7.450ns (25.080%)  route 22.254ns (74.920%))
  Logic Levels:           33  (CARRY4=6 LUT2=2 LUT3=4 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.626     1.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.641     2.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     2.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.459 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.459    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.573 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.332 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.119     7.690    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.302     7.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.770     9.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X65Y142        LUT5 (Prop_lut5_I4_O)        0.150     9.912 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.433    10.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I4_O)        0.326    10.672 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.586    11.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.583    11.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X70Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.089 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.633    12.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.623    13.469    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I5_O)        0.124    13.593 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.094    14.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I1_O)        0.118    14.805 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.449    15.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X83Y128        LUT6 (Prop_lut6_I0_O)        0.326    15.580 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.650    16.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X81Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.593    16.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.071 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.538    17.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X80Y127        LUT4 (Prop_lut4_I3_O)        0.124    17.733 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.681    18.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X80Y127        LUT3 (Prop_lut3_I0_O)        0.152    18.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.427    18.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I1_O)        0.348    19.341 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.946    20.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X72Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.411 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.547    21.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X57Y101        LUT5 (Prop_lut5_I4_O)        0.118    22.076 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.865    22.942    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I0_O)        0.352    23.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.915    24.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.326    24.534 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.515    25.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.717    25.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    26.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.131    27.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.152    27.297 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.902    28.199    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X44Y96         LUT6 (Prop_lut6_I4_O)        0.332    28.531 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.024    29.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X42Y119        LUT6 (Prop_lut6_I1_O)        0.124    29.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.534    30.212    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X48Y119        LUT5 (Prop_lut5_I1_O)        0.124    30.336 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4/O
                         net (fo=1, routed)           0.441    30.778    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I0_O)        0.124    30.902 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3/O
                         net (fo=2, routed)           0.305    31.206    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I3_O)        0.124    31.330 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_i_1/O
                         net (fo=1, routed)           0.000    31.330    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Znk8v6
    SLICE_X49Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.492    41.492    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X49Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/C
                         clock pessimism              0.078    41.570    
                         clock uncertainty           -0.135    41.435    
    SLICE_X49Y117        FDCE (Setup_fdce_C_D)        0.031    41.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg
  -------------------------------------------------------------------
                         required time                         41.466    
                         arrival time                         -31.330    
  -------------------------------------------------------------------
                         slack                                 10.135    

Slack (MET) :             10.435ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.420ns  (logic 7.072ns (24.038%)  route 22.348ns (75.962%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.626     1.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.518     2.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.641     2.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     2.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.459 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.459    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.573 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.909 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.592     4.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[12]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.332 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[2]
                         net (fo=14, routed)          2.119     7.690    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in341_in
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.302     7.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383/O
                         net (fo=14, routed)          1.770     9.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_383_n_0
    SLICE_X65Y142        LUT5 (Prop_lut5_I4_O)        0.150     9.912 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616/O
                         net (fo=1, routed)           0.433    10.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_616_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I4_O)        0.326    10.672 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480/O
                         net (fo=1, routed)           0.586    11.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_480_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.583    11.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X70Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.089 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.633    12.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.623    13.469    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I5_O)        0.124    13.593 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.094    14.687    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I1_O)        0.118    14.805 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.449    15.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X83Y128        LUT6 (Prop_lut6_I0_O)        0.326    15.580 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.650    16.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X81Y128        LUT6 (Prop_lut6_I2_O)        0.124    16.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.593    16.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I4_O)        0.124    17.071 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.538    17.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X80Y127        LUT4 (Prop_lut4_I3_O)        0.124    17.733 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.681    18.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X80Y127        LUT3 (Prop_lut3_I0_O)        0.152    18.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.427    18.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I1_O)        0.348    19.341 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.946    20.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X72Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.411 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.547    21.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X57Y101        LUT5 (Prop_lut5_I4_O)        0.118    22.076 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.865    22.942    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I0_O)        0.352    23.294 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.915    24.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.326    24.534 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.515    25.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.124    25.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.717    25.890    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    26.014 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.245    27.260    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X33Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.384 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsnnz6_i_2/O
                         net (fo=94, routed)          1.676    29.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsnnz6_i_2_n_0
    SLICE_X48Y110        LUT2 (Prop_lut2_I0_O)        0.152    29.212 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_i_2/O
                         net (fo=1, routed)           1.509    30.720    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_i_2_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I0_O)        0.326    31.046 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_i_1/O
                         net (fo=1, routed)           0.000    31.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S2z7v6
    SLICE_X28Y106        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.508    41.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X28Y106        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_reg/C
                         clock pessimism              0.078    41.586    
                         clock uncertainty           -0.135    41.451    
    SLICE_X28Y106        FDRE (Setup_fdre_C_D)        0.031    41.482    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_reg
  -------------------------------------------------------------------
                         required time                         41.482    
                         arrival time                         -31.046    
  -------------------------------------------------------------------
                         slack                                 10.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Prvnz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Stvnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.808%)  route 0.228ns (58.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X54Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Prvnz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDCE (Prop_fdce_C_Q)         0.164     0.720 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Prvnz6_reg/Q
                         net (fo=1, routed)           0.228     0.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Prvnz6
    SLICE_X49Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Stvnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.827     0.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X49Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Stvnz6_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y114        FDCE (Hold_fdce_C_D)         0.071     0.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Stvnz6_reg
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zx9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bahnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.998%)  route 0.251ns (64.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.553     0.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X53Y131        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zx9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zx9nz6_reg/Q
                         net (fo=4, routed)           0.251     0.944    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zx9nz6
    SLICE_X48Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bahnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X48Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bahnz6_reg/C
                         clock pessimism             -0.005     0.817    
    SLICE_X48Y130        FDCE (Hold_fdce_C_D)         0.070     0.887    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bahnz6_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Br6107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G0ug07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.033%)  route 0.236ns (55.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Br6107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDCE (Prop_fdce_C_Q)         0.141     0.696 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Br6107_reg/Q
                         net (fo=4, routed)           0.236     0.932    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Br6107
    SLICE_X51Y117        LUT5 (Prop_lut5_I2_O)        0.045     0.977 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G0ug07_i_1/O
                         net (fo=1, routed)           0.000     0.977    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dzx7v6
    SLICE_X51Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G0ug07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X51Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G0ug07_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X51Y117        FDCE (Hold_fdce_C_D)         0.091     0.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G0ug07_reg
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 uAHB2ROM/APhase_HWADDR_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHB2ROM/memory_reg_2_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.423%)  route 0.169ns (54.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.591     0.591    uAHB2ROM/fclk
    SLICE_X72Y88         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  uAHB2ROM/APhase_HWADDR_reg[12]/Q
                         net (fo=8, routed)           0.169     0.901    uAHB2ROM/APhase_HWADDR_reg_n_0_[12]
    RAMB36_X2Y17         RAMB36E1                                     r  uAHB2ROM/memory_reg_2_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.905     0.905    uAHB2ROM/fclk
    RAMB36_X2Y17         RAMB36E1                                     r  uAHB2ROM/memory_reg_2_1/CLKARDCLK
                         clock pessimism             -0.256     0.649    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.832    uAHB2ROM/memory_reg_2_1
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uAHB2ROM/APhase_HWADDR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHB2ROM/memory_reg_2_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.630%)  route 0.175ns (55.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.591     0.591    uAHB2ROM/fclk
    SLICE_X72Y88         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  uAHB2ROM/APhase_HWADDR_reg[14]/Q
                         net (fo=8, routed)           0.175     0.907    uAHB2ROM/APhase_HWADDR_reg_n_0_[14]
    RAMB36_X2Y17         RAMB36E1                                     r  uAHB2ROM/memory_reg_2_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.905     0.905    uAHB2ROM/fclk
    RAMB36_X2Y17         RAMB36E1                                     r  uAHB2ROM/memory_reg_2_1/CLKARDCLK
                         clock pessimism             -0.256     0.649    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.832    uAHB2ROM/memory_reg_2_1
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F3v917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mru917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.301%)  route 0.207ns (52.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.647     0.647    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X64Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F3v917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDCE (Prop_fdce_C_Q)         0.141     0.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F3v917_reg/Q
                         net (fo=3, routed)           0.207     0.995    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F3v917
    SLICE_X66Y148        LUT3 (Prop_lut3_I2_O)        0.045     1.040 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mru917_i_1/O
                         net (fo=1, routed)           0.000     1.040    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpr7v6
    SLICE_X66Y148        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mru917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.837     0.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X66Y148        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mru917_reg/C
                         clock pessimism             -0.005     0.832    
    SLICE_X66Y148        FDCE (Hold_fdce_C_D)         0.120     0.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mru917_reg
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqlzz6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Atlzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.150%)  route 0.284ns (66.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.595     0.595    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X77Y96         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqlzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqlzz6_reg/Q
                         net (fo=4, routed)           0.284     1.020    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqlzz6
    SLICE_X76Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Atlzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.867     0.867    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X76Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Atlzz6_reg/C
                         clock pessimism              0.000     0.867    
    SLICE_X76Y100        FDCE (Hold_fdce_C_D)         0.059     0.926    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Atlzz6_reg
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jf5nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Csuf07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.521%)  route 0.297ns (61.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.565     0.565    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X47Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jf5nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jf5nz6_reg/Q
                         net (fo=3, routed)           0.297     1.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jf5nz6
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.047 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Csuf07_i_1/O
                         net (fo=1, routed)           0.000     1.047    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kei8v6
    SLICE_X58Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Csuf07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.836     0.836    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X58Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Csuf07_reg/C
                         clock pessimism             -0.005     0.831    
    SLICE_X58Y98         FDCE (Hold_fdce_C_D)         0.121     0.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Csuf07_reg
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ahem17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlem17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.643     0.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X55Y150        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ahem17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y150        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ahem17_reg/Q
                         net (fo=1, routed)           0.052     0.836    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ahem17
    SLICE_X54Y150        LUT5 (Prop_lut5_I1_O)        0.045     0.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlem17_i_1/O
                         net (fo=1, routed)           0.000     0.881    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jpp7v6
    SLICE_X54Y150        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlem17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.917     0.917    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y150        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlem17_reg/C
                         clock pessimism             -0.261     0.656    
    SLICE_X54Y150        FDRE (Hold_fdre_C_D)         0.121     0.777    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlem17_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uAHB2ROM/APhase_HWADDR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHB2ROM/memory_reg_2_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.042%)  route 0.261ns (64.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.563     0.563    uAHB2ROM/fclk
    SLICE_X71Y87         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y87         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  uAHB2ROM/APhase_HWADDR_reg[2]/Q
                         net (fo=8, routed)           0.261     0.965    uAHB2ROM/APhase_HWADDR_reg_n_0_[2]
    RAMB36_X2Y17         RAMB36E1                                     r  uAHB2ROM/memory_reg_2_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.905     0.905    uAHB2ROM/fclk
    RAMB36_X2Y17         RAMB36E1                                     r  uAHB2ROM/memory_reg_2_1/CLKARDCLK
                         clock pessimism             -0.234     0.671    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.854    uAHB2ROM/memory_reg_2_1
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25M_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y21     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y22     uAHBVGA/uvga_image/uimage_ram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y21     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y22     uAHBVGA/uvga_image/uimage_ram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y19     uAHBVGA/uvga_image/uimage_ram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y18     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y10     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y11     uAHBVGA/uvga_image/uimage_ram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y12     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y13     uAHBVGA/uvga_image/uimage_ram/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y84     uAHB2RAM/APhase_HSEL_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X67Y145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cats07_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y115    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cc5h07_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y151    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lqeu07_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y84     uAHB2RAM/APhase_HWADDR_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y84     uAHB2RAM/APhase_HWADDR_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y106    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sf8oz6_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sfbu07_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y135    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sgjt07_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y150    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lscu07_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y84     uAHB2RAM/APhase_HSEL_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X73Y101    uAHB2RAM/APhase_HSIZE_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y140    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cakg07_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y131    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cata17_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X67Y145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cats07_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y86     u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cazzz6_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y115    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cc5h07_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ccbh07_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y93     u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cclzz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25M_1
  To Clock:  clkfbout_clk_25M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    u_clk_25M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       12.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.342ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 0.704ns (9.391%)  route 6.793ns (90.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.576     6.444    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.568 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     6.568    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.910    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                 12.342    

Slack (MET) :             12.608ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 0.704ns (9.628%)  route 6.608ns (90.372%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.391     6.259    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.383 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.383    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.029    18.991    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                 12.608    

Slack (MET) :             12.621ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.704ns (9.643%)  route 6.596ns (90.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.380     6.248    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.372 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.372    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.993    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 12.621    

Slack (MET) :             12.703ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.704ns (9.864%)  route 6.433ns (90.136%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.216     6.084    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.208 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_1/O
                         net (fo=1, routed)           0.000     6.208    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.032    18.911    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                 12.703    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 0.704ns (9.972%)  route 6.356ns (90.028%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.840     4.368    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.515     6.007    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.131 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     6.131    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.993    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.867ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 0.704ns (9.978%)  route 6.351ns (90.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.840     4.368    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.511     6.003    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.127 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.127    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.032    18.994    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                 12.867    

Slack (MET) :             12.875ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.704ns (10.109%)  route 6.260ns (89.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.043     5.911    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.035 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.035    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.910    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                 12.875    

Slack (MET) :             13.102ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 0.704ns (10.455%)  route 6.030ns (89.545%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.813     5.681    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.805 r  uAHBVGA/uvga_console/ufont_rom/cout[9]_i_1/O
                         net (fo=1, routed)           0.000     5.805    uAHBVGA/uVGAInterface/cin[9]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.494    18.480    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[9]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                 13.102    

Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 0.704ns (10.463%)  route 6.025ns (89.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.808     5.676    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  uAHBVGA/uvga_console/ufont_rom/cout[10]_i_1/O
                         net (fo=1, routed)           0.000     5.800    uAHBVGA/uVGAInterface/cin[10]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.494    18.480    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)        0.029    18.905    uAHBVGA/uVGAInterface/cout_reg[10]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.110ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.704ns (10.465%)  route 6.023ns (89.535%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.806     5.674    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.798 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.798    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.029    18.908    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 13.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.364    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.084    -0.511    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.060    -0.451    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.635%)  route 0.137ns (42.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.137    -0.315    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[0]
    SLICE_X66Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.084    -0.496    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.375    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.035%)  route 0.114ns (37.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.580    -0.569    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.114    -0.314    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X72Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.269 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.269    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.849    -0.809    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.084    -0.472    
    SLICE_X72Y74         FDRE (Hold_fdre_C_D)         0.092    -0.380    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.370%)  route 0.176ns (48.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X68Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.176    -0.275    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[9]
    SLICE_X64Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.230 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.084    -0.474    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.092    -0.382    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.846%)  route 0.153ns (45.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.580    -0.569    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.153    -0.274    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X73Y74         LUT5 (Prop_lut5_I3_O)        0.045    -0.229 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.849    -0.809    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.084    -0.472    
    SLICE_X73Y74         FDRE (Hold_fdre_C_D)         0.091    -0.381    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.582%)  route 0.160ns (43.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.160    -0.268    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.223 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.509    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.388    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.336%)  route 0.202ns (51.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/Q
                         net (fo=14, routed)          0.202    -0.250    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[4]
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.048    -0.202 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.824    -0.834    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.084    -0.475    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.107    -0.368    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.277%)  route 0.162ns (43.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.162    -0.266    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.509    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.120    -0.389    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.257    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.212    uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__1_n_0
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.084    -0.511    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.120    -0.391    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.937%)  route 0.202ns (52.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/Q
                         net (fo=14, routed)          0.202    -0.250    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[4]
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.205 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    uAHBVGA/uVGAInterface/addrh0[4]
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.824    -0.834    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[4]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.084    -0.475    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.091    -0.384    uAHBVGA/uVGAInterface/addrh_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       10.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.029ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.826ns (43.936%)  route 3.606ns (56.064%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 f  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.645     6.346    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.470 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.576     8.046    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.170 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     8.170    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.199    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 10.029    

Slack (MET) :             10.184ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.826ns (44.435%)  route 3.534ns (55.565%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.515     7.974    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.098 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     8.098    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.566    
                         clock uncertainty           -0.315    18.251    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.282    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                 10.184    

Slack (MET) :             10.190ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 2.826ns (44.466%)  route 3.529ns (55.534%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.511     7.969    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     8.093    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.566    
                         clock uncertainty           -0.315    18.251    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.032    18.283    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.283    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                 10.190    

Slack (MET) :             10.255ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 2.826ns (45.539%)  route 3.380ns (54.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.361     7.820    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.944 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.944    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.199    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                 10.255    

Slack (MET) :             10.295ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.826ns (45.239%)  route 3.421ns (54.761%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 f  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.645     6.346    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.470 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.391     7.861    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.985 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.985    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.566    
                         clock uncertainty           -0.315    18.251    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.029    18.280    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.280    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                 10.295    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 2.826ns (45.321%)  route 3.410ns (54.679%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 f  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.645     6.346    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.470 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.380     7.849    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.973    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.566    
                         clock uncertainty           -0.315    18.251    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.282    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                 10.309    

Slack (MET) :             10.390ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 2.826ns (46.539%)  route 3.246ns (53.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 f  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.645     6.346    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.470 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.216     7.686    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.810 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_1/O
                         net (fo=1, routed)           0.000     7.810    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.032    18.200    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                 10.390    

Slack (MET) :             10.501ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 2.826ns (46.805%)  route 3.212ns (53.195%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.193     7.652    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.776 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_2/O
                         net (fo=1, routed)           0.000     7.776    uAHBVGA/uVGAInterface/cin[11]
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.577    18.563    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[11]/C
                         clock pessimism              0.000    18.563    
                         clock uncertainty           -0.315    18.248    
    SLICE_X72Y73         FDRE (Setup_fdre_C_D)        0.029    18.277    uAHBVGA/uVGAInterface/cout_reg[11]
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 10.501    

Slack (MET) :             10.729ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 2.826ns (48.626%)  route 2.986ns (51.374%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          0.967     7.426    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.550 r  uAHBVGA/uvga_console/ufont_rom/cout[8]_i_1/O
                         net (fo=1, routed)           0.000     7.550    uAHBVGA/uVGAInterface/cin[8]
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.577    18.563    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[8]/C
                         clock pessimism              0.000    18.563    
                         clock uncertainty           -0.315    18.248    
    SLICE_X72Y73         FDRE (Setup_fdre_C_D)        0.031    18.279    uAHBVGA/uVGAInterface/cout_reg[8]
  -------------------------------------------------------------------
                         required time                         18.279    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 10.729    

Slack (MET) :             10.766ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 2.826ns (49.643%)  route 2.867ns (50.357%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          0.848     7.307    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.431 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.431    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.029    18.197    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 10.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X68Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[4]/Q
                         net (fo=1, routed)           0.051     0.748    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][4]
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.793 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.793    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X68Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[7]/Q
                         net (fo=1, routed)           0.085     0.782    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][7]
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.827 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_1/O
                         net (fo=1, routed)           0.000     0.827    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X68Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[3]/Q
                         net (fo=1, routed)           0.087     0.783    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][3]
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.828 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.828    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X68Y73         FDCE                                         r  uAHBVGA/r_text_color_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[10]/Q
                         net (fo=1, routed)           0.086     0.780    uAHBVGA/uvga_console/ufont_rom/cout_reg[11]_0[10]
    SLICE_X69Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.825 r  uAHBVGA/uvga_console/ufont_rom/cout[10]_i_1/O
                         net (fo=1, routed)           0.000     0.825    uAHBVGA/uVGAInterface/cin[10]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X69Y73         FDRE (Hold_fdre_C_D)         0.091    -0.429    uAHBVGA/uVGAInterface/cout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.938%)  route 0.094ns (31.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X70Y73         FDCE                                         r  uAHBVGA/r_text_color_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  uAHBVGA/r_text_color_reg[9]/Q
                         net (fo=1, routed)           0.094     0.812    uAHBVGA/uvga_console/ufont_rom/cout_reg[11]_0[9]
    SLICE_X69Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.857 r  uAHBVGA/uvga_console/ufont_rom/cout[9]_i_1/O
                         net (fo=1, routed)           0.000     0.857    uAHBVGA/uVGAInterface/cin[9]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X69Y73         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.908%)  route 0.238ns (56.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X71Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[0]/Q
                         net (fo=1, routed)           0.238     0.934    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][0]
    SLICE_X72Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.979 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.979    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.853    -0.805    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.315    -0.490    
    SLICE_X72Y78         FDRE (Hold_fdre_C_D)         0.091    -0.399    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.520%)  route 0.285ns (60.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X68Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[6]/Q
                         net (fo=1, routed)           0.285     0.981    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][6]
    SLICE_X72Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.026 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     1.026    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.853    -0.805    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.315    -0.490    
    SLICE_X72Y78         FDRE (Hold_fdre_C_D)         0.092    -0.398    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.330%)  route 0.287ns (60.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X71Y73         FDCE                                         r  uAHBVGA/r_text_back_color_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_back_color_reg[11]/Q
                         net (fo=1, routed)           0.287     0.982    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][11]
    SLICE_X72Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.027 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_2/O
                         net (fo=1, routed)           0.000     1.027    uAHBVGA/uVGAInterface/cin[11]
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.850    -0.808    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[11]/C
                         clock pessimism              0.000    -0.808    
                         clock uncertainty            0.315    -0.493    
    SLICE_X72Y73         FDRE (Hold_fdre_C_D)         0.091    -0.402    uAHBVGA/uVGAInterface/cout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.410%)  route 0.263ns (58.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X71Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[2]/Q
                         net (fo=1, routed)           0.263     0.960    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][2]
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.005 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     1.005    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.091    -0.426    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.104%)  route 0.286ns (55.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X71Y78         FDCE                                         r  uAHBVGA/r_text_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y78         FDCE (Prop_fdce_C_Q)         0.128     0.684 r  uAHBVGA/r_text_color_reg[1]/Q
                         net (fo=1, routed)           0.286     0.970    uAHBVGA/uvga_console/ufont_rom/cout_reg[11]_0[1]
    SLICE_X72Y78         LUT6 (Prop_lut6_I3_O)        0.098     1.068 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.068    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.853    -0.805    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.315    -0.490    
    SLICE_X72Y78         FDRE (Hold_fdre_C_D)         0.092    -0.398    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  1.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       26.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.992ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        16.169ns  (logic 1.430ns (8.844%)  route 14.739ns (91.156%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 45.150 - 40.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.731     1.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X86Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     2.187 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           4.749     6.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000     9.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326     9.414 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    11.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    13.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.563    14.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X86Y90         LUT4 (Prop_lut4_I0_O)        0.124    14.963 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.813    17.776    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X87Y93         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_i_1/O
                         net (fo=1, routed)           0.000    17.900    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrg8v6
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.609    45.150    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                         clock pessimism              0.000    45.150    
                         clock uncertainty           -0.287    44.863    
    SLICE_X87Y93         FDCE (Setup_fdce_C_D)        0.029    44.892    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg
  -------------------------------------------------------------------
                         required time                         44.892    
                         arrival time                         -17.900    
  -------------------------------------------------------------------
                         slack                                 26.992    

Slack (MET) :             27.123ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.839ns  (logic 1.306ns (8.245%)  route 14.533ns (91.755%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 45.149 - 40.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.731     1.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X86Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     2.187 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           4.749     6.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000     9.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326     9.414 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    11.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    13.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.563    14.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X86Y90         LUT4 (Prop_lut4_I0_O)        0.124    14.963 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.608    17.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X84Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608    45.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                         clock pessimism              0.000    45.149    
                         clock uncertainty           -0.287    44.862    
    SLICE_X84Y97         FDCE (Setup_fdce_C_CE)      -0.169    44.693    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg
  -------------------------------------------------------------------
                         required time                         44.693    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 27.123    

Slack (MET) :             27.398ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.766ns  (logic 1.430ns (9.070%)  route 14.336ns (90.930%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 45.150 - 40.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.731     1.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X86Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     2.187 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           4.749     6.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000     9.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326     9.414 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    11.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    13.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.563    14.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X86Y90         LUT4 (Prop_lut4_I0_O)        0.124    14.963 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.410    17.373    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X87Y93         LUT6 (Prop_lut6_I2_O)        0.124    17.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_i_1/O
                         net (fo=1, routed)           0.000    17.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zrg8v6
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.609    45.150    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
                         clock pessimism              0.000    45.150    
                         clock uncertainty           -0.287    44.863    
    SLICE_X87Y93         FDCE (Setup_fdce_C_D)        0.032    44.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg
  -------------------------------------------------------------------
                         required time                         44.895    
                         arrival time                         -17.497    
  -------------------------------------------------------------------
                         slack                                 27.398    

Slack (MET) :             27.488ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.674ns  (logic 1.430ns (9.123%)  route 14.244ns (90.877%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 45.150 - 40.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.731     1.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X86Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     2.187 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           4.749     6.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000     9.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326     9.414 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    11.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    13.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.563    14.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X86Y90         LUT4 (Prop_lut4_I0_O)        0.124    14.963 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.319    17.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X87Y93         LUT6 (Prop_lut6_I2_O)        0.124    17.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_i_1/O
                         net (fo=1, routed)           0.000    17.406    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qqg8v6
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.609    45.150    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                         clock pessimism              0.000    45.150    
                         clock uncertainty           -0.287    44.863    
    SLICE_X87Y93         FDCE (Setup_fdce_C_D)        0.031    44.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg
  -------------------------------------------------------------------
                         required time                         44.894    
                         arrival time                         -17.406    
  -------------------------------------------------------------------
                         slack                                 27.488    

Slack (MET) :             27.544ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.382ns  (logic 1.306ns (8.490%)  route 14.076ns (91.510%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 45.149 - 40.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.731     1.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X86Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     2.187 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           4.749     6.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000     9.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326     9.414 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    11.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    13.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.561    14.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.152    17.114    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X83Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608    45.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X83Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/C
                         clock pessimism              0.000    45.149    
                         clock uncertainty           -0.287    44.862    
    SLICE_X83Y99         FDCE (Setup_fdce_C_CE)      -0.205    44.657    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg
  -------------------------------------------------------------------
                         required time                         44.657    
                         arrival time                         -17.114    
  -------------------------------------------------------------------
                         slack                                 27.544    

Slack (MET) :             27.704ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.249ns  (logic 1.306ns (8.564%)  route 13.943ns (91.436%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 45.141 - 40.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.731     1.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X86Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     2.187 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           4.749     6.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000     9.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326     9.414 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    11.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    13.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.561    14.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.020    16.981    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X80Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.600    45.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/C
                         clock pessimism              0.000    45.141    
                         clock uncertainty           -0.287    44.854    
    SLICE_X80Y94         FDCE (Setup_fdce_C_CE)      -0.169    44.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg
  -------------------------------------------------------------------
                         required time                         44.685    
                         arrival time                         -16.981    
  -------------------------------------------------------------------
                         slack                                 27.704    

Slack (MET) :             27.704ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.249ns  (logic 1.306ns (8.564%)  route 13.943ns (91.436%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 45.141 - 40.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.731     1.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X86Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     2.187 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           4.749     6.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000     9.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326     9.414 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    11.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    13.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.561    14.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          2.020    16.981    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X80Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.600    45.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg/C
                         clock pessimism              0.000    45.141    
                         clock uncertainty           -0.287    44.854    
    SLICE_X80Y94         FDCE (Setup_fdce_C_CE)      -0.169    44.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efpoz6_reg
  -------------------------------------------------------------------
                         required time                         44.685    
                         arrival time                         -16.981    
  -------------------------------------------------------------------
                         slack                                 27.704    

Slack (MET) :             27.733ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.193ns  (logic 1.306ns (8.596%)  route 13.887ns (91.404%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 45.149 - 40.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.731     1.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X86Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     2.187 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           4.749     6.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000     9.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326     9.414 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    11.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    13.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.561    14.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.963    16.924    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X82Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608    45.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/C
                         clock pessimism              0.000    45.149    
                         clock uncertainty           -0.287    44.862    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.205    44.657    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg
  -------------------------------------------------------------------
                         required time                         44.657    
                         arrival time                         -16.924    
  -------------------------------------------------------------------
                         slack                                 27.733    

Slack (MET) :             27.733ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.193ns  (logic 1.306ns (8.596%)  route 13.887ns (91.404%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 45.149 - 40.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.731     1.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X86Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     2.187 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           4.749     6.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000     9.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326     9.414 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    11.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    13.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.561    14.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.963    16.924    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X82Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608    45.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg/C
                         clock pessimism              0.000    45.149    
                         clock uncertainty           -0.287    44.862    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.205    44.657    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg
  -------------------------------------------------------------------
                         required time                         44.657    
                         arrival time                         -16.924    
  -------------------------------------------------------------------
                         slack                                 27.733    

Slack (MET) :             27.733ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.193ns  (logic 1.306ns (8.596%)  route 13.887ns (91.404%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 45.149 - 40.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.731     1.731    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X86Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDCE (Prop_fdce_C_Q)         0.456     2.187 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           4.749     6.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.000     9.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.326     9.414 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.312    11.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.302    13.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.561    14.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.963    16.924    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X82Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.608    45.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/C
                         clock pessimism              0.000    45.149    
                         clock uncertainty           -0.287    44.862    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.205    44.657    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg
  -------------------------------------------------------------------
                         required time                         44.657    
                         arrival time                         -16.924    
  -------------------------------------------------------------------
                         slack                                 27.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kjooz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.367ns (7.943%)  route 4.254ns (92.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.674ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.594     1.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X77Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kjooz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDCE (Prop_fdce_C_Q)         0.367     1.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kjooz6_reg/Q
                         net (fo=3, routed)           4.254     6.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kjooz6
    SLICE_X86Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.731     5.674    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X86Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/C
                         clock pessimism              0.000     5.674    
                         clock uncertainty            0.287     5.960    
    SLICE_X86Y97         FDCE (Hold_fdce_C_D)         0.180     6.140    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg
  -------------------------------------------------------------------
                         required time                         -6.140    
                         arrival time                           6.215    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.418ns (9.047%)  route 4.203ns (90.953%))
  Logic Levels:           0  
  Clock Path Skew:        4.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.659ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.592     1.592    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X74Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y89         FDCE (Prop_fdce_C_Q)         0.418     2.010 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_reg/Q
                         net (fo=3, routed)           4.203     6.213    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6
    SLICE_X79Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.716     5.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg/C
                         clock pessimism              0.000     5.659    
                         clock uncertainty            0.287     5.945    
    SLICE_X79Y88         FDCE (Hold_fdce_C_D)         0.191     6.136    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg
  -------------------------------------------------------------------
                         required time                         -6.136    
                         arrival time                           6.213    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.467ns (9.807%)  route 4.295ns (90.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.664ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.607     1.607    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X83Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDCE (Prop_fdce_C_Q)         0.367     1.974 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/Q
                         net (fo=6, routed)           4.295     6.269    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[3]
    SLICE_X80Y91         LUT5 (Prop_lut5_I1_O)        0.100     6.369 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_i_1/O
                         net (fo=1, routed)           0.000     6.369    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Crf8v6
    SLICE_X80Y91         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.721     5.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y91         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg/C
                         clock pessimism              0.000     5.664    
                         clock uncertainty            0.287     5.950    
    SLICE_X80Y91         FDCE (Hold_fdce_C_D)         0.333     6.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg
  -------------------------------------------------------------------
                         required time                         -6.283    
                         arrival time                           6.369    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cclzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdlzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.418ns (8.983%)  route 4.235ns (91.017%))
  Logic Levels:           0  
  Clock Path Skew:        4.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.673ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.594     1.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X76Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cclzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDCE (Prop_fdce_C_Q)         0.418     2.012 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cclzz6_reg/Q
                         net (fo=3, routed)           4.235     6.248    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cclzz6
    SLICE_X86Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdlzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.730     5.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X86Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdlzz6_reg/C
                         clock pessimism              0.000     5.673    
                         clock uncertainty            0.287     5.959    
    SLICE_X86Y94         FDCE (Hold_fdce_C_D)         0.197     6.156    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdlzz6_reg
  -------------------------------------------------------------------
                         required time                         -6.156    
                         arrival time                           6.248    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J1ozz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.518ns (10.978%)  route 4.200ns (89.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.666ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.597     1.597    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X78Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J1ozz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDCE (Prop_fdce_C_Q)         0.418     2.015 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J1ozz6_reg/Q
                         net (fo=3, routed)           4.200     6.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J1ozz6
    SLICE_X81Y98         LUT5 (Prop_lut5_I3_O)        0.100     6.316 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_i_1/O
                         net (fo=1, routed)           0.000     6.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K8h8v6
    SLICE_X81Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/C
                         clock pessimism              0.000     5.666    
                         clock uncertainty            0.287     5.952    
    SLICE_X81Y98         FDCE (Hold_fdce_C_D)         0.269     6.221    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                           6.316    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cclzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yqczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.518ns (10.953%)  route 4.211ns (89.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.673ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.594     1.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X76Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cclzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDCE (Prop_fdce_C_Q)         0.418     2.012 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cclzz6_reg/Q
                         net (fo=3, routed)           4.211     6.224    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cclzz6
    SLICE_X87Y95         LUT5 (Prop_lut5_I3_O)        0.100     6.324 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yqczz6_i_1/O
                         net (fo=1, routed)           0.000     6.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5h8v6
    SLICE_X87Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yqczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.730     5.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yqczz6_reg/C
                         clock pessimism              0.000     5.673    
                         clock uncertainty            0.287     5.959    
    SLICE_X87Y95         FDCE (Hold_fdce_C_D)         0.270     6.229    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yqczz6_reg
  -------------------------------------------------------------------
                         required time                         -6.229    
                         arrival time                           6.324    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.467ns (9.858%)  route 4.270ns (90.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.671ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.607     1.607    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.367     1.974 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/Q
                         net (fo=3, routed)           4.270     6.245    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6
    SLICE_X83Y93         LUT5 (Prop_lut5_I0_O)        0.100     6.345 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_i_1/O
                         net (fo=1, routed)           0.000     6.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F2h8v6
    SLICE_X83Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.728     5.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X83Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/C
                         clock pessimism              0.000     5.671    
                         clock uncertainty            0.287     5.957    
    SLICE_X83Y93         FDCE (Hold_fdce_C_D)         0.270     6.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           6.345    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.467ns (9.873%)  route 4.263ns (90.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.665ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.609     1.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X89Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y95         FDCE (Prop_fdce_C_Q)         0.367     1.976 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/Q
                         net (fo=6, routed)           4.263     6.240    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[1]
    SLICE_X81Y93         LUT6 (Prop_lut6_I3_O)        0.100     6.340 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toezz6_i_1/O
                         net (fo=1, routed)           0.000     6.340    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Usg8v6
    SLICE_X81Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.722     5.665    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toezz6_reg/C
                         clock pessimism              0.000     5.665    
                         clock uncertainty            0.287     5.951    
    SLICE_X81Y93         FDCE (Hold_fdce_C_D)         0.270     6.221    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toezz6_reg
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                           6.340    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Djeoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8poz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.418ns (8.983%)  route 4.235ns (91.017%))
  Logic Levels:           0  
  Clock Path Skew:        4.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.659ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.593     1.593    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X76Y91         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Djeoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.418     2.011 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Djeoz6_reg/Q
                         net (fo=3, routed)           4.235     6.247    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Djeoz6
    SLICE_X79Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8poz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.716     5.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8poz6_reg/C
                         clock pessimism              0.000     5.659    
                         clock uncertainty            0.287     5.945    
    SLICE_X79Y88         FDCE (Hold_fdce_C_D)         0.180     6.125    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8poz6_reg
  -------------------------------------------------------------------
                         required time                         -6.125    
                         arrival time                           6.247    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bcqoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 0.518ns (10.890%)  route 4.238ns (89.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.670ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.597     1.597    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X78Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bcqoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDCE (Prop_fdce_C_Q)         0.418     2.015 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bcqoz6_reg/Q
                         net (fo=3, routed)           4.238     6.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bcqoz6
    SLICE_X82Y91         LUT5 (Prop_lut5_I1_O)        0.100     6.354 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_i_1/O
                         net (fo=1, routed)           0.000     6.354    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K1h8v6
    SLICE_X82Y91         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.727     5.670    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X82Y91         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg/C
                         clock pessimism              0.000     5.670    
                         clock uncertainty            0.287     5.956    
    SLICE_X82Y91         FDCE (Hold_fdce_C_D)         0.269     6.225    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg
  -------------------------------------------------------------------
                         required time                         -6.225    
                         arrival time                           6.354    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       12.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.342ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 0.704ns (9.391%)  route 6.793ns (90.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.576     6.444    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.568 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     6.568    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.910    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                 12.342    

Slack (MET) :             12.608ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 0.704ns (9.628%)  route 6.608ns (90.372%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.391     6.259    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.383 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.383    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.029    18.991    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                 12.608    

Slack (MET) :             12.621ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.704ns (9.643%)  route 6.596ns (90.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.380     6.248    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.372 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.372    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.993    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 12.621    

Slack (MET) :             12.703ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.704ns (9.864%)  route 6.433ns (90.136%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.216     6.084    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.208 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_1/O
                         net (fo=1, routed)           0.000     6.208    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.032    18.911    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                 12.703    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 0.704ns (9.972%)  route 6.356ns (90.028%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.840     4.368    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.515     6.007    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.131 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     6.131    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.993    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.867ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 0.704ns (9.978%)  route 6.351ns (90.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.840     4.368    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.511     6.003    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.127 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.127    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.084    18.962    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.032    18.994    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                 12.867    

Slack (MET) :             12.875ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.704ns (10.109%)  route 6.260ns (89.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.043     5.911    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.035 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.035    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.910    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                 12.875    

Slack (MET) :             13.102ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 0.704ns (10.455%)  route 6.030ns (89.545%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.813     5.681    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.805 r  uAHBVGA/uvga_console/ufont_rom/cout[9]_i_1/O
                         net (fo=1, routed)           0.000     5.805    uAHBVGA/uVGAInterface/cin[9]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.494    18.480    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[9]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                 13.102    

Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 0.704ns (10.463%)  route 6.025ns (89.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.808     5.676    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  uAHBVGA/uvga_console/ufont_rom/cout[10]_i_1/O
                         net (fo=1, routed)           0.000     5.800    uAHBVGA/uVGAInterface/cin[10]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.494    18.480    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)        0.029    18.905    uAHBVGA/uVGAInterface/cout_reg[10]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.110ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.704ns (10.465%)  route 6.023ns (89.535%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    -0.929    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.217     4.744    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X68Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.868 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          0.806     5.674    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.798 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.798    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.029    18.908    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 13.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.364    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.084    -0.511    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.060    -0.451    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.635%)  route 0.137ns (42.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.137    -0.315    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[0]
    SLICE_X66Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.084    -0.496    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.375    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.035%)  route 0.114ns (37.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.580    -0.569    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.114    -0.314    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X72Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.269 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.269    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.849    -0.809    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.084    -0.472    
    SLICE_X72Y74         FDRE (Hold_fdre_C_D)         0.092    -0.380    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.370%)  route 0.176ns (48.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X68Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.176    -0.275    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[9]
    SLICE_X64Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.230 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.084    -0.474    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.092    -0.382    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.846%)  route 0.153ns (45.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.580    -0.569    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X72Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.153    -0.274    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X73Y74         LUT5 (Prop_lut5_I3_O)        0.045    -0.229 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.849    -0.809    uAHBVGA/uVGAInterface/VertAddrCounter/vgaclk
    SLICE_X73Y74         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.084    -0.472    
    SLICE_X73Y74         FDRE (Hold_fdre_C_D)         0.091    -0.381    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.582%)  route 0.160ns (43.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.160    -0.268    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.223 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.509    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.388    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.336%)  route 0.202ns (51.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/Q
                         net (fo=14, routed)          0.202    -0.250    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[4]
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.048    -0.202 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.824    -0.834    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.084    -0.475    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.107    -0.368    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.277%)  route 0.162ns (43.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.162    -0.266    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.084    -0.509    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.120    -0.389    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.257    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.212    uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__1_n_0
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/vgaclk
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.084    -0.511    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.120    -0.391    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.937%)  route 0.202ns (52.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/HorzAddrCounter/vgaclk
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/Q
                         net (fo=14, routed)          0.202    -0.250    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[4]
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.045    -0.205 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    uAHBVGA/uVGAInterface/addrh0[4]
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.824    -0.834    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X63Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[4]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.084    -0.475    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.091    -0.384    uAHBVGA/uVGAInterface/addrh_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       10.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.029ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.826ns (43.936%)  route 3.606ns (56.064%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 f  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.645     6.346    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.470 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.576     8.046    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.170 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     8.170    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.199    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 10.029    

Slack (MET) :             10.184ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.826ns (44.435%)  route 3.534ns (55.565%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.515     7.974    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.098 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     8.098    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.566    
                         clock uncertainty           -0.315    18.251    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.282    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                 10.184    

Slack (MET) :             10.190ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 2.826ns (44.466%)  route 3.529ns (55.534%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.511     7.969    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     8.093    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.566    
                         clock uncertainty           -0.315    18.251    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.032    18.283    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.283    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                 10.190    

Slack (MET) :             10.255ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 2.826ns (45.539%)  route 3.380ns (54.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.361     7.820    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.944 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.944    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031    18.199    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                 10.255    

Slack (MET) :             10.295ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.826ns (45.239%)  route 3.421ns (54.761%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 f  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.645     6.346    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.470 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.391     7.861    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.985 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.985    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.566    
                         clock uncertainty           -0.315    18.251    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.029    18.280    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.280    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                 10.295    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 2.826ns (45.321%)  route 3.410ns (54.679%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 f  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.645     6.346    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.470 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.380     7.849    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.973    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.580    18.566    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.566    
                         clock uncertainty           -0.315    18.251    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.031    18.282    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                 10.309    

Slack (MET) :             10.390ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 2.826ns (46.539%)  route 3.246ns (53.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 f  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.645     6.346    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.470 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5/O
                         net (fo=12, routed)          1.216     7.686    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_5_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.810 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_1/O
                         net (fo=1, routed)           0.000     7.810    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.032    18.200    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                 10.390    

Slack (MET) :             10.501ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 2.826ns (46.805%)  route 3.212ns (53.195%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          1.193     7.652    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.776 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_2/O
                         net (fo=1, routed)           0.000     7.776    uAHBVGA/uVGAInterface/cin[11]
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.577    18.563    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[11]/C
                         clock pessimism              0.000    18.563    
                         clock uncertainty           -0.315    18.248    
    SLICE_X72Y73         FDRE (Setup_fdre_C_D)        0.029    18.277    uAHBVGA/uVGAInterface/cout_reg[11]
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 10.501    

Slack (MET) :             10.729ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 2.826ns (48.626%)  route 2.986ns (51.374%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          0.967     7.426    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.550 r  uAHBVGA/uvga_console/ufont_rom/cout[8]_i_1/O
                         net (fo=1, routed)           0.000     7.550    uAHBVGA/uVGAInterface/cin[8]
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.577    18.563    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[8]/C
                         clock pessimism              0.000    18.563    
                         clock uncertainty           -0.315    18.248    
    SLICE_X72Y73         FDRE (Setup_fdre_C_D)        0.031    18.279    uAHBVGA/uVGAInterface/cout_reg[8]
  -------------------------------------------------------------------
                         required time                         18.279    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 10.729    

Slack (MET) :             10.766ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 2.826ns (49.643%)  route 2.867ns (50.357%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.738     1.738    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.192 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.385     5.577    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X69Y69         LUT5 (Prop_lut5_I2_O)        0.124     5.701 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8/O
                         net (fo=2, routed)           0.634     6.334    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_8_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.458 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6/O
                         net (fo=12, routed)          0.848     7.307    uAHBVGA/uvga_console/ufont_rom/cout[11]_i_6_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.431 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.431    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.497    18.483    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.029    18.197    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 10.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X68Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[4]/Q
                         net (fo=1, routed)           0.051     0.748    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][4]
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.793 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.793    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X68Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[7]/Q
                         net (fo=1, routed)           0.085     0.782    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][7]
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.827 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_1/O
                         net (fo=1, routed)           0.000     0.827    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X68Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[3]/Q
                         net (fo=1, routed)           0.087     0.783    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][3]
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.828 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.828    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X68Y73         FDCE                                         r  uAHBVGA/r_text_color_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[10]/Q
                         net (fo=1, routed)           0.086     0.780    uAHBVGA/uvga_console/ufont_rom/cout_reg[11]_0[10]
    SLICE_X69Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.825 r  uAHBVGA/uvga_console/ufont_rom/cout[10]_i_1/O
                         net (fo=1, routed)           0.000     0.825    uAHBVGA/uVGAInterface/cin[10]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[10]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X69Y73         FDRE (Hold_fdre_C_D)         0.091    -0.429    uAHBVGA/uVGAInterface/cout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.938%)  route 0.094ns (31.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X70Y73         FDCE                                         r  uAHBVGA/r_text_color_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  uAHBVGA/r_text_color_reg[9]/Q
                         net (fo=1, routed)           0.094     0.812    uAHBVGA/uvga_console/ufont_rom/cout_reg[11]_0[9]
    SLICE_X69Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.857 r  uAHBVGA/uvga_console/ufont_rom/cout[9]_i_1/O
                         net (fo=1, routed)           0.000     0.857    uAHBVGA/uVGAInterface/cin[9]
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[9]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X69Y73         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.908%)  route 0.238ns (56.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X71Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[0]/Q
                         net (fo=1, routed)           0.238     0.934    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][0]
    SLICE_X72Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.979 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.979    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.853    -0.805    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.315    -0.490    
    SLICE_X72Y78         FDRE (Hold_fdre_C_D)         0.091    -0.399    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.520%)  route 0.285ns (60.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X68Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[6]/Q
                         net (fo=1, routed)           0.285     0.981    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][6]
    SLICE_X72Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.026 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     1.026    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.853    -0.805    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.315    -0.490    
    SLICE_X72Y78         FDRE (Hold_fdre_C_D)         0.092    -0.398    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.330%)  route 0.287ns (60.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X71Y73         FDCE                                         r  uAHBVGA/r_text_back_color_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_back_color_reg[11]/Q
                         net (fo=1, routed)           0.287     0.982    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][11]
    SLICE_X72Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.027 r  uAHBVGA/uvga_console/ufont_rom/cout[11]_i_2/O
                         net (fo=1, routed)           0.000     1.027    uAHBVGA/uVGAInterface/cin[11]
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.850    -0.808    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[11]/C
                         clock pessimism              0.000    -0.808    
                         clock uncertainty            0.315    -0.493    
    SLICE_X72Y73         FDRE (Hold_fdre_C_D)         0.091    -0.402    uAHBVGA/uVGAInterface/cout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.410%)  route 0.263ns (58.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X71Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[2]/Q
                         net (fo=1, routed)           0.263     0.960    uAHBVGA/uvga_console/ufont_rom/cout_reg[11][2]
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.005 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     1.005    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X69Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.091    -0.426    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.104%)  route 0.286ns (55.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.556     0.556    uAHBVGA/fclk
    SLICE_X71Y78         FDCE                                         r  uAHBVGA/r_text_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y78         FDCE (Prop_fdce_C_Q)         0.128     0.684 r  uAHBVGA/r_text_color_reg[1]/Q
                         net (fo=1, routed)           0.286     0.970    uAHBVGA/uvga_console/ufont_rom/cout_reg[11]_0[1]
    SLICE_X72Y78         LUT6 (Prop_lut6_I3_O)        0.098     1.068 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.068    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.853    -0.805    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.315    -0.490    
    SLICE_X72Y78         FDRE (Hold_fdre_C_D)         0.092    -0.398    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  1.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       11.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.268ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.353ns  (logic 1.443ns (13.938%)  route 8.910ns (86.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 41.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          6.653    29.433    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.756    41.756    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.756    
                         clock uncertainty           -0.308    41.449    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.701    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.701    
                         arrival time                         -29.433    
  -------------------------------------------------------------------
                         slack                                 11.268    

Slack (MET) :             11.323ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_9/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.256ns  (logic 1.443ns (14.070%)  route 8.813ns (85.930%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          6.555    29.335    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_9/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.714    41.714    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_9/CLKBWRCLK
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.308    41.407    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.659    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.659    
                         arrival time                         -29.335    
  -------------------------------------------------------------------
                         slack                                 11.323    

Slack (MET) :             11.611ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_1_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.015ns  (logic 1.443ns (14.408%)  route 8.572ns (85.592%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 41.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          6.315    29.095    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X2Y7          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.761    41.761    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y7          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.000    41.761    
                         clock uncertainty           -0.308    41.454    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.706    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         40.706    
                         arrival time                         -29.095    
  -------------------------------------------------------------------
                         slack                                 11.611    

Slack (MET) :             11.662ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_1_9/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.918ns  (logic 1.443ns (14.550%)  route 8.475ns (85.450%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          6.217    28.997    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_9/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.715    41.715    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_9/CLKBWRCLK
                         clock pessimism              0.000    41.715    
                         clock uncertainty           -0.308    41.408    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.660    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_9
  -------------------------------------------------------------------
                         required time                         40.660    
                         arrival time                         -28.997    
  -------------------------------------------------------------------
                         slack                                 11.662    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.804ns  (logic 1.160ns (11.832%)  route 8.644ns (88.168%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 41.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.497 r  uAHBVGA/uvga_image/img_x_carry/O[2]
                         net (fo=24, routed)          6.387    28.884    uAHBVGA/uvga_image/uimage_ram/addr_b[0]
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.756    41.756    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.756    
                         clock uncertainty           -0.308    41.449    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.744    40.705    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.705    
                         arrival time                         -28.884    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.837ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.580ns  (logic 1.443ns (15.063%)  route 8.137ns (84.937%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          5.879    28.659    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.496    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.496    
                         arrival time                         -28.659    
  -------------------------------------------------------------------
                         slack                                 11.837    

Slack (MET) :             11.928ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.697ns  (logic 1.369ns (14.118%)  route 8.328ns (85.882%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 41.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.706 r  uAHBVGA/uvga_image/img_x_carry__0/O[2]
                         net (fo=24, routed)          6.071    28.777    uAHBVGA/uvga_image/uimage_ram/addr_b[4]
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.756    41.756    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.756    
                         clock uncertainty           -0.308    41.449    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.744    40.705    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.705    
                         arrival time                         -28.777    
  -------------------------------------------------------------------
                         slack                                 11.928    

Slack (MET) :             11.953ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_11/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.677ns  (logic 1.443ns (14.912%)  route 8.234ns (85.088%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 41.765 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          5.977    28.757    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X2Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_11/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.765    41.765    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_11/CLKBWRCLK
                         clock pessimism              0.000    41.765    
                         clock uncertainty           -0.308    41.458    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.710    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_11
  -------------------------------------------------------------------
                         required time                         40.710    
                         arrival time                         -28.757    
  -------------------------------------------------------------------
                         slack                                 11.953    

Slack (MET) :             11.965ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.663ns  (logic 1.466ns (15.172%)  route 8.197ns (84.828%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 41.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.581 r  uAHBVGA/uvga_image/img_x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.581    uAHBVGA/uvga_image/img_x_carry__0_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.803 r  uAHBVGA/uvga_image/img_x_carry__1/O[0]
                         net (fo=24, routed)          5.939    28.742    uAHBVGA/uvga_image/uimage_ram/addr_b[6]
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.756    41.756    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.756    
                         clock uncertainty           -0.308    41.449    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741    40.708    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.708    
                         arrival time                         -28.742    
  -------------------------------------------------------------------
                         slack                                 11.965    

Slack (MET) :             11.969ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.654ns  (logic 1.464ns (15.164%)  route 8.190ns (84.836%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 41.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.801 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=24, routed)          5.933    28.734    uAHBVGA/uvga_image/uimage_ram/addr_b[3]
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.756    41.756    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.756    
                         clock uncertainty           -0.308    41.449    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.745    40.704    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                         -28.734    
  -------------------------------------------------------------------
                         slack                                 11.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.418ns (10.496%)  route 3.564ns (89.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.492    -1.522    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X70Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.418    -1.104 r  uAHBVGA/uVGAInterface/addrv_reg[6]/Q
                         net (fo=25, routed)          3.564     2.460    uAHBVGA/uvga_image/uimage_ram/addr_b[12]
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.673     1.673    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/CLKBWRCLK
                         clock pessimism              0.000     1.673    
                         clock uncertainty            0.308     1.981    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.360     2.341    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.141ns (6.697%)  route 1.964ns (93.303%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.581    -0.568    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X73Y73         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  uAHBVGA/uVGAInterface/addrv_reg[1]/Q
                         net (fo=1, routed)           1.964     1.538    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[1]
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.892     0.892    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.892    
                         clock uncertainty            0.308     1.200    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.383    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.164ns (7.685%)  route 1.970ns (92.315%))
  Logic Levels:           0  
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.582    -0.567    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X74Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=25, routed)          1.970     1.568    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[3]
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.892     0.892    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.892    
                         clock uncertainty            0.308     1.200    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.383    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.141ns (7.052%)  route 1.858ns (92.948%))
  Logic Levels:           0  
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           1.858     1.407    uAHBVGA/uvga_console/ram_reg_1[2]
    SLICE_X68Y69         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.828     0.828    uAHBVGA/uvga_console/fclk
    SLICE_X68Y69         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.308     1.135    
    SLICE_X68Y69         FDRE (Hold_fdre_C_D)         0.066     1.201    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.141ns (7.040%)  route 1.862ns (92.960%))
  Logic Levels:           0  
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.862     1.410    uAHBVGA/uvga_console/uvideo_ram/Q
    SLICE_X62Y77         FDRE                                         r  uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.824     0.824    uAHBVGA/uvga_console/uvideo_ram/fclk
    SLICE_X62Y77         FDRE                                         r  uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.308     1.131    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.059     1.190    uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.337ns (9.053%)  route 3.386ns (90.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.495    -1.519    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.337    -1.182 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.386     2.203    uAHBVGA/uvga_console/ram_reg_1[0]
    SLICE_X69Y69         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.619     1.619    uAHBVGA/uvga_console/fclk
    SLICE_X69Y69         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/C
                         clock pessimism              0.000     1.619    
                         clock uncertainty            0.308     1.927    
    SLICE_X69Y69         FDRE (Hold_fdre_C_D)         0.053     1.980    uAHBVGA/uvga_console/pixel_x1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_1_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.164ns (7.472%)  route 2.031ns (92.528%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.582    -0.567    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X74Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  uAHBVGA/uVGAInterface/addrv_reg[4]/Q
                         net (fo=25, routed)          2.031     1.628    uAHBVGA/uvga_image/uimage_ram/addr_b[10]
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.907     0.907    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.308     1.215    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.398    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.164ns (7.436%)  route 2.041ns (92.564%))
  Logic Levels:           0  
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X70Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/addrv_reg[6]/Q
                         net (fo=25, routed)          2.041     1.610    uAHBVGA/uvga_image/uimage_ram/addr_b[12]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.880     0.880    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000     0.880    
                         clock uncertainty            0.308     1.188    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.371    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.418ns (10.174%)  route 3.691ns (89.826%))
  Logic Levels:           0  
  Clock Path Skew:        3.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.492    -1.522    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X70Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.418    -1.104 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=25, routed)          3.691     2.586    uAHBVGA/uvga_image/uimage_ram/addr_b[13]
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.673     1.673    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/CLKBWRCLK
                         clock pessimism              0.000     1.673    
                         clock uncertainty            0.308     1.981    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.360     2.341    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.128ns (5.974%)  route 2.015ns (94.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.581    -0.568    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X73Y73         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=1, routed)           2.015     1.575    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[0]
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.892     0.892    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.892    
                         clock uncertainty            0.308     1.200    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     1.329    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       18.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.818ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.103ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        17.587ns  (logic 2.360ns (13.419%)  route 15.227ns (86.581%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 41.607 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/Q
                         net (fo=20, routed)          1.330     7.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6
    SLICE_X82Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.332    10.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.833    11.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.045 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          0.667    12.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X77Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.836 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.801    14.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X74Y90         LUT5 (Prop_lut5_I4_O)        0.150    14.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.791    15.578    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I4_O)        0.328    15.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.503    16.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.533 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.872    17.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.529 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.326    17.855    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I4_O)        0.124    17.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.341    19.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.003    20.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X85Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.570 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.763    22.334    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X85Y94         LUT4 (Prop_lut4_I2_O)        0.124    22.458 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_2/O
                         net (fo=1, routed)           0.665    23.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_2_n_0
    SLICE_X85Y94         LUT5 (Prop_lut5_I0_O)        0.124    23.247 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_1/O
                         net (fo=1, routed)           0.000    23.247    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ish8v6
    SLICE_X85Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.607    41.607    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X85Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/C
                         clock pessimism              0.000    41.607    
                         clock uncertainty           -0.287    41.321    
    SLICE_X85Y94         FDCE (Setup_fdce_C_D)        0.029    41.350    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg
  -------------------------------------------------------------------
                         required time                         41.350    
                         arrival time                         -23.247    
  -------------------------------------------------------------------
                         slack                                 18.103    

Slack (MET) :             18.346ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        17.344ns  (logic 2.593ns (14.950%)  route 14.751ns (85.050%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -4.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 41.607 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/Q
                         net (fo=20, routed)          1.330     7.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6
    SLICE_X82Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.332    10.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.833    11.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.045 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          0.667    12.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X77Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.836 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.801    14.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X74Y90         LUT5 (Prop_lut5_I4_O)        0.150    14.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.791    15.578    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I4_O)        0.328    15.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.503    16.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.533 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.872    17.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.529 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.326    17.855    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I4_O)        0.124    17.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.341    19.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.444 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.003    20.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X85Y98         LUT3 (Prop_lut3_I1_O)        0.154    20.600 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.524    21.125    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X84Y98         LUT5 (Prop_lut5_I4_O)        0.327    21.452 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.428    22.880    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124    23.004 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_1/O
                         net (fo=1, routed)           0.000    23.004    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xph8v6
    SLICE_X83Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.607    41.607    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X83Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/C
                         clock pessimism              0.000    41.607    
                         clock uncertainty           -0.287    41.321    
    SLICE_X83Y95         FDCE (Setup_fdce_C_D)        0.029    41.350    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg
  -------------------------------------------------------------------
                         required time                         41.350    
                         arrival time                         -23.004    
  -------------------------------------------------------------------
                         slack                                 18.346    

Slack (MET) :             18.349ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        17.343ns  (logic 2.593ns (14.951%)  route 14.750ns (85.049%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 41.607 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/Q
                         net (fo=20, routed)          1.330     7.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6
    SLICE_X82Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.332    10.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.833    11.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.045 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          0.667    12.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X77Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.836 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.801    14.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X74Y90         LUT5 (Prop_lut5_I4_O)        0.150    14.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.791    15.578    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I4_O)        0.328    15.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.503    16.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.533 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.872    17.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.529 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.326    17.855    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I4_O)        0.124    17.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.341    19.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.444 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.003    20.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X85Y98         LUT3 (Prop_lut3_I1_O)        0.154    20.600 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.524    21.125    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X84Y98         LUT5 (Prop_lut5_I4_O)        0.327    21.452 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.427    22.879    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X83Y95         LUT5 (Prop_lut5_I1_O)        0.124    23.003 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_1/O
                         net (fo=1, routed)           0.000    23.003    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bsh8v6
    SLICE_X83Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.607    41.607    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X83Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
                         clock pessimism              0.000    41.607    
                         clock uncertainty           -0.287    41.321    
    SLICE_X83Y95         FDCE (Setup_fdce_C_D)        0.031    41.352    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg
  -------------------------------------------------------------------
                         required time                         41.352    
                         arrival time                         -23.003    
  -------------------------------------------------------------------
                         slack                                 18.349    

Slack (MET) :             18.444ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        17.250ns  (logic 2.593ns (15.032%)  route 14.657ns (84.968%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/Q
                         net (fo=20, routed)          1.330     7.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6
    SLICE_X82Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.332    10.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.833    11.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.045 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          0.667    12.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X77Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.836 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.801    14.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X74Y90         LUT5 (Prop_lut5_I4_O)        0.150    14.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.791    15.578    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I4_O)        0.328    15.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.503    16.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.533 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.872    17.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.529 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.326    17.855    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I4_O)        0.124    17.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.341    19.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.444 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.003    20.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X85Y98         LUT3 (Prop_lut3_I1_O)        0.154    20.600 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.524    21.125    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X84Y98         LUT5 (Prop_lut5_I4_O)        0.327    21.452 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.334    22.786    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    22.910 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_1/O
                         net (fo=1, routed)           0.000    22.910    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sqh8v6
    SLICE_X89Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.609    41.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X89Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.287    41.323    
    SLICE_X89Y94         FDCE (Setup_fdce_C_D)        0.031    41.354    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg
  -------------------------------------------------------------------
                         required time                         41.354    
                         arrival time                         -22.910    
  -------------------------------------------------------------------
                         slack                                 18.444    

Slack (MET) :             18.484ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        17.256ns  (logic 2.593ns (15.027%)  route 14.663ns (84.973%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/Q
                         net (fo=20, routed)          1.330     7.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6
    SLICE_X82Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.332    10.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.833    11.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.045 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          0.667    12.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X77Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.836 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.801    14.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X74Y90         LUT5 (Prop_lut5_I4_O)        0.150    14.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.791    15.578    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I4_O)        0.328    15.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.503    16.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.533 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.872    17.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.529 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.326    17.855    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I4_O)        0.124    17.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.341    19.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.444 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.003    20.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X85Y98         LUT3 (Prop_lut3_I1_O)        0.154    20.600 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.524    21.125    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X84Y98         LUT5 (Prop_lut5_I4_O)        0.327    21.452 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.340    22.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X88Y95         LUT5 (Prop_lut5_I1_O)        0.124    22.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_1/O
                         net (fo=1, routed)           0.000    22.916    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urh8v6
    SLICE_X88Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.609    41.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X88Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.287    41.323    
    SLICE_X88Y95         FDCE (Setup_fdce_C_D)        0.077    41.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg
  -------------------------------------------------------------------
                         required time                         41.400    
                         arrival time                         -22.916    
  -------------------------------------------------------------------
                         slack                                 18.484    

Slack (MET) :             18.760ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.984ns  (logic 2.360ns (13.895%)  route 14.624ns (86.105%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/Q
                         net (fo=20, routed)          1.330     7.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6
    SLICE_X82Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.332    10.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.833    11.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.045 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          0.667    12.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X77Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.836 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.801    14.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X74Y90         LUT5 (Prop_lut5_I4_O)        0.150    14.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.791    15.578    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I4_O)        0.328    15.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.503    16.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.533 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.872    17.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.529 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.326    17.855    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I4_O)        0.124    17.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.341    19.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.003    20.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X85Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.570 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.155    21.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I2_O)        0.124    21.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_2/O
                         net (fo=1, routed)           0.670    22.520    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_2_n_0
    SLICE_X88Y95         LUT5 (Prop_lut5_I0_O)        0.124    22.644 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_1/O
                         net (fo=1, routed)           0.000    22.644    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zqh8v6
    SLICE_X88Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.609    41.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X88Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.287    41.323    
    SLICE_X88Y95         FDCE (Setup_fdce_C_D)        0.081    41.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg
  -------------------------------------------------------------------
                         required time                         41.404    
                         arrival time                         -22.644    
  -------------------------------------------------------------------
                         slack                                 18.760    

Slack (MET) :             18.780ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.913ns  (logic 2.360ns (13.954%)  route 14.553ns (86.046%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/Q
                         net (fo=20, routed)          1.330     7.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6
    SLICE_X82Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.332    10.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.833    11.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.045 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          0.667    12.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X77Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.836 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.801    14.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X74Y90         LUT5 (Prop_lut5_I4_O)        0.150    14.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.791    15.578    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I4_O)        0.328    15.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.503    16.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.533 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.872    17.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.529 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.326    17.855    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I4_O)        0.124    17.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.341    19.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.003    20.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X85Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.570 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          0.892    21.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I2_O)        0.124    21.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_i_2/O
                         net (fo=1, routed)           0.861    22.448    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_i_2_n_0
    SLICE_X89Y95         LUT5 (Prop_lut5_I0_O)        0.124    22.572 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_i_1/O
                         net (fo=1, routed)           0.000    22.572    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Psh8v6
    SLICE_X89Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.609    41.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X89Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.287    41.323    
    SLICE_X89Y95         FDCE (Setup_fdce_C_D)        0.029    41.352    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg
  -------------------------------------------------------------------
                         required time                         41.352    
                         arrival time                         -22.572    
  -------------------------------------------------------------------
                         slack                                 18.780    

Slack (MET) :             18.879ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.865ns  (logic 2.593ns (15.375%)  route 14.272ns (84.625%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/Q
                         net (fo=20, routed)          1.330     7.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6
    SLICE_X82Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.332    10.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.833    11.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.045 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          0.667    12.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X77Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.836 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.801    14.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X74Y90         LUT5 (Prop_lut5_I4_O)        0.150    14.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.791    15.578    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I4_O)        0.328    15.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.503    16.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.533 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.872    17.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.529 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.326    17.855    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I4_O)        0.124    17.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.341    19.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.444 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.003    20.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X85Y98         LUT3 (Prop_lut3_I1_O)        0.154    20.600 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.524    21.125    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X84Y98         LUT5 (Prop_lut5_I4_O)        0.327    21.452 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.949    22.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I1_O)        0.124    22.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_1/O
                         net (fo=1, routed)           0.000    22.524    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Grh8v6
    SLICE_X88Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.609    41.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X88Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.287    41.323    
    SLICE_X88Y93         FDCE (Setup_fdce_C_D)        0.081    41.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg
  -------------------------------------------------------------------
                         required time                         41.404    
                         arrival time                         -22.524    
  -------------------------------------------------------------------
                         slack                                 18.879    

Slack (MET) :             18.904ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.788ns  (logic 2.360ns (14.058%)  route 14.428ns (85.942%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/Q
                         net (fo=20, routed)          1.330     7.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6
    SLICE_X82Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.332    10.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.833    11.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.045 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          0.667    12.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X77Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.836 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.801    14.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X74Y90         LUT5 (Prop_lut5_I4_O)        0.150    14.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.791    15.578    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I4_O)        0.328    15.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.503    16.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.533 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.872    17.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.529 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.326    17.855    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I4_O)        0.124    17.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.341    19.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.003    20.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X85Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.570 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.055    21.626    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X89Y95         LUT4 (Prop_lut4_I2_O)        0.124    21.750 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_2/O
                         net (fo=1, routed)           0.574    22.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_2_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I0_O)        0.124    22.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_1/O
                         net (fo=1, routed)           0.000    22.448    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrh8v6
    SLICE_X89Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.609    41.609    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X89Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.287    41.323    
    SLICE_X89Y94         FDCE (Setup_fdce_C_D)        0.029    41.352    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg
  -------------------------------------------------------------------
                         required time                         41.352    
                         arrival time                         -22.448    
  -------------------------------------------------------------------
                         slack                                 18.904    

Slack (MET) :             18.920ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.825ns  (logic 2.360ns (14.027%)  route 14.465ns (85.973%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/Q
                         net (fo=20, routed)          1.330     7.508    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6
    SLICE_X82Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.332    10.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.833    11.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.045 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          0.667    12.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X77Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.836 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.801    14.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X74Y90         LUT5 (Prop_lut5_I4_O)        0.150    14.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.791    15.578    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I4_O)        0.328    15.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.503    16.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.533 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.872    17.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.529 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.326    17.855    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X78Y90         LUT5 (Prop_lut5_I4_O)        0.124    17.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.341    19.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.124    19.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.003    20.446    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X85Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.570 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          0.996    21.566    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X88Y97         LUT4 (Prop_lut4_I2_O)        0.124    21.690 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_i_2/O
                         net (fo=1, routed)           0.670    22.360    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_i_2_n_0
    SLICE_X88Y97         LUT5 (Prop_lut5_I0_O)        0.124    22.484 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_i_1/O
                         net (fo=1, routed)           0.000    22.484    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lqh8v6
    SLICE_X88Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.610    41.610    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X88Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.287    41.324    
    SLICE_X88Y97         FDCE (Setup_fdce_C_D)        0.081    41.405    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg
  -------------------------------------------------------------------
                         required time                         41.405    
                         arrival time                         -22.484    
  -------------------------------------------------------------------
                         slack                                 18.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.310%)  route 0.064ns (25.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.598     1.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDCE (Prop_fdce_C_Q)         0.141     1.987 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6_reg/Q
                         net (fo=3, routed)           0.064     2.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6
    SLICE_X78Y96         LUT5 (Prop_lut5_I0_O)        0.045     2.096 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_i_1/O
                         net (fo=1, routed)           0.000     2.096    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xjg8v6
    SLICE_X78Y96         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.870     0.870    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X78Y96         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.287     1.156    
    SLICE_X78Y96         FDPE (Hold_fdpe_C_D)         0.121     1.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.286%)  route 0.157ns (45.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.598     1.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDCE (Prop_fdce_C_Q)         0.141     1.987 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/Q
                         net (fo=2, routed)           0.157     2.143    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6
    SLICE_X78Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.188 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_i_1/O
                         net (fo=1, routed)           0.000     2.188    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qjg8v6
    SLICE_X78Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.870     0.870    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X78Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.287     1.156    
    SLICE_X78Y96         FDCE (Hold_fdce_C_D)         0.120     1.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.605     1.853    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X88Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.164     2.017 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/Q
                         net (fo=4, routed)           0.118     2.135    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6
    SLICE_X89Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.180 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_1/O
                         net (fo=1, routed)           0.000     2.180    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sqh8v6
    SLICE_X89Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.877     0.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X89Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.287     1.163    
    SLICE_X89Y94         FDCE (Hold_fdce_C_D)         0.092     1.255    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.881%)  route 0.173ns (48.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.605     1.853    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X89Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.141     1.994 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/Q
                         net (fo=4, routed)           0.173     2.166    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6
    SLICE_X89Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.211 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_1/O
                         net (fo=1, routed)           0.000     2.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrh8v6
    SLICE_X89Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.877     0.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X89Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.287     1.163    
    SLICE_X89Y94         FDCE (Hold_fdce_C_D)         0.091     1.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.605     1.853    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDCE (Prop_fdce_C_Q)         0.164     2.017 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/Q
                         net (fo=2, routed)           0.182     2.199    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/CDBGPWRUPACK
    SLICE_X85Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.877     0.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X85Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.287     1.163    
    SLICE_X85Y98         FDCE (Hold_fdce_C_D)         0.070     1.233    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.688%)  route 0.223ns (61.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.605     1.853    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X87Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDCE (Prop_fdce_C_Q)         0.141     1.994 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/Q
                         net (fo=1, routed)           0.223     2.217    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6
    SLICE_X83Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.877     0.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X83Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.287     1.163    
    SLICE_X83Y98         FDCE (Hold_fdce_C_D)         0.075     1.238    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.246ns (60.153%)  route 0.163ns (39.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.600     1.848    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDCE (Prop_fdce_C_Q)         0.148     1.996 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/Q
                         net (fo=3, routed)           0.163     2.159    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6
    SLICE_X78Y96         LUT5 (Prop_lut5_I2_O)        0.098     2.257 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_i_1/O
                         net (fo=1, routed)           0.000     2.257    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ekg8v6
    SLICE_X78Y96         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.870     0.870    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X78Y96         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.287     1.156    
    SLICE_X78Y96         FDPE (Hold_fdpe_C_D)         0.121     1.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rqizz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.320%)  route 0.206ns (49.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.599     1.847    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rqizz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.164     2.011 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rqizz6_reg/Q
                         net (fo=2, routed)           0.206     2.217    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rqizz6
    SLICE_X78Y92         LUT6 (Prop_lut6_I0_O)        0.045     2.262 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_i_1/O
                         net (fo=1, routed)           0.000     2.262    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sdg8v6
    SLICE_X78Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.869     0.869    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X78Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.287     1.155    
    SLICE_X78Y92         FDCE (Hold_fdce_C_D)         0.121     1.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.984%)  route 0.247ns (57.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.604     1.852    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X85Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDCE (Prop_fdce_C_Q)         0.141     1.993 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/Q
                         net (fo=4, routed)           0.247     2.239    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6
    SLICE_X88Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.284 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_1/O
                         net (fo=1, routed)           0.000     2.284    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zqh8v6
    SLICE_X88Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.877     0.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X88Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.287     1.163    
    SLICE_X88Y95         FDCE (Hold_fdce_C_D)         0.121     1.284    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.747%)  route 0.221ns (54.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.604     1.852    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X85Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDCE (Prop_fdce_C_Q)         0.141     1.993 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/Q
                         net (fo=4, routed)           0.221     2.213    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6
    SLICE_X85Y98         LUT5 (Prop_lut5_I3_O)        0.045     2.258 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_i_1/O
                         net (fo=1, routed)           0.000     2.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uul8v6
    SLICE_X85Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.877     0.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X85Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.287     1.163    
    SLICE_X85Y98         FDCE (Hold_fdce_C_D)         0.092     1.255    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  1.003    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       11.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.268ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.353ns  (logic 1.443ns (13.938%)  route 8.910ns (86.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 41.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          6.653    29.433    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.756    41.756    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.756    
                         clock uncertainty           -0.307    41.449    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.701    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.701    
                         arrival time                         -29.433    
  -------------------------------------------------------------------
                         slack                                 11.268    

Slack (MET) :             11.324ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_9/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.256ns  (logic 1.443ns (14.070%)  route 8.813ns (85.930%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          6.555    29.335    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_9/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.714    41.714    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_9/CLKBWRCLK
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.307    41.407    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.659    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.659    
                         arrival time                         -29.335    
  -------------------------------------------------------------------
                         slack                                 11.324    

Slack (MET) :             11.611ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_1_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.015ns  (logic 1.443ns (14.408%)  route 8.572ns (85.592%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 41.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          6.315    29.095    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X2Y7          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.761    41.761    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y7          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.000    41.761    
                         clock uncertainty           -0.307    41.454    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.706    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         40.706    
                         arrival time                         -29.095    
  -------------------------------------------------------------------
                         slack                                 11.611    

Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_1_9/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.918ns  (logic 1.443ns (14.550%)  route 8.475ns (85.450%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          6.217    28.997    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_9/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.715    41.715    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_9/CLKBWRCLK
                         clock pessimism              0.000    41.715    
                         clock uncertainty           -0.307    41.408    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.660    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_9
  -------------------------------------------------------------------
                         required time                         40.660    
                         arrival time                         -28.997    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.804ns  (logic 1.160ns (11.832%)  route 8.644ns (88.168%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 41.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.497 r  uAHBVGA/uvga_image/img_x_carry/O[2]
                         net (fo=24, routed)          6.387    28.884    uAHBVGA/uvga_image/uimage_ram/addr_b[0]
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.756    41.756    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.756    
                         clock uncertainty           -0.307    41.449    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.744    40.705    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.705    
                         arrival time                         -28.884    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.837ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.580ns  (logic 1.443ns (15.063%)  route 8.137ns (84.937%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          5.879    28.659    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.497    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.497    
                         arrival time                         -28.659    
  -------------------------------------------------------------------
                         slack                                 11.837    

Slack (MET) :             11.929ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.697ns  (logic 1.369ns (14.118%)  route 8.328ns (85.882%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 41.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.706 r  uAHBVGA/uvga_image/img_x_carry__0/O[2]
                         net (fo=24, routed)          6.071    28.777    uAHBVGA/uvga_image/uimage_ram/addr_b[4]
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.756    41.756    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.756    
                         clock uncertainty           -0.307    41.449    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.744    40.705    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.705    
                         arrival time                         -28.777    
  -------------------------------------------------------------------
                         slack                                 11.929    

Slack (MET) :             11.953ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_11/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.677ns  (logic 1.443ns (14.912%)  route 8.234ns (85.088%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 41.765 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.780 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=24, routed)          5.977    28.757    uAHBVGA/uvga_image/uimage_ram/addr_b[5]
    RAMB36_X2Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_11/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.765    41.765    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_11/CLKBWRCLK
                         clock pessimism              0.000    41.765    
                         clock uncertainty           -0.307    41.458    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    40.710    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_11
  -------------------------------------------------------------------
                         required time                         40.710    
                         arrival time                         -28.757    
  -------------------------------------------------------------------
                         slack                                 11.953    

Slack (MET) :             11.966ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.663ns  (logic 1.466ns (15.172%)  route 8.197ns (84.828%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 41.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.581 r  uAHBVGA/uvga_image/img_x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.581    uAHBVGA/uvga_image/img_x_carry__0_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.803 r  uAHBVGA/uvga_image/img_x_carry__1/O[0]
                         net (fo=24, routed)          5.939    28.742    uAHBVGA/uvga_image/uimage_ram/addr_b[6]
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.756    41.756    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.756    
                         clock uncertainty           -0.307    41.449    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741    40.708    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.708    
                         arrival time                         -28.742    
  -------------------------------------------------------------------
                         slack                                 11.966    

Slack (MET) :             11.970ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.654ns  (logic 1.464ns (15.164%)  route 8.190ns (84.836%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 41.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.614    19.080    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    19.536 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.257    21.793    uAHBVGA/uVGAInterface/addrh_reg[9]_0[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.124    21.917 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.917    uAHBVGA/uvga_image/ram_reg_1_11_0[1]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.467 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.467    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.801 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=24, routed)          5.933    28.734    uAHBVGA/uvga_image/uimage_ram/addr_b[3]
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.756    41.756    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y6          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.756    
                         clock uncertainty           -0.307    41.449    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.745    40.704    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                         -28.734    
  -------------------------------------------------------------------
                         slack                                 11.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.418ns (10.496%)  route 3.564ns (89.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.492    -1.522    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X70Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.418    -1.104 r  uAHBVGA/uVGAInterface/addrv_reg[6]/Q
                         net (fo=25, routed)          3.564     2.460    uAHBVGA/uvga_image/uimage_ram/addr_b[12]
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.673     1.673    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/CLKBWRCLK
                         clock pessimism              0.000     1.673    
                         clock uncertainty            0.307     1.980    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.360     2.340    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.141ns (6.697%)  route 1.964ns (93.303%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.581    -0.568    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X73Y73         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  uAHBVGA/uVGAInterface/addrv_reg[1]/Q
                         net (fo=1, routed)           1.964     1.538    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[1]
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.892     0.892    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.892    
                         clock uncertainty            0.307     1.199    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.382    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.164ns (7.685%)  route 1.970ns (92.315%))
  Logic Levels:           0  
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.582    -0.567    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X74Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=25, routed)          1.970     1.568    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[3]
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.892     0.892    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.892    
                         clock uncertainty            0.307     1.199    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.382    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.141ns (7.052%)  route 1.858ns (92.948%))
  Logic Levels:           0  
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           1.858     1.407    uAHBVGA/uvga_console/ram_reg_1[2]
    SLICE_X68Y69         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.828     0.828    uAHBVGA/uvga_console/fclk
    SLICE_X68Y69         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.307     1.135    
    SLICE_X68Y69         FDRE (Hold_fdre_C_D)         0.066     1.201    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.141ns (7.040%)  route 1.862ns (92.960%))
  Logic Levels:           0  
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.862     1.410    uAHBVGA/uvga_console/uvideo_ram/Q
    SLICE_X62Y77         FDRE                                         r  uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.824     0.824    uAHBVGA/uvga_console/uvideo_ram/fclk
    SLICE_X62Y77         FDRE                                         r  uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.307     1.131    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.059     1.190    uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.337ns (9.053%)  route 3.386ns (90.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.495    -1.519    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X64Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.337    -1.182 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.386     2.203    uAHBVGA/uvga_console/ram_reg_1[0]
    SLICE_X69Y69         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.619     1.619    uAHBVGA/uvga_console/fclk
    SLICE_X69Y69         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/C
                         clock pessimism              0.000     1.619    
                         clock uncertainty            0.307     1.927    
    SLICE_X69Y69         FDRE (Hold_fdre_C_D)         0.053     1.980    uAHBVGA/uvga_console/pixel_x1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_1_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.164ns (7.472%)  route 2.031ns (92.528%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.582    -0.567    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X74Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  uAHBVGA/uVGAInterface/addrv_reg[4]/Q
                         net (fo=25, routed)          2.031     1.628    uAHBVGA/uvga_image/uimage_ram/addr_b[10]
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.907     0.907    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.307     1.214    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.397    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.164ns (7.436%)  route 2.041ns (92.564%))
  Logic Levels:           0  
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X70Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/addrv_reg[6]/Q
                         net (fo=25, routed)          2.041     1.610    uAHBVGA/uvga_image/uimage_ram/addr_b[12]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.880     0.880    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000     0.880    
                         clock uncertainty            0.307     1.187    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.370    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_10
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.418ns (10.174%)  route 3.691ns (89.826%))
  Logic Levels:           0  
  Clock Path Skew:        3.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.492    -1.522    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X70Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.418    -1.104 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=25, routed)          3.691     2.586    uAHBVGA/uvga_image/uimage_ram/addr_b[13]
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.673     1.673    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10/CLKBWRCLK
                         clock pessimism              0.000     1.673    
                         clock uncertainty            0.307     1.980    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.360     2.340    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_10
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.128ns (5.974%)  route 2.015ns (94.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.581    -0.568    uAHBVGA/uVGAInterface/vgaclk
    SLICE_X73Y73         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=1, routed)           2.015     1.575    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[0]
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.892     0.892    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X2Y28         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.892    
                         clock uncertainty            0.307     1.199    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     1.328    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       26.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.455ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2mt07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 0.580ns (4.534%)  route 12.213ns (95.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.716     1.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     2.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.246     3.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X80Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.542 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)        10.966    14.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X51Y141        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2mt07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.497    41.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X51Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2mt07_reg/C
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.135    41.369    
    SLICE_X51Y141        FDCE (Recov_fdce_C_CLR)     -0.405    40.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2mt07_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 26.455    

Slack (MET) :             26.455ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V5mt07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 0.580ns (4.534%)  route 12.213ns (95.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.716     1.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     2.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.246     3.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X80Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.542 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)        10.966    14.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X51Y141        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V5mt07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.497    41.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X51Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V5mt07_reg/C
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.135    41.369    
    SLICE_X51Y141        FDCE (Recov_fdce_C_CLR)     -0.405    40.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V5mt07_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 26.455    

Slack (MET) :             26.541ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bbss07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 0.580ns (4.534%)  route 12.213ns (95.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.716     1.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     2.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.246     3.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X80Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.542 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)        10.966    14.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X50Y141        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bbss07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.497    41.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bbss07_reg/C
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.135    41.369    
    SLICE_X50Y141        FDCE (Recov_fdce_C_CLR)     -0.319    41.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bbss07_reg
  -------------------------------------------------------------------
                         required time                         41.050    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 26.541    

Slack (MET) :             26.721ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bstnz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 0.580ns (4.561%)  route 12.135ns (95.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 41.685 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.716     1.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     2.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.246     3.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X80Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.542 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)        10.889    14.431    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X16Y154        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bstnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.685    41.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X16Y154        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bstnz6_reg/C
                         clock pessimism              0.007    41.692    
                         clock uncertainty           -0.135    41.557    
    SLICE_X16Y154        FDCE (Recov_fdce_C_CLR)     -0.405    41.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bstnz6_reg
  -------------------------------------------------------------------
                         required time                         41.152    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                 26.721    

Slack (MET) :             26.753ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fz8m17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 0.580ns (4.641%)  route 11.916ns (95.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.716     1.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     2.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.246     3.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X80Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.542 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)        10.670    14.212    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X51Y145        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fz8m17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X51Y145        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fz8m17_reg/C
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.135    41.370    
    SLICE_X51Y145        FDCE (Recov_fdce_C_CLR)     -0.405    40.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fz8m17_reg
  -------------------------------------------------------------------
                         required time                         40.965    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                 26.753    

Slack (MET) :             26.753ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Knxa17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 0.580ns (4.641%)  route 11.916ns (95.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.716     1.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     2.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.246     3.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X80Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.542 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)        10.670    14.212    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X51Y145        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Knxa17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X51Y145        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Knxa17_reg/C
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.135    41.370    
    SLICE_X51Y145        FDCE (Recov_fdce_C_CLR)     -0.405    40.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Knxa17_reg
  -------------------------------------------------------------------
                         required time                         40.965    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                 26.753    

Slack (MET) :             26.753ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Skxa17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 0.580ns (4.641%)  route 11.916ns (95.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.716     1.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     2.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.246     3.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X80Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.542 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)        10.670    14.212    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X51Y145        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Skxa17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X51Y145        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Skxa17_reg/C
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.135    41.370    
    SLICE_X51Y145        FDCE (Recov_fdce_C_CLR)     -0.405    40.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Skxa17_reg
  -------------------------------------------------------------------
                         required time                         40.965    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                 26.753    

Slack (MET) :             26.753ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W19m17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 0.580ns (4.641%)  route 11.916ns (95.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.716     1.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     2.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.246     3.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X80Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.542 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)        10.670    14.212    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X51Y145        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W19m17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X51Y145        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W19m17_reg/C
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.135    41.370    
    SLICE_X51Y145        FDCE (Recov_fdce_C_CLR)     -0.405    40.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W19m17_reg
  -------------------------------------------------------------------
                         required time                         40.965    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                 26.753    

Slack (MET) :             26.799ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yw8m17_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 0.580ns (4.641%)  route 11.916ns (95.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.716     1.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     2.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.246     3.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X80Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.542 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)        10.670    14.212    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X51Y145        FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yw8m17_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X51Y145        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yw8m17_reg/C
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.135    41.370    
    SLICE_X51Y145        FDPE (Recov_fdpe_C_PRE)     -0.359    41.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yw8m17_reg
  -------------------------------------------------------------------
                         required time                         41.011    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                 26.799    

Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpd917_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.484ns  (logic 0.580ns (4.646%)  route 11.904ns (95.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.716     1.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y105        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     2.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.246     3.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X80Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.542 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)        10.658    14.200    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X42Y149        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpd917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.503    41.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X42Y149        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpd917_reg/C
                         clock pessimism              0.007    41.510    
                         clock uncertainty           -0.135    41.375    
    SLICE_X42Y149        FDCE (Recov_fdce_C_CLR)     -0.319    41.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpd917_reg
  -------------------------------------------------------------------
                         required time                         41.056    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                 26.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cd3nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.209ns (31.056%)  route 0.464ns (68.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.199     0.917    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.962 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2/O
                         net (fo=123, routed)         0.265     1.228    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2_n_0
    SLICE_X49Y117        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cd3nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.824     0.824    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X49Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cd3nz6_reg/C
                         clock pessimism             -0.005     0.820    
    SLICE_X49Y117        FDCE (Remov_fdce_C_CLR)     -0.092     0.728    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cd3nz6_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.209ns (31.056%)  route 0.464ns (68.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.199     0.917    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.962 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2/O
                         net (fo=123, routed)         0.265     1.228    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2_n_0
    SLICE_X49Y117        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.824     0.824    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X49Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/C
                         clock pessimism             -0.005     0.820    
    SLICE_X49Y117        FDCE (Remov_fdce_C_CLR)     -0.092     0.728    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y87m17_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.209ns (31.056%)  route 0.464ns (68.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.199     0.917    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.962 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2/O
                         net (fo=123, routed)         0.265     1.228    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2_n_0
    SLICE_X49Y117        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y87m17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.824     0.824    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X49Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y87m17_reg/C
                         clock pessimism             -0.005     0.820    
    SLICE_X49Y117        FDCE (Remov_fdce_C_CLR)     -0.092     0.728    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y87m17_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hotg07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.209ns (29.775%)  route 0.493ns (70.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.199     0.917    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.962 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         0.294     1.257    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X50Y119        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hotg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.821     0.821    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hotg07_reg/C
                         clock pessimism             -0.005     0.816    
    SLICE_X50Y119        FDCE (Remov_fdce_C_CLR)     -0.067     0.749    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hotg07_reg
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qcgg07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.209ns (29.775%)  route 0.493ns (70.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.199     0.917    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.962 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         0.294     1.257    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X50Y119        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qcgg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.821     0.821    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qcgg07_reg/C
                         clock pessimism             -0.005     0.816    
    SLICE_X50Y119        FDCE (Remov_fdce_C_CLR)     -0.067     0.749    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qcgg07_reg
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T0xg07_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.209ns (29.775%)  route 0.493ns (70.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.199     0.917    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.962 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         0.294     1.257    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X50Y119        FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T0xg07_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.821     0.821    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y119        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T0xg07_reg/C
                         clock pessimism             -0.005     0.816    
    SLICE_X50Y119        FDPE (Remov_fdpe_C_PRE)     -0.071     0.745    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T0xg07_reg
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zmf917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.209ns (29.775%)  route 0.493ns (70.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.199     0.917    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.962 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         0.294     1.257    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X51Y119        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zmf917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.821     0.821    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X51Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zmf917_reg/C
                         clock pessimism             -0.005     0.816    
    SLICE_X51Y119        FDCE (Remov_fdce_C_CLR)     -0.092     0.724    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zmf917_reg
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jatg07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.118%)  route 0.509ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.199     0.917    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.962 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         0.310     1.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X47Y115        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jatg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X47Y115        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jatg07_reg/C
                         clock pessimism             -0.005     0.822    
    SLICE_X47Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.730    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jatg07_reg
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kctg07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.118%)  route 0.509ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.199     0.917    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.962 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         0.310     1.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X47Y115        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kctg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X47Y115        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kctg07_reg/C
                         clock pessimism             -0.005     0.822    
    SLICE_X47Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.730    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kctg07_reg
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G0ug07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.947%)  route 0.513ns (71.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.310     1.028    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y116        LUT3 (Prop_lut3_I2_O)        0.045     1.073 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2/O
                         net (fo=127, routed)         0.203     1.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2_n_0
    SLICE_X51Y117        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G0ug07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X51Y117        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G0ug07_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     0.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G0ug07_reg
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.551    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       13.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.039ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSEL_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.499    27.833    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X75Y100        FDCE                                         f  uAHB2ROM/APhase_HSEL_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.585    41.585    uAHB2ROM/fclk
    SLICE_X75Y100        FDCE                                         r  uAHB2ROM/APhase_HSEL_reg/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.308    41.277    
    SLICE_X75Y100        FDCE (Recov_fdce_C_CLR)     -0.405    40.872    uAHB2ROM/APhase_HSEL_reg
  -------------------------------------------------------------------
                         required time                         40.872    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                 13.039    

Slack (MET) :             13.039ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HTRANS_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.499    27.833    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X75Y100        FDCE                                         f  uAHB2ROM/APhase_HTRANS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.585    41.585    uAHB2ROM/fclk
    SLICE_X75Y100        FDCE                                         r  uAHB2ROM/APhase_HTRANS_reg[1]/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.308    41.277    
    SLICE_X75Y100        FDCE (Recov_fdce_C_CLR)     -0.405    40.872    uAHB2ROM/APhase_HTRANS_reg[1]
  -------------------------------------------------------------------
                         required time                         40.872    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                 13.039    

Slack (MET) :             13.039ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWRITE_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.499    27.833    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X75Y100        FDCE                                         f  uAHB2ROM/APhase_HWRITE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.585    41.585    uAHB2ROM/fclk
    SLICE_X75Y100        FDCE                                         r  uAHB2ROM/APhase_HWRITE_reg/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.308    41.277    
    SLICE_X75Y100        FDCE (Recov_fdce_C_CLR)     -0.405    40.872    uAHB2ROM/APhase_HWRITE_reg
  -------------------------------------------------------------------
                         required time                         40.872    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                 13.039    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.499    27.833    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X74Y100        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.585    41.585    uAHB2ROM/fclk
    SLICE_X74Y100        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[1]/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.308    41.277    
    SLICE_X74Y100        FDCE (Recov_fdce_C_CLR)     -0.361    40.916    uAHB2ROM/APhase_HWADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         40.916    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.499    27.833    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X74Y100        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.585    41.585    uAHB2ROM/fclk
    SLICE_X74Y100        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[0]/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.308    41.277    
    SLICE_X74Y100        FDCE (Recov_fdce_C_CLR)     -0.319    40.958    uAHB2ROM/APhase_HWADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                 13.125    

Slack (MET) :             13.517ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSIZE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.281ns  (logic 0.580ns (7.004%)  route 7.701ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.019    27.353    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X72Y101        FDCE                                         f  uAHB2ROM/APhase_HSIZE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.583    41.583    uAHB2ROM/fclk
    SLICE_X72Y101        FDCE                                         r  uAHB2ROM/APhase_HSIZE_reg[0]/C
                         clock pessimism              0.000    41.583    
                         clock uncertainty           -0.308    41.275    
    SLICE_X72Y101        FDCE (Recov_fdce_C_CLR)     -0.405    40.870    uAHB2ROM/APhase_HSIZE_reg[0]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -27.353    
  -------------------------------------------------------------------
                         slack                                 13.517    

Slack (MET) :             13.517ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSIZE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.281ns  (logic 0.580ns (7.004%)  route 7.701ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.019    27.353    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X72Y101        FDCE                                         f  uAHB2ROM/APhase_HSIZE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.583    41.583    uAHB2ROM/fclk
    SLICE_X72Y101        FDCE                                         r  uAHB2ROM/APhase_HSIZE_reg[1]/C
                         clock pessimism              0.000    41.583    
                         clock uncertainty           -0.308    41.275    
    SLICE_X72Y101        FDCE (Recov_fdce_C_CLR)     -0.405    40.870    uAHB2ROM/APhase_HSIZE_reg[1]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -27.353    
  -------------------------------------------------------------------
                         slack                                 13.517    

Slack (MET) :             13.522ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HSIZE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.277ns  (logic 0.580ns (7.007%)  route 7.697ns (92.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.015    27.348    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X73Y101        FDCE                                         f  uAHB2RAM/APhase_HSIZE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.583    41.583    uAHB2RAM/fclk
    SLICE_X73Y101        FDCE                                         r  uAHB2RAM/APhase_HSIZE_reg[0]/C
                         clock pessimism              0.000    41.583    
                         clock uncertainty           -0.308    41.275    
    SLICE_X73Y101        FDCE (Recov_fdce_C_CLR)     -0.405    40.870    uAHB2RAM/APhase_HSIZE_reg[0]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -27.348    
  -------------------------------------------------------------------
                         slack                                 13.522    

Slack (MET) :             13.522ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HSIZE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.277ns  (logic 0.580ns (7.007%)  route 7.697ns (92.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.015    27.348    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X73Y101        FDCE                                         f  uAHB2RAM/APhase_HSIZE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.583    41.583    uAHB2RAM/fclk
    SLICE_X73Y101        FDCE                                         r  uAHB2RAM/APhase_HSIZE_reg[1]/C
                         clock pessimism              0.000    41.583    
                         clock uncertainty           -0.308    41.275    
    SLICE_X73Y101        FDCE (Recov_fdce_C_CLR)     -0.405    40.870    uAHB2RAM/APhase_HSIZE_reg[1]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -27.348    
  -------------------------------------------------------------------
                         slack                                 13.522    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/xn_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        7.782ns  (logic 0.580ns (7.453%)  route 7.202ns (92.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         3.520    26.854    uAHBVGA/uvga_console/reg_sys_rst_n_reg
    SLICE_X60Y68         FDCE                                         f  uAHBVGA/uvga_console/xn_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.496    41.496    uAHBVGA/uvga_console/fclk
    SLICE_X60Y68         FDCE                                         r  uAHBVGA/uvga_console/xn_reg[2]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.308    41.189    
    SLICE_X60Y68         FDCE (Recov_fdce_C_CLR)     -0.361    40.828    uAHBVGA/uvga_console/xn_reg[2]
  -------------------------------------------------------------------
                         required time                         40.828    
                         arrival time                         -26.854    
  -------------------------------------------------------------------
                         slack                                 13.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.186ns (8.845%)  route 1.917ns (91.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.107     0.656    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X54Y116        LUT1 (Prop_lut1_I0_O)        0.045     0.701 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.810     1.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X54Y116        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.308     1.130    
    SLICE_X54Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.063    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.186ns (8.845%)  route 1.917ns (91.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.107     0.656    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X54Y116        LUT1 (Prop_lut1_I0_O)        0.045     0.701 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.810     1.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X54Y116        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.308     1.130    
    SLICE_X54Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.063    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.186ns (8.366%)  route 2.037ns (91.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.482     1.631    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X65Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X65Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[12]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.308     1.133    
    SLICE_X65Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    uAHB2RAM/APhase_HWADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.186ns (8.350%)  route 2.042ns (91.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.486     1.635    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X64Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X64Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[14]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.308     1.133    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    uAHB2RAM/APhase_HWADDR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.186ns (8.350%)  route 2.042ns (91.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.486     1.635    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X64Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X64Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[2]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.308     1.133    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    uAHB2RAM/APhase_HWADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.186ns (8.350%)  route 2.042ns (91.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.486     1.635    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X64Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X64Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[3]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.308     1.133    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    uAHB2RAM/APhase_HWADDR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.186ns (8.350%)  route 2.042ns (91.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.486     1.635    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X64Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X64Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[8]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.308     1.133    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    uAHB2RAM/APhase_HWADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.186ns (7.841%)  route 2.186ns (92.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.631     1.780    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X66Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X66Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[5]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.308     1.133    
    SLICE_X66Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.066    uAHB2RAM/APhase_HWADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.186ns (7.841%)  route 2.186ns (92.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.631     1.780    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X66Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X66Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[6]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.308     1.133    
    SLICE_X66Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.066    uAHB2RAM/APhase_HWADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.186ns (7.841%)  route 2.186ns (92.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.631     1.780    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X66Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X66Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[7]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.308     1.133    
    SLICE_X66Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.066    uAHB2RAM/APhase_HWADDR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.713    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       13.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.040ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSEL_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.499    27.833    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X75Y100        FDCE                                         f  uAHB2ROM/APhase_HSEL_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.585    41.585    uAHB2ROM/fclk
    SLICE_X75Y100        FDCE                                         r  uAHB2ROM/APhase_HSEL_reg/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.307    41.277    
    SLICE_X75Y100        FDCE (Recov_fdce_C_CLR)     -0.405    40.872    uAHB2ROM/APhase_HSEL_reg
  -------------------------------------------------------------------
                         required time                         40.872    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                 13.040    

Slack (MET) :             13.040ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HTRANS_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.499    27.833    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X75Y100        FDCE                                         f  uAHB2ROM/APhase_HTRANS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.585    41.585    uAHB2ROM/fclk
    SLICE_X75Y100        FDCE                                         r  uAHB2ROM/APhase_HTRANS_reg[1]/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.307    41.277    
    SLICE_X75Y100        FDCE (Recov_fdce_C_CLR)     -0.405    40.872    uAHB2ROM/APhase_HTRANS_reg[1]
  -------------------------------------------------------------------
                         required time                         40.872    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                 13.040    

Slack (MET) :             13.040ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWRITE_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.499    27.833    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X75Y100        FDCE                                         f  uAHB2ROM/APhase_HWRITE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.585    41.585    uAHB2ROM/fclk
    SLICE_X75Y100        FDCE                                         r  uAHB2ROM/APhase_HWRITE_reg/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.307    41.277    
    SLICE_X75Y100        FDCE (Recov_fdce_C_CLR)     -0.405    40.872    uAHB2ROM/APhase_HWRITE_reg
  -------------------------------------------------------------------
                         required time                         40.872    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                 13.040    

Slack (MET) :             13.084ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.499    27.833    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X74Y100        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.585    41.585    uAHB2ROM/fclk
    SLICE_X74Y100        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[1]/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.307    41.277    
    SLICE_X74Y100        FDCE (Recov_fdce_C_CLR)     -0.361    40.916    uAHB2ROM/APhase_HWADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         40.916    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                 13.084    

Slack (MET) :             13.126ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.499    27.833    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X74Y100        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.585    41.585    uAHB2ROM/fclk
    SLICE_X74Y100        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[0]/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.307    41.277    
    SLICE_X74Y100        FDCE (Recov_fdce_C_CLR)     -0.319    40.958    uAHB2ROM/APhase_HWADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                 13.126    

Slack (MET) :             13.518ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSIZE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.281ns  (logic 0.580ns (7.004%)  route 7.701ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.019    27.353    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X72Y101        FDCE                                         f  uAHB2ROM/APhase_HSIZE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.583    41.583    uAHB2ROM/fclk
    SLICE_X72Y101        FDCE                                         r  uAHB2ROM/APhase_HSIZE_reg[0]/C
                         clock pessimism              0.000    41.583    
                         clock uncertainty           -0.307    41.275    
    SLICE_X72Y101        FDCE (Recov_fdce_C_CLR)     -0.405    40.870    uAHB2ROM/APhase_HSIZE_reg[0]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -27.353    
  -------------------------------------------------------------------
                         slack                                 13.518    

Slack (MET) :             13.518ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSIZE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.281ns  (logic 0.580ns (7.004%)  route 7.701ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.019    27.353    uAHB2ROM/APhase_HSEL_reg_0
    SLICE_X72Y101        FDCE                                         f  uAHB2ROM/APhase_HSIZE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.583    41.583    uAHB2ROM/fclk
    SLICE_X72Y101        FDCE                                         r  uAHB2ROM/APhase_HSIZE_reg[1]/C
                         clock pessimism              0.000    41.583    
                         clock uncertainty           -0.307    41.275    
    SLICE_X72Y101        FDCE (Recov_fdce_C_CLR)     -0.405    40.870    uAHB2ROM/APhase_HSIZE_reg[1]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -27.353    
  -------------------------------------------------------------------
                         slack                                 13.518    

Slack (MET) :             13.522ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HSIZE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.277ns  (logic 0.580ns (7.007%)  route 7.697ns (92.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.015    27.348    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X73Y101        FDCE                                         f  uAHB2RAM/APhase_HSIZE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.583    41.583    uAHB2RAM/fclk
    SLICE_X73Y101        FDCE                                         r  uAHB2RAM/APhase_HSIZE_reg[0]/C
                         clock pessimism              0.000    41.583    
                         clock uncertainty           -0.307    41.275    
    SLICE_X73Y101        FDCE (Recov_fdce_C_CLR)     -0.405    40.870    uAHB2RAM/APhase_HSIZE_reg[0]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -27.348    
  -------------------------------------------------------------------
                         slack                                 13.522    

Slack (MET) :             13.522ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HSIZE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.277ns  (logic 0.580ns (7.007%)  route 7.697ns (92.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         4.015    27.348    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X73Y101        FDCE                                         f  uAHB2RAM/APhase_HSIZE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.583    41.583    uAHB2RAM/fclk
    SLICE_X73Y101        FDCE                                         r  uAHB2RAM/APhase_HSIZE_reg[1]/C
                         clock pessimism              0.000    41.583    
                         clock uncertainty           -0.307    41.275    
    SLICE_X73Y101        FDCE (Recov_fdce_C_CLR)     -0.405    40.870    uAHB2RAM/APhase_HSIZE_reg[1]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -27.348    
  -------------------------------------------------------------------
                         slack                                 13.522    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/xn_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        7.782ns  (logic 0.580ns (7.453%)  route 7.202ns (92.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 19.071 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.606    19.071    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456    19.527 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          3.682    23.210    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.334 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         3.520    26.854    uAHBVGA/uvga_console/reg_sys_rst_n_reg
    SLICE_X60Y68         FDCE                                         f  uAHBVGA/uvga_console/xn_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        1.496    41.496    uAHBVGA/uvga_console/fclk
    SLICE_X60Y68         FDCE                                         r  uAHBVGA/uvga_console/xn_reg[2]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.307    41.189    
    SLICE_X60Y68         FDCE (Recov_fdce_C_CLR)     -0.361    40.828    uAHBVGA/uvga_console/xn_reg[2]
  -------------------------------------------------------------------
                         required time                         40.828    
                         arrival time                         -26.854    
  -------------------------------------------------------------------
                         slack                                 13.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.186ns (8.845%)  route 1.917ns (91.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.107     0.656    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X54Y116        LUT1 (Prop_lut1_I0_O)        0.045     0.701 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.810     1.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X54Y116        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.307     1.130    
    SLICE_X54Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.063    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.186ns (8.845%)  route 1.917ns (91.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.107     0.656    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X54Y116        LUT1 (Prop_lut1_I0_O)        0.045     0.701 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.810     1.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X54Y116        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y116        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.307     1.130    
    SLICE_X54Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.063    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.186ns (8.366%)  route 2.037ns (91.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.482     1.631    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X65Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X65Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[12]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.307     1.133    
    SLICE_X65Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    uAHB2RAM/APhase_HWADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.186ns (8.350%)  route 2.042ns (91.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.486     1.635    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X64Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X64Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[14]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.307     1.133    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    uAHB2RAM/APhase_HWADDR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.186ns (8.350%)  route 2.042ns (91.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.486     1.635    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X64Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X64Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[2]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.307     1.133    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    uAHB2RAM/APhase_HWADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.186ns (8.350%)  route 2.042ns (91.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.486     1.635    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X64Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X64Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[3]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.307     1.133    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    uAHB2RAM/APhase_HWADDR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.186ns (8.350%)  route 2.042ns (91.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.486     1.635    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X64Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X64Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[8]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.307     1.133    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.041    uAHB2RAM/APhase_HWADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.186ns (7.841%)  route 2.186ns (92.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.631     1.780    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X66Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X66Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[5]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.307     1.133    
    SLICE_X66Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.066    uAHB2RAM/APhase_HWADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.186ns (7.841%)  route 2.186ns (92.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.631     1.780    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X66Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X66Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[6]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.307     1.133    
    SLICE_X66Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.066    uAHB2RAM/APhase_HWADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.186ns (7.841%)  route 2.186ns (92.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.556    -0.592    vgaclk
    SLICE_X52Y113        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.555     1.104    uAHBVGA/uvga_console/Q
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  uAHBVGA/uvga_console/APhase_HWADDR[14]_i_1/O
                         net (fo=153, routed)         0.631     1.780    uAHB2RAM/APhase_HSEL_reg_0
    SLICE_X66Y78         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=58, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5384, routed)        0.826     0.826    uAHB2RAM/fclk
    SLICE_X66Y78         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[7]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.307     1.133    
    SLICE_X66Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.066    uAHB2RAM/APhase_HWADDR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.714    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.706ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.580ns (20.187%)  route 2.293ns (79.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 25.137 - 20.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.456     6.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.894     7.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.140 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           1.399     8.539    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X81Y87         FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.596    25.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X81Y87         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.499    25.636    
                         clock uncertainty           -0.035    25.600    
    SLICE_X81Y87         FDPE (Recov_fdpe_C_PRE)     -0.356    25.244    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.244    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                 16.706    

Slack (MET) :             16.813ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.307%)  route 2.142ns (78.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 25.139 - 20.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.456     6.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.894     7.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.140 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           1.248     8.388    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X81Y89         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.598    25.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X81Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.499    25.638    
                         clock uncertainty           -0.035    25.602    
    SLICE_X81Y89         FDCE (Recov_fdce_C_CLR)     -0.402    25.200    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.200    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                 16.813    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L3vzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.580ns (12.578%)  route 4.031ns (87.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 45.138 - 40.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.456     6.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.889     7.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.135 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          3.142    10.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X79Y93         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L3vzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.597    45.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L3vzz6_reg/C
                         clock pessimism              0.482    45.620    
                         clock uncertainty           -0.035    45.584    
    SLICE_X79Y93         FDCE (Recov_fdce_C_CLR)     -0.405    45.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L3vzz6_reg
  -------------------------------------------------------------------
                         required time                         45.179    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1vzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.580ns (12.578%)  route 4.031ns (87.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 45.138 - 40.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.456     6.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.889     7.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.135 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          3.142    10.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X79Y93         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1vzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.597    45.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1vzz6_reg/C
                         clock pessimism              0.482    45.620    
                         clock uncertainty           -0.035    45.584    
    SLICE_X79Y93         FDCE (Recov_fdce_C_CLR)     -0.405    45.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1vzz6_reg
  -------------------------------------------------------------------
                         required time                         45.179    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             35.083ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.580ns (13.094%)  route 3.850ns (86.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 45.137 - 40.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.456     6.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.889     7.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.135 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.960    10.095    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X79Y92         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.596    45.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/C
                         clock pessimism              0.482    45.619    
                         clock uncertainty           -0.035    45.583    
    SLICE_X79Y92         FDCE (Recov_fdce_C_CLR)     -0.405    45.178    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg
  -------------------------------------------------------------------
                         required time                         45.178    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                 35.083    

Slack (MET) :             35.083ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.580ns (13.094%)  route 3.850ns (86.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 45.137 - 40.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.456     6.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.889     7.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.135 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.960    10.095    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X79Y92         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.596    45.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg/C
                         clock pessimism              0.482    45.619    
                         clock uncertainty           -0.035    45.583    
    SLICE_X79Y92         FDCE (Recov_fdce_C_CLR)     -0.405    45.178    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg
  -------------------------------------------------------------------
                         required time                         45.178    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                 35.083    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndkzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.580ns (13.870%)  route 3.602ns (86.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 45.134 - 40.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.456     6.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.889     7.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.135 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.713     9.847    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X77Y91         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.593    45.134    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X77Y91         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndkzz6_reg/C
                         clock pessimism              0.482    45.616    
                         clock uncertainty           -0.035    45.580    
    SLICE_X77Y91         FDCE (Recov_fdce_C_CLR)     -0.405    45.175    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndkzz6_reg
  -------------------------------------------------------------------
                         required time                         45.175    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.414ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kbkzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.580ns (13.876%)  route 3.600ns (86.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 45.132 - 40.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.456     6.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.889     7.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.135 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.711     9.845    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X76Y88         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kbkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.591    45.132    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X76Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kbkzz6_reg/C
                         clock pessimism              0.482    45.614    
                         clock uncertainty           -0.035    45.578    
    SLICE_X76Y88         FDCE (Recov_fdce_C_CLR)     -0.319    45.259    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kbkzz6_reg
  -------------------------------------------------------------------
                         required time                         45.259    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                 35.414    

Slack (MET) :             35.438ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.580ns (13.937%)  route 3.582ns (86.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 45.138 - 40.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.456     6.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.889     7.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.135 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.693     9.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X84Y81         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.597    45.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                         clock pessimism              0.482    45.620    
                         clock uncertainty           -0.035    45.584    
    SLICE_X84Y81         FDCE (Recov_fdce_C_CLR)     -0.319    45.265    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg
  -------------------------------------------------------------------
                         required time                         45.265    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 35.438    

Slack (MET) :             35.438ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.580ns (13.937%)  route 3.582ns (86.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 45.138 - 40.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.456     6.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.889     7.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.135 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.693     9.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X84Y81         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.597    45.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X84Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                         clock pessimism              0.482    45.620    
                         clock uncertainty           -0.035    45.584    
    SLICE_X84Y81         FDCE (Recov_fdce_C_CLR)     -0.319    45.265    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg
  -------------------------------------------------------------------
                         required time                         45.265    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 35.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.838%)  route 0.459ns (71.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.241     2.231    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.276 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          0.218     2.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X78Y95         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.870     2.460    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/C
                         clock pessimism             -0.577     1.884    
    SLICE_X78Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.838%)  route 0.459ns (71.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.241     2.231    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.276 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          0.218     2.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X78Y95         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.870     2.460    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/C
                         clock pessimism             -0.577     1.884    
    SLICE_X78Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.684%)  route 0.441ns (70.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.241     2.231    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.276 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.199     2.475    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X80Y98         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/C
                         clock pessimism             -0.599     1.865    
    SLICE_X80Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.798    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I4lzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.838%)  route 0.459ns (71.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.241     2.231    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.276 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          0.218     2.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X79Y95         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I4lzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.870     2.460    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I4lzz6_reg/C
                         clock pessimism             -0.577     1.884    
    SLICE_X79Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I4lzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S7lzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.838%)  route 0.459ns (71.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.241     2.231    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.276 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          0.218     2.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X79Y95         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S7lzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.870     2.460    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S7lzz6_reg/C
                         clock pessimism             -0.577     1.884    
    SLICE_X79Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S7lzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.838%)  route 0.459ns (71.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.241     2.231    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.276 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          0.218     2.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X79Y95         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.870     2.460    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
                         clock pessimism             -0.577     1.884    
    SLICE_X79Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.684%)  route 0.441ns (70.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.241     2.231    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.276 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.199     2.475    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X81Y98         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/C
                         clock pessimism             -0.599     1.865    
    SLICE_X81Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.684%)  route 0.441ns (70.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.241     2.231    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.276 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.199     2.475    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X81Y98         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/C
                         clock pessimism             -0.599     1.865    
    SLICE_X81Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.520%)  route 0.490ns (72.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.316     2.306    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.174     2.524    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X81Y93         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.872     2.462    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/C
                         clock pessimism             -0.599     1.864    
    SLICE_X81Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.772    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.520%)  route 0.490ns (72.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.316     2.306    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X81Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.174     2.524    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X81Y93         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.872     2.462    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/C
                         clock pessimism             -0.599     1.864    
    SLICE_X81Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.772    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.753    





