•	Architected and functionally & formally Verified the sophisticated 802.11a Wi-Fi Protocol using Verilog HDL, subsequently enhancing its prowess through Python and MyHDL integrations. 
•	Conducted a meticulous comparative analysis of both renditions in terms of PPA, showing superior performance in the Python-imbued version. 
•	Executed a rigorous verification of the Python-centric design via UVM and extensive formal evaluations, rectifying any temporal discrepancies with STA. 
