# ğŸ“˜ **Experiment 7 â€“ Basic Gates, SOP & POS Implementation in Verilog**

## ğŸ”¹ **Aim**

1. **Develop Verilog modules for basic logic gates and verify their truth tables.**
2. **Design and simulate HDL code to implement SOP and POS expressions.**

---

## ğŸ“ **Folder Structure**

```
Exp7/
â”œâ”€â”€ dfgates.v
â”œâ”€â”€ sfgates.v
â”œâ”€â”€ sopdf.v
â”œâ”€â”€ sopsf.v
â”œâ”€â”€ posdf.v
â”œâ”€â”€ possf.v
â”œâ”€â”€ tb_dfgates.v
â”œâ”€â”€ tb_sfgates.v
â”œâ”€â”€ tb_sopdf.v
â”œâ”€â”€ tb_sopsf.v
â”œâ”€â”€ tb_posdf.v
â”œâ”€â”€ tb_possf.v
â””â”€â”€ sim/
```

---

# ğŸ§© **Part 1 â€” Basic Gates**

Two models are created:

### **1. Dataflow Model â€“ `dfgates.v`**

Implements gates using **assign** statements.

### **2. Structural Model â€“ `sfgates.v`**

Implements gates using **gate-level primitives**:

```
and, or, not, xor, nand, xnor
```

### **Testbench**

* `tb_dfgates.v`
* `tb_sfgates.v`

Both testbenches apply **all input combinations** of `a` and `b` and store waveforms using:

```verilog
$dumpfile("sim/wave.vcd");
$dumpvars(0, testbench_name);
```

---

# ğŸ§© **Part 2 â€” SOP & POS Expressions**

### **SOP Expression Implemented**

[
F = a'c' + b'c
]

#### âœ” Dataflow Model â€” `sopdf.v`

Uses `assign`.

#### âœ” Structural Model â€” `sopsf.v`

Uses `not`, `and`, `or`.

#### Testbenches:

* `tb_sopdf.v`
* `tb_sopsf.v`

---

### **POS Expression Implemented**

[
F = (a + d')(b + d)
]

#### âœ” Dataflow Model â€” `posdf.v`

Uses OR & AND combinations.

#### âœ” Structural Model â€” `possf.v`

Uses `not`, `or`, `and`.

#### Testbenches:

* `tb_posdf.v`
* `tb_possf.v`

---

# â–¶ **How to Run (Manjaro + Icarus Verilog)**

### **Compile**

```bash
iverilog -o gates_tb tb_sfgates.v sfgates.v
```

### **Run**

```bash
vvp gates_tb
```

### **Open Waveform**

```bash
gtkwave sim/wave_sfgates.vcd
```

---

# ğŸ“Œ **Expected Outcome**

âœ” Truth tables of **all basic gates** are verified.
âœ” SOP & POS expressions are implemented using **dataflow** and **structural** models.
âœ” Waveform visualization clearly shows gate-level behavior.
âœ” Understanding of **HDL modeling styles** is strengthened.

---
