#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 24 11:09:54 2022
# Process ID: 14596
# Current directory: d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/managed_ip_project/managed_ip_project.tmp/axi_lite_master_v1_0_project/axi_lite_master_v1_0_project.runs/synth_1
# Command line: vivado.exe -log axi_lite_master_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_lite_master_v1_0.tcl
# Log file: d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/managed_ip_project/managed_ip_project.tmp/axi_lite_master_v1_0_project/axi_lite_master_v1_0_project.runs/synth_1/axi_lite_master_v1_0.vds
# Journal file: d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/managed_ip_project/managed_ip_project.tmp/axi_lite_master_v1_0_project/axi_lite_master_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source axi_lite_master_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/vivadocode/axi_stream_dma/bus_bandwidth_test/managed_ip_project/managed_ip_project.tmp/axi_lite_master_v1_0_project/axi_lite_master_v1_0_project.cache/ip 
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0_M00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0.v:]
Command: synth_design -top axi_lite_master_v1_0 -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12920 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_lite_master_v1_0_M00_AXI with formal parameter declaration list [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0_M00_AXI.v:120]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 478.504 ; gain = 114.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_lite_master_v1_0' [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0.v:4]
	Parameter C_M00_AXI_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_lite_master_v1_0_M00_AXI' [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0_M00_AXI.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0_M00_AXI.v:100]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0_M00_AXI.v:100]
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0_M00_AXI.v:524]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0_M00_AXI.v:100]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0_M00_AXI.v:100]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_master_v1_0_M00_AXI' (1#1) [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_master_v1_0' (2#1) [d:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/ip_repo/axi_lite_master_1.0/hdl/axi_lite_master_v1_0.v:4]
WARNING: [Synth 8-3331] design axi_lite_master_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axi_lite_master_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 512.711 ; gain = 148.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 512.711 ; gain = 148.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 512.711 ; gain = 148.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axi_lite_master_v1_0_M00_AXI'
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
            INIT_COMPARE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'axi_lite_master_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 512.711 ; gain = 148.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_lite_master_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design axi_lite_master_v1_0 has port m00_axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_lite_master_v1_0 has port m00_axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_lite_master_v1_0 has port m00_axi_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_lite_master_v1_0 has port m00_axi_wstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design axi_lite_master_v1_0 has port m00_axi_wstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design axi_lite_master_v1_0 has port m00_axi_wstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_lite_master_v1_0 has port m00_axi_wstrb[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_lite_master_v1_0 has port m00_axi_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_lite_master_v1_0 has port m00_axi_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_lite_master_v1_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design axi_lite_master_v1_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design axi_lite_master_v1_0 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[3]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[4]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[5]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[6]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[7]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[8]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[9]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[10]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[11]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[12]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[13]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[14]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[15]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[16]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[17]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[18]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[19]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[20]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[21]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[22]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[23]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[24]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[25]' (FDSE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[26]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[27]' (FDSE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[28]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[29]' (FDSE) to 'axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_lite_master_v1_0_M00_AXI_inst/expected_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\axi_lite_master_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\axi_lite_master_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[3]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[4]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[5]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[6]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[7]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[8]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[9]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[10]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[11]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[12]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[13]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[14]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[15]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[16]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[17]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[18]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[19]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[20]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[21]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[22]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[23]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[24]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[25]' (FDSE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[26]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[27]' (FDSE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[28]' (FDRE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[29]' (FDSE) to 'axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\axi_lite_master_v1_0_M00_AXI_inst/axi_wdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/\axi_lite_master_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/\axi_lite_master_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 687.555 ; gain = 323.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 687.555 ; gain = 323.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 688.066 ; gain = 323.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 688.066 ; gain = 323.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 688.066 ; gain = 323.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 688.066 ; gain = 323.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 688.066 ; gain = 323.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 688.066 ; gain = 323.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 688.066 ; gain = 323.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |     5|
|4     |LUT2   |    11|
|5     |LUT3   |    16|
|6     |LUT4   |     9|
|7     |LUT5   |     3|
|8     |LUT6   |     8|
|9     |FDRE   |    93|
|10    |IBUF   |    42|
|11    |OBUF   |   113|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   322|
|2     |  axi_lite_master_v1_0_M00_AXI_inst |axi_lite_master_v1_0_M00_AXI |   166|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 688.066 ; gain = 323.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 688.066 ; gain = 323.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 688.066 ; gain = 323.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 792.934 ; gain = 440.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.934 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'd:/VivadoCode/AXI_Stream_DMA/bus_bandwidth_test/managed_ip_project/managed_ip_project.tmp/axi_lite_master_v1_0_project/axi_lite_master_v1_0_project.runs/synth_1/axi_lite_master_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_lite_master_v1_0_utilization_synth.rpt -pb axi_lite_master_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 11:10:07 2022...
