#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb8b7c01c60 .scope module, "C1KGenB" "C1KGenB" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST"
    .port_info 1 /INPUT 1 "CK"
    .port_info 2 /OUTPUT 1 "C1K"
L_0x7fb8b7c12380 .functor BUFZ 1, v0x7fb8b7c12110_0, C4<0>, C4<0>, C4<0>;
v0x7fb8b7c01e90_0 .net "C1K", 0 0, L_0x7fb8b7c12380;  1 drivers
o0x1036a6038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb8b7c11f40_0 .net "CK", 0 0, o0x1036a6038;  0 drivers
o0x1036a6068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb8b7c11fe0_0 .net "RST", 0 0, o0x1036a6068;  0 drivers
v0x7fb8b7c12070_0 .var "c1kd", 0 0;
v0x7fb8b7c12110_0 .var "c1kq", 0 0;
v0x7fb8b7c121f0_0 .var "ctd", 15 0;
v0x7fb8b7c122a0_0 .var "ctq", 15 0;
E_0x7fb8b7c01e10/0 .event negedge, v0x7fb8b7c11fe0_0;
E_0x7fb8b7c01e10/1 .event posedge, v0x7fb8b7c11f40_0;
E_0x7fb8b7c01e10 .event/or E_0x7fb8b7c01e10/0, E_0x7fb8b7c01e10/1;
E_0x7fb8b7c01e50 .event edge, v0x7fb8b7c122a0_0, v0x7fb8b7c12110_0;
    .scope S_0x7fb8b7c01c60;
T_0 ;
    %wait E_0x7fb8b7c01e50;
    %load/vec4 v0x7fb8b7c122a0_0;
    %cmpi/u 49999, 0, 16;
    %jmp/0xz  T_0.0, 5;
    %load/vec4 v0x7fb8b7c12110_0;
    %store/vec4 v0x7fb8b7c12070_0, 0, 1;
    %load/vec4 v0x7fb8b7c122a0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x7fb8b7c121f0_0, 0, 16;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb8b7c12110_0;
    %inv;
    %store/vec4 v0x7fb8b7c12070_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8b7c121f0_0, 0, 16;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb8b7c01c60;
T_1 ;
    %wait E_0x7fb8b7c01e10;
    %load/vec4 v0x7fb8b7c11fe0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb8b7c12110_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8b7c122a0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb8b7c12070_0;
    %store/vec4 v0x7fb8b7c12110_0, 0, 1;
    %load/vec4 v0x7fb8b7c121f0_0;
    %store/vec4 v0x7fb8b7c122a0_0, 0, 16;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/koki/workspace/tus/verilog/DigitalCircuit2/libs/C1KGenB.v";
