From a69b975cd625211311f7a434b4ce39c7607b8fda Mon Sep 17 00:00:00 2001
From: Scott Ellis <scott@jumpnowtek.com>
Date: Fri, 23 Jan 2015 15:58:53 -0500
Subject: [PATCH 1/2] dts: omap4: add omap443x dtsi

---
 sys/boot/fdt/dts/arm/omap443x.dtsi | 172 +++++++++++++++++++++++++++++++++++++
 1 file changed, 172 insertions(+)
 create mode 100644 sys/boot/fdt/dts/arm/omap443x.dtsi

diff --git sys/boot/fdt/dts/arm/omap443x.dtsi sys/boot/fdt/dts/arm/omap443x.dtsi
new file mode 100644
index 0000000..409e13f
--- /dev/null
+++ sys/boot/fdt/dts/arm/omap443x.dtsi
@@ -0,0 +1,172 @@
+/*-
+ * Copyright (c) 2011 The FreeBSD Foundation
+ * All rights reserved.
+ *
+ * Developed by Damjan Marion <damjan.marion@gmail.com>
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ * 
+ * $FreeBSD$
+ */
+
+/ {
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+	compatible = "ti,omap4430", "ti,omap4";
+	interrupt-parent = <&gic>;
+
+	gic: interrupt-controller@48241000 {
+		compatible = "arm,cortex-a9-gic";
+		interrupt-controller;
+		#interrupt-cells = <1>;
+		reg = <0x48241000 0x1000>,
+		      <0x48240100 0x0100>;
+	};
+
+	L2: l2-cache-controller@48242000 {
+		compatible = "arm,pl310-cache";
+		reg = <0x48242000 0x1000>;
+		interrupts = <32>;
+		cache-level = <2>;
+	};
+
+	soc: omap4430 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "simple-bus";
+		ranges;
+		bus-frequency = <0>;
+
+		omap4_prcm@4a306000 {
+	   		compatible = "ti,omap4_prcm";
+   			reg = <0x4a306000 0x2000
+			       0x4a004000 0x1000
+			       0x4a008000 0x2000
+			       0x4a30a000 0x0520>;
+		};
+				     
+		mp_tmr@48240200 {
+			compatible = "arm,mpcore-timers";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x48240200 0x100>,
+			      <0x48240600 0x100>;
+			interrupts = <27 29>;
+		};
+
+		sdma: dma-controller@x4a056000 {
+			compatible = "ti,omap4430-sdma", "ti,sdma";
+			reg = <0x4A056000 0x1000>;
+			interrupts = <44 45 46 47>;
+		};
+
+		GPIO: gpio {
+			#gpio-cells = <3>;
+			compatible = "ti,omap4-gpio";
+			gpio-controller;
+			reg = <0x4a310000 0x1000
+			       0x48055000 0x1000
+			       0x48057000 0x1000
+			       0x48059000 0x1000
+			       0x4805b000 0x1000
+			       0x4805d000 0x1000>;
+			interrupts = <61 62 63 64 65 66>;
+		};
+
+		uart3: serial@48020000 {
+			compatible = "ti,omap4-uart", "ti,ns16550";
+			reg = <0x48020000 0x400>;
+			reg-shift = <2>;
+			interrupts = <106>;
+			clock-frequency = <48000000>;
+			uart-device-id = <3>;
+		};
+
+		uart1: serial@4806a000 {
+			compatible = "ti,omap4-uart", "ti,ns16550";
+			reg = <0x4806a000 0x400>;
+			reg-shift = <2>;
+			interrupts = <104>;
+			clock-frequency = <48000000>;
+			uart-device-id = <1>;
+		};
+
+		uart2: serial@4806c000 {
+			compatible = "ti,omap4-uart", "ti,ns16550";
+			reg = <0x4806c000 0x400>;
+			reg-shift = <2>;
+			interrupts = <105>;
+			clock-frequency = <48000000>;
+			uart-device-id = <2>;
+		};
+		
+		uart4: serial@4806e000 {
+			compatible = "ti,omap4-uart", "ti,ns16550";
+			reg = <0x4806e000 0x400>;
+			reg-shift = <2>;
+			interrupts = <102>;
+			clock-frequency = <48000000>;
+			uart-device-id = <4>;
+		};
+
+		i2c1: i2c@48070000 {
+			compatible = "ti,omap4-i2c", "ti,i2c";
+			reg = <0x48070000 0x100>;
+			interrupts = <88>;
+			i2c-device-id = <1>;
+			clock-frequency = <100000>;
+		};
+
+		i2c2: i2c@48072000 {
+			compatible = "ti,omap4-i2c", "ti,i2c";
+			reg = <0x48072000 0x100>;
+			interrupts = <89>;
+			i2c-device-id = <2>;
+			clock-frequency = <400000>;
+		};
+
+		i2c3: i2c@48060000 {
+			compatible = "ti,omap4-i2c", "ti,i2c";
+			reg = <0x48060000 0x100>;
+			interrupts = <93>;
+			i2c-device-id = <3>;
+			clock-frequency = <100000>;
+		};
+
+		i2c4: i2c@48350000 {
+			compatible = "ti,omap4-i2c", "ti,i2c";
+			reg = <0x48350000 0x100>;
+			interrupts = <95>;
+			i2c-device-id = <4>;
+			clock-frequency = <100000>;
+		};
+
+		mmc1: mmc@x4809C000 {
+			compatible = "ti,omap4-hsmmc";
+			reg = <0x4809C000 0x1000>;
+			interrupts = <115>;
+			mmchs-device-id = <1>;
+			non-removable;
+		};
+	};
+};
