vendor_name = ModelSim
source_file = 1, /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1d/ej1d.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej1/ej1d/db/ej1d.cbx.xml
design_name = ej1d
instance = comp, \salidas[1]~output , salidas[1]~output, ej1d, 1
instance = comp, \salidas[0]~output , salidas[0]~output, ej1d, 1
instance = comp, \entradas[0]~input , entradas[0]~input, ej1d, 1
instance = comp, \entradas[1]~input , entradas[1]~input, ej1d, 1
instance = comp, \entradas[2]~input , entradas[2]~input, ej1d, 1
instance = comp, \Mux1~0 , Mux1~0, ej1d, 1
instance = comp, \Mux0~0 , Mux0~0, ej1d, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
