/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 248 224)
	(text "regbank_mainBlock" (rect 5 0 121 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "MR" (rect 0 0 18 19)(font "Intel Clear" (font_size 8)))
		(text "MR" (rect 21 27 39 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "MW" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "MW" (rect 21 43 43 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "C_IEN[34..0]" (rect 0 0 74 19)(font "Intel Clear" (font_size 8)))
		(text "C_IEN[34..0]" (rect 21 59 95 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 75 44 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "C[15..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "C[15..0]" (rect 21 91 68 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "SEL_A[5..0]" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "SEL_A[5..0]" (rect 21 107 89 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "SEL_B[5..0]" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "SEL_B[5..0]" (rect 24 120 92 139)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 184 32)
		(output)
		(text "A[15..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "A[15..0]" (rect 116 27 163 46)(font "Intel Clear" (font_size 8)))
		(line (pt 184 32)(pt 168 32)(line_width 3))
	)
	(port
		(pt 184 48)
		(output)
		(text "B[15..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "B[15..0]" (rect 116 43 163 62)(font "Intel Clear" (font_size 8)))
		(line (pt 184 48)(pt 168 48)(line_width 3))
	)
	(port
		(pt 184 64)
		(bidir)
		(text "WR[15..0]" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "WR[15..0]" (rect 104 59 163 78)(font "Intel Clear" (font_size 8)))
		(line (pt 184 64)(pt 168 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 168 144))
	)
)
