// Seed: 3906410421
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output tri id_2
);
  wire id_4;
  logic id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  parameter id_12 = -1;
  tri0 id_13 = -1 * id_13;
  wire id_14, id_15;
endmodule
module module_1 (
    input supply1 id_0
    , id_21,
    output tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    input wire id_5,
    input tri id_6,
    output uwire id_7,
    output wire id_8,
    input uwire id_9,
    output uwire id_10,
    input wor id_11,
    output wand id_12,
    output supply0 id_13,
    input tri1 id_14,
    output tri0 id_15,
    output tri id_16,
    output supply1 id_17,
    input supply0 id_18,
    input supply0 id_19
);
  logic id_22;
  assign id_17 = id_14;
  assign id_1  = id_18;
  wire id_23;
  assign id_7 = -1;
  wire id_24;
  logic [1 'h0 : 1] id_25;
  module_0 modCall_1 (
      id_17,
      id_1,
      id_12
  );
  assign modCall_1.id_13 = 0;
endmodule
