Release 14.7 ngdbuild P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -filter
iseconfig/filter.filter -intstyle ise -dd _ngo -sd coregen -sd ipcore_dir -nt
timestamp -uc
/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/projectSrc
/scrodEthernetExample.ucf -bm edkBmmFile.bmm -p xc6slx150t-fgg676-3
scrodEthernetExample.ngc scrodEthernetExample.ngd

Reading NGO file
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/scrod
EthernetExample.ngc" ...
Loading design module "coregen/fifo8x64.ngc"...
Loading design module "coregen/fifo18x16.ngc"...
Loading design module "ipcore_dir/BRAM_storage.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_0_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_iomodule_0_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_debug_module_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_1_l_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_1_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_axi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_1_wrapper.ngc"...
Loading design module
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_0_bram_block_wrapper.ngc"...
Loading design module "ipcore_dir/AXIS_fifo_0.ngc"...
Loading design module "ipcore_dir/axis_fifo.ngc"...
Loading design module "ipcore_dir/AXIS_fifo_1.ngc"...
Applying constraints in
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_0_wrapper.ncf" to module
"microblaze_0/microblaze_0/microblaze_0_i/microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0/microblaze_0/microblaze_0_i/microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0/microblaze_0/microblaze_0_i/microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0_axi4lite_0_wrapper.ncf" to module
"microblaze_0/microblaze_0/microblaze_0_i/axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/micro
blaze_0.ncf" to module "microblaze_0/microblaze_0/microblaze_0_i"...
Checking Constraint Associations...
Applying constraints in "ipcore_dir/AXIS_fifo_0.ncf" to module
"microblaze_0/AXIS_fifo_input"...
Checking Constraint Associations...
Applying constraints in "ipcore_dir/axis_fifo.ncf" to module
"microblaze_0/axis_fifo_convert"...
Checking Constraint Associations...
Applying constraints in "ipcore_dir/AXIS_fifo_1.ncf" to module
"microblaze_0/AXIS_fifo_output"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/projectSr
c/scrodEthernetExample.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /scrodEthernetExample/EXPANDED/scrodEthernetExample/microblaze_0/microblaze_0
   /microblaze_0_i/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_re...>: No instances of type FFS were
   found under block
   "microblaze_0/microblaze_0/microblaze_0_i/axi4lite_0/axi4lite_0/si_converter_
   bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV
   _0" (type=INV).

WARNING:ConstraintSystem:119 - Constraint <NET "microblaze_0/rst_n" TIG>: This
   constraint cannot be distributed from the design objects matching 'NET:
   UniqueName: /scrodEthernetExample/EXPANDED/microblaze_0\/rst_n' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_fabClk"=PERIOD "fabClk" 4
   ns HIGH 50 %;>
   [/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/projec
   tSrc/scrodEthernetExample.ucf(28)]: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'fabClk'.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator
   _0_SIG_PLL0_CLKOUT0 = PERIOD
   "microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator_0
   _SIG_...>

INFO:ConstraintSystem:178 - TNM
   'microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator_0
   _SIG_PLL0_CLKOUT0', used in period specification
   'TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generato
   r_0_SIG_PLL0_CLKOUT0', was traced into PLL_ADV instance PLL_ADV. The
   following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk400_PLL_2_ = PERIOD "clk400_PLL_2_"
   TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator
   _0_SIG_PLL0_CLKOUT0 * 5.333333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator_0
   _SIG_PLL0_CLKOUT0', used in period specification
   'TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generato
   r_0_SIG_PLL0_CLKOUT0', was traced into PLL_ADV instance PLL_ADV. The
   following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk400_PLL_1_ = PERIOD "clk400_PLL_1_"
   TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator
   _0_SIG_PLL0_CLKOUT0 * 5.333333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator_0
   _SIG_PLL0_CLKOUT0', used in period specification
   'TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generato
   r_0_SIG_PLL0_CLKOUT0', was traced into PLL_ADV instance PLL_ADV. The
   following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk400_PLL_0_ = PERIOD "clk400_PLL_0_"
   TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator
   _0_SIG_PLL0_CLKOUT0 * 5.333333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator_0
   _SIG_PLL0_CLKOUT0', used in period specification
   'TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generato
   r_0_SIG_PLL0_CLKOUT0', was traced into PLL_ADV instance PLL_ADV. The
   following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_generate_0__clk_gen1_clkout0 = PERIOD
   "clk_generate_0__clk_gen1_clkout0"
   TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator
   _0_SIG_PLL0_CLKOUT0 * 1.3333333...>

INFO:ConstraintSystem:178 - TNM 'clk_generate_0__clk_gen1_clkout0', used in
   period specification 'TS_clk_generate_0__clk_gen1_clkout0', was traced into
   DCM_SP instance U_S6_DCM. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC TS_U_S6EthTop_U_GtpS6_clkDv = PERIOD
   "U_S6EthTop_U_GtpS6_clkDv" TS_clk_generate_0__clk_gen1_clkout0 / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'U_GtpS6/usrClkSource', used in period
   specification 'TS_usrClkSource', was traced into DCM_SP instance
   U_USRCLK_DCM. The following new TNM groups and period specifications were
   generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD
   "U_S6EthTop_U_GtpS6_txRxUsrClkRaw" TS_usrClkSource HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'U_GtpS6/usrClkSource', used in period
   specification 'TS_usrClkSource', was traced into DCM_SP instance
   U_USRCLK_DCM. The following new TNM groups and period specifications were
   generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD
   "U_S6EthTop_U_GtpS6_txRxUsrClk2Raw" TS_usrClkSource * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'U_S6EthTop_U_GtpS6_txRxUsrClkRaw', used in
   period specification 'TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw', was traced into
   PLL_ADV instance clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The
   following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator
   _0_SIG_PLL0_CLKOUT0_0 = PERIOD
   "microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator_0
   _SI...>

INFO:ConstraintSystem:178 - TNM
   'microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator_0
   _SIG_PLL0_CLKOUT0_0', used in period specification
   'TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generato
   r_0_SIG_PLL0_CLKOUT0_0', was traced into PLL_ADV instance PLL_ADV. The
   following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk400_PLL_2__0 = PERIOD "clk400_PLL_2__0"
   TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator
   _0_SIG_PLL0_CLKOUT0_0 / 5.333333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator_0
   _SIG_PLL0_CLKOUT0_0', used in period specification
   'TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generato
   r_0_SIG_PLL0_CLKOUT0_0', was traced into PLL_ADV instance PLL_ADV. The
   following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk400_PLL_1__0 = PERIOD "clk400_PLL_1__0"
   TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator
   _0_SIG_PLL0_CLKOUT0_0 / 5.333333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator_0
   _SIG_PLL0_CLKOUT0_0', used in period specification
   'TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generato
   r_0_SIG_PLL0_CLKOUT0_0', was traced into PLL_ADV instance PLL_ADV. The
   following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk400_PLL_0__0 = PERIOD "clk400_PLL_0__0"
   TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator
   _0_SIG_PLL0_CLKOUT0_0 / 5.333333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator_0
   _SIG_PLL0_CLKOUT0_0', used in period specification
   'TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generato
   r_0_SIG_PLL0_CLKOUT0_0', was traced into PLL_ADV instance PLL_ADV. The
   following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_generate_0__clk_gen1_clkout0_0 = PERIOD
   "clk_generate_0__clk_gen1_clkout0_0"
   TS_microblaze_0_microblaze_0_microblaze_0_i_clock_generator_0_clock_generator
   _0_SIG_PLL0_CLKOUT0_0 / 1.3...>

INFO:ConstraintSystem:178 - TNM 'clk_generate_0__clk_gen1_clkout0_0', used in
   period specification 'TS_clk_generate_0__clk_gen1_clkout0_0', was traced into
   DCM_SP instance U_S6_DCM. The following new TNM groups and period
   specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC TS_U_S6EthTop_U_GtpS6_clkDv_0 = PERIOD
   "U_S6EthTop_U_GtpS6_clkDv_0" TS_clk_generate_0__clk_gen1_clkout0_0 * 2 HIGH
   50%>

Done...

Processing BMM file "edkBmmFile.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (4.0) was
   detected for the CLKIN_PERIOD attribute on DCM "U_S6_DCM".  This does not
   match the PERIOD constraint value (80000 KHz.).  The uncertainty calculation
   will use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (4.0) was
   detected for the CLKIN_PERIOD attribute on DCM "U_S6_DCM".  This does not
   match the PERIOD constraint value (10 ns.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (8) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (100000 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (10.000000)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (8 ns.).  The uncertainty calculation will
   use the PERIOD constraint value.  This could result in incorrect uncertainty
   calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (13.333) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (60000 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (16.666667)
   was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (13.3333333 ns.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (13.333) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (60000 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (16.666667)
   was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (13.3333333 ns.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (13.333) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (60000 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (16.666667)
   was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (13.3333333 ns.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:478 - clock net clk100<1> with clock driver
   clk_generate[1].clk_gen1/clkout1_buf drives no clock pins
WARNING:NgdBuild:478 - clock net clk100<2> with clock driver
   clk_generate[2].clk_gen1/clkout1_buf drives no clock pins
WARNING:NgdBuild:452 - logical net 'data_proccesing0/dataReady' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  18

Total memory usage is 677364 kilobytes

Writing NGD file "scrodEthernetExample.ngd" ...
Total REAL time to NGDBUILD completion:  37 sec
Total CPU time to NGDBUILD completion:   37 sec

Writing NGDBUILD log file "scrodEthernetExample.bld"...
