[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919914 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919914 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919914 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13153196 heartbeat IPC: 0.9772 cumulative IPC: 0.9772 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22165201 heartbeat IPC: 1.11 cumulative IPC: 1.039 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30075795 heartbeat IPC: 1.264 cumulative IPC: 1.105 (Simulation time: 00 hr 02 min 55 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 36173571 cumulative IPC: 1.106 (Simulation time: 00 hr 03 min 43 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 36173571 cumulative IPC: 1.106 (Simulation time: 00 hr 03 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.106 instructions: 40000002 cycles: 36173571
CPU 0 Branch Prediction Accuracy: 94.07% MPKI: 13.18 Average ROB Occupancy at Mispredict: 38.11
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.39
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331479 HIT:     329931 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331479 HIT:     329931 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 354.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875047 HIT:     831163 MISS:      43884 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711491 HIT:     678875 MISS:      32616 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43525 HIT:      35361 MISS:       8164 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116812 HIT:     116731 MISS:         81 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        196 MISS:       3023 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4371563 HIT:    3958304 MISS:     413259 MSHR_MERGE:     106777
cpu0->cpu0_L1I LOAD         ACCESS:    4371563 HIT:    3958304 MISS:     413259 MSHR_MERGE:     106777
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.865 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14372439 HIT:   13761061 MISS:     611378 MSHR_MERGE:     159623
cpu0->cpu0_L1D LOAD         ACCESS:    8034490 HIT:    7542399 MISS:     492091 MSHR_MERGE:      87082
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6334482 HIT:    6218421 MISS:     116061 MSHR_MERGE:      72534
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        241 MISS:       3226 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3826872 HIT:    3727066 MISS:      99806 MSHR_MERGE:      62727
cpu0->cpu0_ITLB LOAD         ACCESS:    3826872 HIT:    3727066 MISS:      99806 MSHR_MERGE:      62727
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.88 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13639906 HIT:   13263328 MISS:     376578 MSHR_MERGE:      82178
cpu0->cpu0_DTLB LOAD         ACCESS:   13639906 HIT:   13263328 MISS:     376578 MSHR_MERGE:      82178
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.758 cycles
cpu0->LLC TOTAL        ACCESS:      58077 HIT:      45966 MISS:      12111 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32616 HIT:      25011 MISS:       7605 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8164 HIT:       5320 MISS:       2844 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14274 HIT:      14241 MISS:         33 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3023 HIT:       1394 MISS:       1629 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        654
  ROW_BUFFER_MISS:      11423
  AVG DBUS CONGESTED CYCLE: 19.32
Channel 0 WQ ROW_BUFFER_HIT:        273
  ROW_BUFFER_MISS:        949
  FULL:          0
Channel 0 REFRESHES ISSUED:       3014
