wiresizing:0.0912674921507
msit:0.0514548725655
unisegment:0.0331203777433
wire:0.0256628670889
unisegments:0.0248402833075
msws:0.0230659773569
elmore:0.0217828993025
cong:0.0212494255788
bwsa:0.0207002360896
sst:0.0207002360896
segment:0.0182858008469
lst:0.0181579303755
bundled:0.0164479132855
e9:0.0147858829211
minlength:0.0130115769706
division:0.0129220575247
delay:0.0127566188524
gwsa:0.011228018219
ssws:0.0106458357032
spice:0.0104654752574
interconnects:0.00867348224998
width:0.00854131219298
interconnect:0.00853566273678
multisource:0.00781192085906
sizing:0.00716433130205
refinement:0.00710980971805
leung:0.00709989593305
finest:0.00667190942306
monotone:0.00634830921103
widths:0.00592307384869
nets:0.00547445224663
owbr:0.0053466753424
msits:0.0053229178516
1995:0.00508257884302
koh:0.00505072397932
separability:0.00489253901078
sapatnekar:0.0047784027304
rc:0.00456333964361
dominance:0.00440776808134
bru:0.00427734027392
sinks:0.00414252576799
uniseg:0.00414004721791
lsts:0.00414004721791
1993:0.00407649706033
driver:0.00404619808997
1994:0.00403931593477
rightward:0.00400094068821
sink:0.00388169153943
nonconvergent:0.00374267273968
vol:0.00372079967563
xue:0.00363706791799
fidelity:0.00363706791799
1996:0.00355595172968
owsa:0.00354861190107
menezes:0.00345502299384
automation:0.00330595479108
multilayer:0.00328958265711
kuh:0.00300861500944
lillis:0.00300861500944
ssit:0.00295717658422
routing:0.0029489715874
electronic:0.00286512302618
formulation:0.00278410047323
ranking:0.00267392429123
posynomial:0.0026733376712
brl:0.0026733376712
capacitance:0.00266876376923
layer:0.00258818017737
1996a:0.00252536198966
submicron:0.00252536198966
s9:0.00250717917453
tight:0.00241670211509
segments:0.00239364407251
transistor:0.00238811043402
sancheti:0.00236574126738
resistor:0.00236574126738
simultaneous:0.00221923698194
pins:0.0021822407508
boese:0.00213867013696
net1:0.00213867013696
stis:0.00213867013696
steiner:0.00209680243319
dominates:0.00206829650794
sources:0.00204623650224
wires:0.00204125919207
he:0.00202387300863
assignments:0.00197371567587
intel:0.00189322444811
loading:0.00183355354728
cmos:0.00177692215461
opt_msws:0.00177430595053
m2:0.00173653402789
weighted:0.00164577583332
mm:0.001631302875
dominated:0.00162380098921
pin:0.0015860000599
bounds:0.00149375419363
tree:0.00140848728822
objective:0.00139054883322
priori:0.00135090899333
resistance:0.00133438188461
coarser:0.00133369730262
ij:0.00132868252107
subtree:0.00131287050042
source:0.00131043421208
divisions:0.00130661242197
mcnc:0.00129563362269
trees:0.0012955941022
refined:0.00128891632406
1995b:0.00126268099483
1003:0.00126268099483
ancestor:0.00123679498835
assignment:0.00123235204638
allowable:0.00123014181245
09:0.00122619025161
min_width:0.00118287063369
lsrc:0.00118287063369
hodes:0.00118287063369
1995c:0.00118287063369
subtrees:0.00118016455554
delays:0.00117326688063
descendent:0.0011624474634
monotonically:0.00114977459958
worthwhile:0.00112978018899
coefficient:0.00109381575338
coarsest:0.0010911203754
robins:0.00106933506848
sdws:0.00106933506848
inductance:0.00106933506848
layout:0.00106682483412
chen:0.00104657724304
insertion:0.0010298371381
lemma:0.00101639000715
microelectronic:0.00100287166981
october:0.000958899886798
1448:0.000955680546081
downstream:0.000951600035939
ments:0.000936394039286
madden:0.000919049512831
suite:0.000898807402985
drivers:0.000888461077304
buffer:0.000879950160471
000:0.000875171777672
lagrangian:0.000874825368029
ew:0.00086375574846
mentioning:0.000861869943262
m1:0.000855626183176
_:0.000843569531557
solutions:0.000842321228754
signal:0.00083559172086
wider:0.000834310781617
convincingly:0.000822395664277
designs:0.000822381531613
branching:0.000820451465193
1995a:0.000805036558264
jose:0.000803799849124
jason:0.000795267678505
minimization:0.000795177556558
minimizations:0.000789321860835
extracted:0.000789269766834
478:0.000774964975602
tighten:0.000774964975602
nonuniform:0.00075866214187
erty:0.000749502529742
topology:0.00074801377266
formulated:0.00074306398008
enumerate:0.000742076993011
california:0.000742013324702
ment:0.000737920702585
minimize:0.000735446465378
ucla:0.000727413583599
concerning:0.000726239836034
leftmost:0.000708098733325
lei:0.000707901125552
optimization:0.00069502432952
lossy:0.000690420961331
emphasizing:0.000682317266862
metal:0.00067458493901
deep:0.000665420808019
optimality:0.000664790091628
lemmas:0.000662647963798
united:0.000658310338849
sensitivity:0.000655634667333
1997:0.000649947828966
511:0.000646767882754
convergent:0.000644883346423
finer:0.000631074816038
anaheim:0.000622868770313
decompose:0.000620488952382
34th:0.000617382255047
swapping:0.000612066004855
dominating:0.000606909533657
aided:0.000602849886843
descendant:0.000597038571635
receivers:0.000592307384869
min_:0.000591435316845
mosfet:0.000591435316845
gamal:0.000591435316845
mccoy:0.000591435316845
0017:0.000591435316845
segment division:0.0473205302666
wiresizing solution:0.0467272129231
optimal wiresizing:0.0417074798837
cong and:0.0319401202259
elmore delay:0.0235694125244
wire width:0.0227226584522
an msit:0.0226879254703
the elmore:0.0195575976266
the sst:0.0175021139342
delay model:0.0166375197083
the wiresizing:0.0165615438208
monotone property:0.0161900914374
bundled refinement:0.0159700601129
the msit:0.0155574346082
the bundled:0.0141956089893
in cong:0.0136127552822
msws problem:0.0136127552822
the msws:0.0129645288402
segment s:0.0126417419372
finest segment:0.0123163023981
and leung:0.0122821383318
the wire:0.012264181738
e l:0.0121903656143
the optimal:0.0119057895487
solution 0:0.0118777532818
wiresizing problem:0.0118296741577
wiresizing for:0.0117238593168
ssws problem:0.0116680759561
leung 1993:0.0116680759561
for interconnects:0.0112289368918
wire widths:0.0111655803017
unisegment e:0.0110198495141
the ssws:0.0110198495141
f tight:0.0110198495141
the lst:0.010646706742
wiresizing solutions:0.0100552230341
local monotone:0.00972339663011
he acm:0.00972339663011
1993 1995:0.00962480305009
j cong:0.00946373932619
lower and:0.00910438786191
unisegments in:0.00907517018811
october 1996:0.00893246424134
spice computed:0.00893246424134
and upper:0.00888533770895
l he:0.0088722556183
no 4:0.00826278489171
a segment:0.00789368818205
width assignment:0.00777871730409
upper bounds:0.00768961334186
dominance property:0.00768928820253
vol 1:0.00764606991638
e r:0.00756638129047
the finest:0.00749917120744
the bwsa:0.00713049086208
a wiresizing:0.00713049086208
division f:0.00713049086208
solution selected:0.00713049086208
msit and:0.00713049086208
wiresizing algorithm:0.00709780449464
refinement operation:0.00709780449464
4 october:0.00700810385028
optimal wire:0.00669934818101
local refinement:0.00655497730079
computed delay:0.00650632078676
koh 1994:0.00648226442008
sapatnekar 1994:0.00648226442008
all unisegments:0.00648226442008
systems vol:0.00625642087136
in segment:0.00614106916592
average delay:0.006132090869
electronic systems:0.00605734625882
width assignments:0.00591483707887
and koh:0.00591483707887
refinement property:0.00591483707887
lst monotone:0.00583403797807
bwsa algorithm:0.00583403797807
unisegment is:0.00583403797807
each unisegment:0.00583403797807
automation of:0.00567158701901
refinement operations:0.00558279015084
1 no:0.00552381961077
wire sizing:0.00551624548443
the spice:0.00534711280561
selected according:0.00533502405847
optimal solution:0.00529615943455
of electronic:0.00529481773246
f l:0.00524817853701
sst and:0.00518581153606
multisource nets:0.00518581153606
optimal msws:0.00518581153606
a unisegment:0.00518581153606
on design:0.00506846441612
weighted delay:0.00502451113576
design automation:0.00497609428567
f e:0.00491803056357
l s:0.00481438779094
menezes et:0.00473186966309
the dominance:0.00468862278524
tight lower:0.00463020912557
variable segment:0.00453758509405
any unisegment:0.00453758509405
delay difference:0.00453758509405
an lst:0.00453758509405
multisource wiresizing:0.00453758509405
minlength long:0.00453758509405
the gwsa:0.00453758509405
source n:0.00446623212067
property theorem:0.00439951130787
spice simulation:0.00414038595521
assignments for:0.00398529351296
w e:0.00397307707701
5 f:0.00394205841578
the segment:0.00392015798571
msws e:0.00388935865205
of unisegments:0.00388935865205
unisegment in:0.00388935865205
monotonically rightward:0.00388935865205
wiresizing procedure:0.00388935865205
and kuh:0.00388935865205
our msws:0.00388935865205
msws solutions:0.00388935865205
xue and:0.00388935865205
maximum wire:0.00388935865205
average ranking:0.00388935865205
lst separability:0.00388935865205
kuh 1995:0.00388935865205
sst local:0.00388935865205
sink n:0.00388935865205
division and:0.00388721889301
et al:0.00387780660138
segment in:0.00384445232027
coefficient functions:0.00374297896393
r s:0.003739447169
maximum delay:0.00370108328588
under f:0.00367649883663
interconnect optimization:0.00361496839012
owbr algorithm:0.00354890224732
minimum wire:0.00354890224732
interconnect delay:0.00351033803554
rc tree:0.00351033803554
f r:0.00343586275452
the separability:0.00342184212834
of e:0.00336631341165
under the:0.0033543697205
wire length:0.0033496740905
al 1996a:0.0033496740905
total wire:0.0033496740905
delay formulation:0.0033496740905
routing tree:0.00327748865039
the multisource:0.00324113221004
width choices:0.00324113221004
msit 0:0.00324113221004
is minlength:0.00324113221004
t msit:0.00324113221004
the multilayer:0.00324113221004
for msits:0.00324113221004
bundled segment:0.00324113221004
bru operation:0.00324113221004
fixed segment:0.00324113221004
1995 xue:0.00324113221004
and sapatnekar:0.00324113221004
msit we:0.00324113221004
particular unisegment:0.00324113221004
1994 menezes:0.00324113221004
ranking difference:0.00324113221004
each lst:0.00324113221004
dominates 0:0.00324113221004
msit in:0.00324113221004
e e9:0.00324113221004
multiple sources:0.00322040970435
simultaneous driver:0.00320826768336
and wiresizing:0.00320826768336
priori fixed:0.00320826768336
solution obtained:0.00318823481037
widths are:0.00309854433439
chen et:0.00302339247234
sizing for:0.00300886117332
single source:0.00299825541516
computed delays:0.00295741853943
delay reduction:0.00295741853943
the fidelity:0.00295741853943
lillis et:0.00295741853943
the driver:0.00294649671627
and l:0.00290835022806
than e:0.00281785849131
and wire:0.00280927598605
e problem:0.00279139507542
e under:0.00271040609493
delay minimization:0.0026735564028
the lower:0.00266150145082
al 1993:0.00265466385924
according to:0.00264462115001
driver and:0.00262803894386
width for:0.00262803894386
s f:0.00262469083785
source subtree:0.00259290576803
two unisegments:0.00259290576803
unisegments under:0.00259290576803
sancheti and:0.00259290576803
the optimal wiresizing:0.0268633736309
optimal wiresizing solution:0.0218655366763
the elmore delay:0.0203206912936
elmore delay model:0.0186895802005
in cong and:0.0143108092077
cong and leung:0.0137440516251
the finest segment:0.0129478749974
finest segment division:0.0129478749974
optimal wiresizing for:0.0124221742438
wiresizing for interconnects:0.0124221742438
leung 1993 1995:0.0122664078923
and leung 1993:0.0122664078923
the bundled refinement:0.0118698627671
in the msit:0.0115849407871
the ssws problem:0.0115849407871
and upper bounds:0.0113041312179
no 4 october:0.010903473682
4 october 1996:0.010903473682
1 no 4:0.010903473682
the msws problem:0.010903473682
lower and upper:0.0108115798468
cong and l:0.0102220065769
wiresizing solution 0:0.0102220065769
he acm transactions:0.0102220065769
and l he:0.0102220065769
l he acm:0.0102220065769
j cong and:0.0102220065769
f l s:0.0100560458164
systems vol 1:0.00999567390917
vol 1 no:0.00999567390917
given an msit:0.00954053947177
local monotone property:0.00954053947177
the wiresizing solution:0.00954053947177
the wire width:0.00937094428984
electronic systems vol:0.00908755755512
wiresizing solution for:0.00817760526152
solution selected according:0.00749613815639
segment division f:0.00749613815639
a wiresizing solution:0.00749613815639
f r s:0.00714601595903
the wire widths:0.00687202581255
spice computed delay:0.00687202581255
bundled refinement property:0.00681467105126
f tight lower:0.00681467105126
the segment division:0.00681467105126
wire width assignment:0.00681467105126
width assignments for:0.00681467105126
and koh 1994:0.00681467105126
cong and koh:0.00681467105126
design automation of:0.00662780626191
automation of electronic:0.00662780626191
of electronic systems:0.00662780626191
transactions on design:0.00662780626191
the dominance property:0.00624729619323
if f l:0.00624729619323
to the elmore:0.00624729619323
segment division and:0.00613320394614
lst monotone property:0.00613320394614
under the finest:0.00613320394614
the lower and:0.00608067149609
on design automation:0.00581557862571
selected according to:0.00573502167486
a segment s:0.00567972347195
the lst monotone:0.00545173684101
an optimal wiresizing:0.00545173684101
optimal wiresizing problem:0.00545173684101
an msit and:0.00545173684101
source n i:0.00545173684101
the bwsa algorithm:0.00545173684101
in segment s:0.00545173684101
l s f:0.00545173684101
wiresizing solution obtained:0.00545173684101
the local monotone:0.00545173684101
optimal solution 0:0.00545173684101
optimal solution selected:0.00545173684101
segment s in:0.00545173684101
the optimal solution:0.00530034880414
tight lower and:0.00511175112475
s f r:0.00499783695458
menezes et al:0.00499783695458
in an msit:0.00477026973588
for the sst:0.00477026973588
for the ssws:0.00477026973588
the spice computed:0.00473225685479
of the optimal:0.00471479973976
the average delay:0.00451366106624
e l and:0.00439754828248
l and e:0.00439754828248
the optimal wire:0.00437310733526
minimum wire width:0.00408880263076
the wiresizing procedure:0.00408880263076
monotone property theorem:0.00408880263076
for an msit:0.00408880263076
for the msws:0.00408880263076
sst local monotone:0.00408880263076
optimal wire width:0.00408880263076
e 5 f:0.00408880263076
xue and kuh:0.00408880263076
is in segment:0.00408880263076
and kuh 1995:0.00408880263076
cong and he:0.00408880263076
dominated by 0:0.00408880263076
wire width assignments:0.00408880263076
variable segment division:0.00408880263076
msit and a:0.00408880263076
under the elmore:0.00397580643036
solution obtained by:0.00394301454412
the maximum delay:0.00388046493942
of e r:0.00374837771594
of the elmore:0.00374837771594
the routing tree:0.00374837771594
bundled refinement operation:0.00374837771594
wire widths are:0.00374837771594
and e r:0.00374328523829
delay model is:0.00365485153901
f e l:0.00354919264109
the monotone property:0.00354919264109
et al 1996a:0.00354919264109
the local refinement:0.00354919264109
and a segment:0.00340783408317
simultaneous driver and:0.00340783408317
a priori fixed:0.00340783408317
wiresizing solution is:0.00340733552563
sst and a:0.00340733552563
of the msit:0.00340733552563
wire width choices:0.00340733552563
each unisegment is:0.00340733552563
1993 1995 and:0.00340733552563
unisegment e under:0.00340733552563
fixed segment division:0.00340733552563
msws e problem:0.00340733552563
the multisource wiresizing:0.00340733552563
the f tight:0.00340733552563
wiresizing solutions for:0.00340733552563
particular unisegment e:0.00340733552563
priori fixed segment:0.00340733552563
the average ranking:0.00340733552563
sink n j:0.00340733552563
sapatnekar 1994 menezes:0.00340733552563
width assignment of:0.00340733552563
width of e:0.00340733552563
optimal msws solutions:0.00340733552563
the lst separability:0.00340733552563
the sst local:0.00340733552563
any particular unisegment:0.00340733552563
unisegments in the:0.00340733552563
during the wiresizing:0.00340733552563
and sapatnekar 1994:0.00340733552563
a segment division:0.00340733552563
wiresizing problem for:0.00340733552563
t msit 0:0.00340733552563
bundled refinement operations:0.00340733552563
weighted delay formulation:0.00340733552563
1994 menezes et:0.00340733552563
is minlength long:0.00340733552563
segment division is:0.00340733552563
a segment in:0.00329816121186
chen et al:0.00325685660323
other than e:0.00320853020425
according to lemma:0.00319904935072
with multiple sources:0.00313272989058
that the wire:0.00312364809661
the minimum wire:0.00312364809661
for e l:0.00312364809661
local refinement operation:0.00312364809661
spice computed delays:0.00312364809661
lillis et al:0.00312364809661
the weighted delay:0.00312364809661
according to the:0.00309772917612
acm transactions on:0.0030639280787
e l is:0.00295726090809
et al 1993:0.00292407225254
the objective function:0.00291093177637
s according to:0.00275759975338
the single source:0.00274846767655
and wire sizing:0.00274846767655
assignments for e:0.00272586842051
decrease monotonically rightward:0.00272586842051
xue et al:0.00272586842051
wire widths for:0.00272586842051
wire widths within:0.00272586842051
of loading subtrees:0.00272586842051
source subtree sst:0.00272586842051
monotone property holds:0.00272586842051
subtree sst and:0.00272586842051
monotone property and:0.00272586842051
of an msit:0.00272586842051
segment division in:0.00272586842051
then the wiresizing:0.00272586842051
and maximum wire:0.00272586842051
different wiresizing solutions:0.00272586842051
width assignment for:0.00272586842051
set of loading:0.00272586842051
al 1994 1995:0.00272586842051
and the dominance:0.00272586842051
the sst and:0.00272586842051
coarser segment division:0.00272586842051
unisegments in a:0.00272586842051
of the wiresizing:0.00272586842051
number of unisegments:0.00272586842051
