// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FIR_HLS_FIR_HLS,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.255400,HLS_SYN_LAT=22,HLS_SYN_TPT=23,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5482,HLS_SYN_LUT=15947,HLS_VERSION=2024_2}" *)

module FIR_HLS (
        input_r_TDATA,
        output_r_TDATA,
        ap_clk,
        ap_rst_n,
        input_r_TVALID,
        input_r_TREADY,
        output_r_TVALID,
        output_r_TREADY
);


input  [15:0] input_r_TDATA;
output  [15:0] output_r_TDATA;
input   ap_clk;
input   ap_rst_n;
input   input_r_TVALID;
output   input_r_TREADY;
output   output_r_TVALID;
input   output_r_TREADY;

 reg    ap_rst_n_inv;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_start;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_done;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_continue;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_idle;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_ready;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_input_r_TREADY;
wire   [15:0] Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TDATA;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TVALID;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_read;
wire   [15:0] Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_din;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_write;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_read;
wire   [15:0] Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_din;
wire    Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_write;

FIR_HLS_Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_start),
    .ap_done(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_done),
    .ap_continue(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_continue),
    .ap_idle(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_idle),
    .ap_ready(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_ready),
    .input_r_TDATA(input_r_TDATA),
    .input_r_TVALID(input_r_TVALID),
    .input_r_TREADY(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_input_r_TREADY),
    .output_r_TDATA(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TDATA),
    .output_r_TVALID(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TVALID),
    .output_r_TREADY(output_r_TREADY),
    .dec_out_dout(16'd0),
    .dec_out_empty_n(1'b1),
    .dec_out_read(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_read),
    .dec_out_din(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_din),
    .dec_out_full_n(1'b1),
    .dec_out_write(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_dec_out_write),
    .kernel_out_dout(16'd0),
    .kernel_out_empty_n(1'b1),
    .kernel_out_read(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_read),
    .kernel_out_din(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_din),
    .kernel_out_full_n(1'b1),
    .kernel_out_write(Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_kernel_out_write)
);

assign Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_continue = 1'b1;

assign Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_ap_start = 1'b1;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign input_r_TREADY = Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_input_r_TREADY;

assign output_r_TDATA = Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TDATA;

assign output_r_TVALID = Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0_output_r_TVALID;

endmodule //FIR_HLS
