// Seed: 2270816372
module module_0 #(
    parameter id_7 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wor id_6;
  output supply1 id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout supply0 id_1;
  wire _id_7;
  id_8 :
  assert property (@(posedge 1'b0) (id_2))
  else $signed(53);
  ;
  wire id_9 = id_1;
  wire [id_7 : 1] id_10;
  assign module_1.id_9 = 0;
  assign id_7 = id_1;
  assign id_5 = -1;
  logic [-1 : 1 'h0] id_11 = id_2 - id_10;
  static logic id_12 = "";
  assign id_6 = -1'b0;
  wire [1 : 1] id_13;
  assign id_1 = -1 << -1'd0;
  logic id_14 = 1 & -1;
  wire  id_15 = id_9;
  wire  id_16;
  assign id_12 = id_2;
endmodule
module module_1 #(
    parameter id_9 = 32'd85
) (
    output supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wand id_3,
    input uwire id_4,
    input supply1 id_5,
    input wire id_6,
    output tri id_7,
    input wor id_8,
    input tri _id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wor id_12,
    output supply1 id_13,
    output uwire id_14,
    output tri0 id_15
);
  localparam [!  id_9 : 1] id_17 = -1;
  tri id_18 = 1;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_17,
      id_18,
      id_17
  );
endmodule
