{"vcs1":{"timestamp_begin":1738010554.462405949, "rt":1.19, "ut":0.21, "st":0.46}}
{"vcselab":{"timestamp_begin":1738010555.861524225, "rt":0.70, "ut":0.26, "st":0.18}}
{"link":{"timestamp_begin":1738010556.736800041, "rt":0.70, "ut":0.18, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738010552.882487896}
{"VCS_COMP_START_TIME": 1738010552.882487896}
{"VCS_COMP_END_TIME": 1738010558.227711754}
{"VCS_USER_OPTIONS": "/home/lorenzo9/Documents/ChipForge/verification/sim/../hdl/memory.sv /home/lorenzo9/Documents/ChipForge/verification/sim/../hvl/memory_itf.sv /home/lorenzo9/Documents/ChipForge/verification/sim/../hvl/top_tb.sv -full64 -lca -sverilog -timescale=1ns/1ns -debug_acc+all -kdb -debug_access+all -suppress=LCA_FEATURES_ENABLED +incdir+/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver +define+DW_SUPPRESS_WARN -msg_config=../vcs_warn.config -l compile.log -top top_tb -o top_tb"}
{"vcs1": {"peak_mem": 490796}}
{"vcselab": {"peak_mem": 192524}}
