/* bench 10242.1.0 ac91948aefec */
/* bench 10242.1.1 a927185dc711 */
/* bench 10242.1.2 7107cfa597cd */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NVKM_FBRAM_SEQ_H__
#define __NVKM_FBRAM_SEQ_H__
#include <subdev/bus/hwsq.h>

#define ram_init(s,p)       hwsq_init(&(s)->base, (p))
#define ram_exec(s,e)       hwsq_exec(&(s)->base, (e))
#define ram_have(s,r)       ((s)->r_##r.addr != 0x000000)
#define ram_rd32(s,r)       hwsq_rd32(&(s)->base, &(s)->r_##r)
#define ram_wr32(s,r,d)     hwsq_wr32(&(s)->base, &(s)->r_##r, (d))
#define ram_nuke(s,r)       hwsq_nuke(&(s)->base, &(s)->r_##r)
#define ram_mask(s,r,m,d)   hwsq_mask(&(s)->base, &(s)->r_##r, (m), (d))
/* bench 25498.1.0 ae0e8a00d47d */
/* bench 25498.1.1 e57bb55e0112 */
/* bench 25498.1.2 52e140756b53 */
/* bench 25498.1.3 eb0307c2408d */
/* bench 25498.1.4 ab6555ecd0bb */
/* bench 25498.1.5 9650a7ed5762 */
/* bench 25498.1.6 40495627924e */
/* bench 25498.1.7 9b74aaabd693 */
#define ram_setf(s,f,d)     hwsq_setf(&(s)->base, (f), (d))
#define ram_wait(s,f,d)     hwsq_wait(&(s)->base, (f), (d))
#define ram_wait_vblank(s)  hwsq_wait_vblank(&(s)->base)
/* bench 1273.1.0 6b71c8318244 */
#define ram_nsec(s,n)       hwsq_nsec(&(s)->base, (n))
#endif
