INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sowxl/Desktop/project_2/project_2.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module mux1to2_8bit
INFO: [VRFC 10-311] analyzing module mux2to4_8bit
INFO: [VRFC 10-311] analyzing module reg_8_bit
INFO: [VRFC 10-311] analyzing module reg_16_bit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module AddressRegisterFile
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module clock_4_bit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-311] analyzing module BasicComputer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sowxl/Desktop/project_2/project_2.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part1_simulation
INFO: [VRFC 10-311] analyzing module Part1_16bit_simulation
INFO: [VRFC 10-311] analyzing module Part2a_simulation
INFO: [VRFC 10-311] analyzing module Part2b_simulation
INFO: [VRFC 10-311] analyzing module Part2c_simulation
INFO: [VRFC 10-311] analyzing module Part3_ALU_Simulation
INFO: [VRFC 10-311] analyzing module Part4_TestBench
INFO: [VRFC 10-311] analyzing module Project2Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sowxl/Desktop/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
