Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_arbiter_rx_behav xil_defaultlib.tb_arbiter_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 144 differs from formal bit length 143 for port 'mac_rx_que_fifo_dout' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_arbiter_rx.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter_rx.v" Line 1. Module arbiter_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter_rx.v" Line 1. Module arbiter_rx doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arbiter_rx
Compiling module xil_defaultlib.tb_arbiter_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_rx_behav
