\hypertarget{struct_e_x_t_i___type_def}{}\doxysection{EXTI\+\_\+\+Type\+Def Struct Reference}
\label{struct_e_x_t_i___type_def}\index{EXTI\_TypeDef@{EXTI\_TypeDef}}


External Interrupt/\+Event Controller.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9977ed8528793541e579a317b264e657}{RTSR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_af19a6271cc16f9052ca5b8933fdedec2}{FTSR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a1505a648822329eafa565c3fd5589b6c}{SWIER1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a3a3b4aadab87b8d6d58ffe9717157830}{D3\+PMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a7beac8afdc0eb76b7df0ebb606ebbd27}{D3\+PCR1L}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a8de6d02ac14d59d4729a47768c37f1e2}{D3\+PCR1H}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a28d88d9a08aab1adbebea61c42ef901e}{RESERVED1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a07bacdf23d9c3a8692d99cc2930c1ed1}{RTSR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a5f69f8f69bc737360b01b0e066643592}{FTSR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a0e17561a663731942ae2a24ccfeda992}{SWIER2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_adacf36ca7ca7268137d942540e4032b4}{D3\+PMR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_aec0168584b42b4be866b5129d1f50fc4}{D3\+PCR2L}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_abea248a14c7241ce653870203ca4fbdc}{D3\+PCR2H}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_ac84e46d43688bcc569d63b1da667e497}{RESERVED2}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_aea9ee6ee61e1d2eb4f3b23a1f22ddc25}{RTSR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_adf55717cda1423baa85b1c057c6b9620}{FTSR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a731cbb7eb649ca0f44c517239f48f394}{SWIER3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9e9d3eea3364227b84c7d4ffa092831a}{D3\+PMR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a8c6ac3a7113443478f7a501385e20ed4}{D3\+PCR3L}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a2d79912c84fae19432226c2f7b2113a8}{D3\+PCR3H}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a2ffbb73a923235591361d60160eebe13}{RESERVED3}} \mbox{[}10\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a86124759eb82b2816e3b8e19e578ae23}{IMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a35cb1cf342522c35163ca68d129225bb}{EMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}{PR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a6148580ac6bf32f046fd0d6d7af90756}{IMR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a230867a7be42661d545fcb8c6667490d}{EMR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_afa9403cd8cce41e2f668bb31b5821efa}{PR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a08176e553d59285814569cd8e508fe63}{IMR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a0eb7eddb04f7443dea2b9b55979223a1}{EMR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a87ffac63924defdd7a3eb07155e5b63b}{PR3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
External Interrupt/\+Event Controller. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00851}{851}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_e_x_t_i___type_def_a8de6d02ac14d59d4729a47768c37f1e2}\label{struct_e_x_t_i___type_def_a8de6d02ac14d59d4729a47768c37f1e2}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!D3PCR1H@{D3PCR1H}}
\index{D3PCR1H@{D3PCR1H}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{D3PCR1H}{D3PCR1H}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D3\+PCR1H}

EXTI D3 Pending clear selection register High, (same register as to SRDPCR1H) Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00858}{858}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a7beac8afdc0eb76b7df0ebb606ebbd27}\label{struct_e_x_t_i___type_def_a7beac8afdc0eb76b7df0ebb606ebbd27}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!D3PCR1L@{D3PCR1L}}
\index{D3PCR1L@{D3PCR1L}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{D3PCR1L}{D3PCR1L}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D3\+PCR1L}

EXTI D3 Pending clear selection register low, (same register as to SRDPCR1L) Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00857}{857}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_abea248a14c7241ce653870203ca4fbdc}\label{struct_e_x_t_i___type_def_abea248a14c7241ce653870203ca4fbdc}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!D3PCR2H@{D3PCR2H}}
\index{D3PCR2H@{D3PCR2H}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{D3PCR2H}{D3PCR2H}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D3\+PCR2H}

EXTI D3 Pending clear selection register High, (same register as to SRDPCR2H) Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00865}{865}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_aec0168584b42b4be866b5129d1f50fc4}\label{struct_e_x_t_i___type_def_aec0168584b42b4be866b5129d1f50fc4}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!D3PCR2L@{D3PCR2L}}
\index{D3PCR2L@{D3PCR2L}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{D3PCR2L}{D3PCR2L}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D3\+PCR2L}

EXTI D3 Pending clear selection register low, (same register as to SRDPCR2L) Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00864}{864}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a2d79912c84fae19432226c2f7b2113a8}\label{struct_e_x_t_i___type_def_a2d79912c84fae19432226c2f7b2113a8}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!D3PCR3H@{D3PCR3H}}
\index{D3PCR3H@{D3PCR3H}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{D3PCR3H}{D3PCR3H}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D3\+PCR3H}

EXTI D3 Pending clear selection register High, (same register as to SRDPCR3H) Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00872}{872}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a8c6ac3a7113443478f7a501385e20ed4}\label{struct_e_x_t_i___type_def_a8c6ac3a7113443478f7a501385e20ed4}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!D3PCR3L@{D3PCR3L}}
\index{D3PCR3L@{D3PCR3L}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{D3PCR3L}{D3PCR3L}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D3\+PCR3L}

EXTI D3 Pending clear selection register low, (same register as to SRDPCR3L) Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00871}{871}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a3a3b4aadab87b8d6d58ffe9717157830}\label{struct_e_x_t_i___type_def_a3a3b4aadab87b8d6d58ffe9717157830}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!D3PMR1@{D3PMR1}}
\index{D3PMR1@{D3PMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{D3PMR1}{D3PMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D3\+PMR1}

EXTI D3 Pending mask register, (same register as to SRDPMR1) Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00856}{856}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_adacf36ca7ca7268137d942540e4032b4}\label{struct_e_x_t_i___type_def_adacf36ca7ca7268137d942540e4032b4}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!D3PMR2@{D3PMR2}}
\index{D3PMR2@{D3PMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{D3PMR2}{D3PMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D3\+PMR2}

EXTI D3 Pending mask register, (same register as to SRDPMR2) Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00863}{863}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a9e9d3eea3364227b84c7d4ffa092831a}\label{struct_e_x_t_i___type_def_a9e9d3eea3364227b84c7d4ffa092831a}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!D3PMR3@{D3PMR3}}
\index{D3PMR3@{D3PMR3}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{D3PMR3}{D3PMR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D3\+PMR3}

EXTI D3 Pending mask register, (same register as to SRDPMR3) Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00870}{870}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a35cb1cf342522c35163ca68d129225bb}\label{struct_e_x_t_i___type_def_a35cb1cf342522c35163ca68d129225bb}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR1@{EMR1}}
\index{EMR1@{EMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR1}{EMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EMR1}

EXTI Event mask register, Address offset\+: 0x84 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00875}{875}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a230867a7be42661d545fcb8c6667490d}\label{struct_e_x_t_i___type_def_a230867a7be42661d545fcb8c6667490d}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR2@{EMR2}}
\index{EMR2@{EMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR2}{EMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EMR2}

EXTI Event mask register, Address offset\+: 0x94 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00879}{879}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a0eb7eddb04f7443dea2b9b55979223a1}\label{struct_e_x_t_i___type_def_a0eb7eddb04f7443dea2b9b55979223a1}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR3@{EMR3}}
\index{EMR3@{EMR3}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR3}{EMR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EMR3}

EXTI Event mask register, Address offset\+: 0x\+A4 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00883}{883}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_af19a6271cc16f9052ca5b8933fdedec2}\label{struct_e_x_t_i___type_def_af19a6271cc16f9052ca5b8933fdedec2}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR1@{FTSR1}}
\index{FTSR1@{FTSR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FTSR1}{FTSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FTSR1}

EXTI Falling trigger selection register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00854}{854}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a5f69f8f69bc737360b01b0e066643592}\label{struct_e_x_t_i___type_def_a5f69f8f69bc737360b01b0e066643592}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR2@{FTSR2}}
\index{FTSR2@{FTSR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FTSR2}{FTSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FTSR2}

EXTI Falling trigger selection register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00861}{861}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_adf55717cda1423baa85b1c057c6b9620}\label{struct_e_x_t_i___type_def_adf55717cda1423baa85b1c057c6b9620}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR3@{FTSR3}}
\index{FTSR3@{FTSR3}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FTSR3}{FTSR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FTSR3}

EXTI Falling trigger selection register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00868}{868}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a86124759eb82b2816e3b8e19e578ae23}\label{struct_e_x_t_i___type_def_a86124759eb82b2816e3b8e19e578ae23}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR1@{IMR1}}
\index{IMR1@{IMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR1}{IMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR1}

EXTI Interrupt mask register, Address offset\+: 0x80 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00874}{874}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a6148580ac6bf32f046fd0d6d7af90756}\label{struct_e_x_t_i___type_def_a6148580ac6bf32f046fd0d6d7af90756}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR2@{IMR2}}
\index{IMR2@{IMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR2}{IMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR2}

EXTI Interrupt mask register, Address offset\+: 0x90 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00878}{878}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a08176e553d59285814569cd8e508fe63}\label{struct_e_x_t_i___type_def_a08176e553d59285814569cd8e508fe63}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR3@{IMR3}}
\index{IMR3@{IMR3}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR3}{IMR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR3}

EXTI Interrupt mask register, Address offset\+: 0x\+A0 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00882}{882}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}\label{struct_e_x_t_i___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR1@{PR1}}
\index{PR1@{PR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR1}{PR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR1}

EXTI Pending register, Address offset\+: 0x88 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00876}{876}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_afa9403cd8cce41e2f668bb31b5821efa}\label{struct_e_x_t_i___type_def_afa9403cd8cce41e2f668bb31b5821efa}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR2@{PR2}}
\index{PR2@{PR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR2}{PR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR2}

EXTI Pending register, Address offset\+: 0x98 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00880}{880}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a87ffac63924defdd7a3eb07155e5b63b}\label{struct_e_x_t_i___type_def_a87ffac63924defdd7a3eb07155e5b63b}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR3@{PR3}}
\index{PR3@{PR3}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR3}{PR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR3}

EXTI Pending register, Address offset\+: 0x\+A8 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00884}{884}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a28d88d9a08aab1adbebea61c42ef901e}\label{struct_e_x_t_i___type_def_a28d88d9a08aab1adbebea61c42ef901e}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}2\mbox{]}}

Reserved, 0x18 to 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00859}{859}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_ac84e46d43688bcc569d63b1da667e497}\label{struct_e_x_t_i___type_def_ac84e46d43688bcc569d63b1da667e497}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2\mbox{[}2\mbox{]}}

Reserved, 0x38 to 0x3C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00866}{866}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a2ffbb73a923235591361d60160eebe13}\label{struct_e_x_t_i___type_def_a2ffbb73a923235591361d60160eebe13}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3\mbox{[}10\mbox{]}}

Reserved, 0x58 to 0x7C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00873}{873}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_ac0018930ee9f18afda25b695b9a4ec16}\label{struct_e_x_t_i___type_def_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}

Reserved, 0x8C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00877}{877}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}\label{struct_e_x_t_i___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}

Reserved, 0x9C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00881}{881}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a9977ed8528793541e579a317b264e657}\label{struct_e_x_t_i___type_def_a9977ed8528793541e579a317b264e657}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR1@{RTSR1}}
\index{RTSR1@{RTSR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTSR1}{RTSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTSR1}

EXTI Rising trigger selection register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00853}{853}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a07bacdf23d9c3a8692d99cc2930c1ed1}\label{struct_e_x_t_i___type_def_a07bacdf23d9c3a8692d99cc2930c1ed1}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR2@{RTSR2}}
\index{RTSR2@{RTSR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTSR2}{RTSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTSR2}

EXTI Rising trigger selection register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00860}{860}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_aea9ee6ee61e1d2eb4f3b23a1f22ddc25}\label{struct_e_x_t_i___type_def_aea9ee6ee61e1d2eb4f3b23a1f22ddc25}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR3@{RTSR3}}
\index{RTSR3@{RTSR3}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTSR3}{RTSR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTSR3}

EXTI Rising trigger selection register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00867}{867}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a1505a648822329eafa565c3fd5589b6c}\label{struct_e_x_t_i___type_def_a1505a648822329eafa565c3fd5589b6c}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER1@{SWIER1}}
\index{SWIER1@{SWIER1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWIER1}{SWIER1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SWIER1}

EXTI Software interrupt event register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00855}{855}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a0e17561a663731942ae2a24ccfeda992}\label{struct_e_x_t_i___type_def_a0e17561a663731942ae2a24ccfeda992}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER2@{SWIER2}}
\index{SWIER2@{SWIER2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWIER2}{SWIER2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SWIER2}

EXTI Software interrupt event register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00862}{862}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a731cbb7eb649ca0f44c517239f48f394}\label{struct_e_x_t_i___type_def_a731cbb7eb649ca0f44c517239f48f394}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER3@{SWIER3}}
\index{SWIER3@{SWIER3}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWIER3}{SWIER3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SWIER3}

EXTI Software interrupt event register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00869}{869}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
