
FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b98  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08001d44  08001d44  00002d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001dac  08001dac  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001dac  08001dac  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001dac  08001dac  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001dac  08001dac  00002dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001db0  08001db0  00002db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001db4  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001dc0  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001dc0  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004c0d  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011ba  00000000  00000000  00007c49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005f0  00000000  00000000  00008e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000450  00000000  00000000  000093f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027e05  00000000  00000000  00009848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006615  00000000  00000000  0003164d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2272  00000000  00000000  00037c62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00129ed4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016e8  00000000  00000000  00129f18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0012b600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001d2c 	.word	0x08001d2c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	08001d2c 	.word	0x08001d2c

080001ec <__aeabi_dmul>:
 80001ec:	b570      	push	{r4, r5, r6, lr}
 80001ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001fa:	bf1d      	ittte	ne
 80001fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000200:	ea94 0f0c 	teqne	r4, ip
 8000204:	ea95 0f0c 	teqne	r5, ip
 8000208:	f000 f8de 	bleq	80003c8 <__aeabi_dmul+0x1dc>
 800020c:	442c      	add	r4, r5
 800020e:	ea81 0603 	eor.w	r6, r1, r3
 8000212:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000216:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800021a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800021e:	bf18      	it	ne
 8000220:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000228:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800022c:	d038      	beq.n	80002a0 <__aeabi_dmul+0xb4>
 800022e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000232:	f04f 0500 	mov.w	r5, #0
 8000236:	fbe1 e502 	umlal	lr, r5, r1, r2
 800023a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800023e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000242:	f04f 0600 	mov.w	r6, #0
 8000246:	fbe1 5603 	umlal	r5, r6, r1, r3
 800024a:	f09c 0f00 	teq	ip, #0
 800024e:	bf18      	it	ne
 8000250:	f04e 0e01 	orrne.w	lr, lr, #1
 8000254:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000258:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800025c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000260:	d204      	bcs.n	800026c <__aeabi_dmul+0x80>
 8000262:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000266:	416d      	adcs	r5, r5
 8000268:	eb46 0606 	adc.w	r6, r6, r6
 800026c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000270:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000274:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000278:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800027c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000280:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000284:	bf88      	it	hi
 8000286:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800028a:	d81e      	bhi.n	80002ca <__aeabi_dmul+0xde>
 800028c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	bd70      	pop	{r4, r5, r6, pc}
 80002a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002a4:	ea46 0101 	orr.w	r1, r6, r1
 80002a8:	ea40 0002 	orr.w	r0, r0, r2
 80002ac:	ea81 0103 	eor.w	r1, r1, r3
 80002b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002b4:	bfc2      	ittt	gt
 80002b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002be:	bd70      	popgt	{r4, r5, r6, pc}
 80002c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002c4:	f04f 0e00 	mov.w	lr, #0
 80002c8:	3c01      	subs	r4, #1
 80002ca:	f300 80ab 	bgt.w	8000424 <__aeabi_dmul+0x238>
 80002ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002d2:	bfde      	ittt	le
 80002d4:	2000      	movle	r0, #0
 80002d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002da:	bd70      	pople	{r4, r5, r6, pc}
 80002dc:	f1c4 0400 	rsb	r4, r4, #0
 80002e0:	3c20      	subs	r4, #32
 80002e2:	da35      	bge.n	8000350 <__aeabi_dmul+0x164>
 80002e4:	340c      	adds	r4, #12
 80002e6:	dc1b      	bgt.n	8000320 <__aeabi_dmul+0x134>
 80002e8:	f104 0414 	add.w	r4, r4, #20
 80002ec:	f1c4 0520 	rsb	r5, r4, #32
 80002f0:	fa00 f305 	lsl.w	r3, r0, r5
 80002f4:	fa20 f004 	lsr.w	r0, r0, r4
 80002f8:	fa01 f205 	lsl.w	r2, r1, r5
 80002fc:	ea40 0002 	orr.w	r0, r0, r2
 8000300:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000304:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000308:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800030c:	fa21 f604 	lsr.w	r6, r1, r4
 8000310:	eb42 0106 	adc.w	r1, r2, r6
 8000314:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000318:	bf08      	it	eq
 800031a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800031e:	bd70      	pop	{r4, r5, r6, pc}
 8000320:	f1c4 040c 	rsb	r4, r4, #12
 8000324:	f1c4 0520 	rsb	r5, r4, #32
 8000328:	fa00 f304 	lsl.w	r3, r0, r4
 800032c:	fa20 f005 	lsr.w	r0, r0, r5
 8000330:	fa01 f204 	lsl.w	r2, r1, r4
 8000334:	ea40 0002 	orr.w	r0, r0, r2
 8000338:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800033c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000348:	bf08      	it	eq
 800034a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034e:	bd70      	pop	{r4, r5, r6, pc}
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f205 	lsl.w	r2, r0, r5
 8000358:	ea4e 0e02 	orr.w	lr, lr, r2
 800035c:	fa20 f304 	lsr.w	r3, r0, r4
 8000360:	fa01 f205 	lsl.w	r2, r1, r5
 8000364:	ea43 0302 	orr.w	r3, r3, r2
 8000368:	fa21 f004 	lsr.w	r0, r1, r4
 800036c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000370:	fa21 f204 	lsr.w	r2, r1, r4
 8000374:	ea20 0002 	bic.w	r0, r0, r2
 8000378:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800037c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000380:	bf08      	it	eq
 8000382:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000386:	bd70      	pop	{r4, r5, r6, pc}
 8000388:	f094 0f00 	teq	r4, #0
 800038c:	d10f      	bne.n	80003ae <__aeabi_dmul+0x1c2>
 800038e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000392:	0040      	lsls	r0, r0, #1
 8000394:	eb41 0101 	adc.w	r1, r1, r1
 8000398:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800039c:	bf08      	it	eq
 800039e:	3c01      	subeq	r4, #1
 80003a0:	d0f7      	beq.n	8000392 <__aeabi_dmul+0x1a6>
 80003a2:	ea41 0106 	orr.w	r1, r1, r6
 80003a6:	f095 0f00 	teq	r5, #0
 80003aa:	bf18      	it	ne
 80003ac:	4770      	bxne	lr
 80003ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003b2:	0052      	lsls	r2, r2, #1
 80003b4:	eb43 0303 	adc.w	r3, r3, r3
 80003b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003bc:	bf08      	it	eq
 80003be:	3d01      	subeq	r5, #1
 80003c0:	d0f7      	beq.n	80003b2 <__aeabi_dmul+0x1c6>
 80003c2:	ea43 0306 	orr.w	r3, r3, r6
 80003c6:	4770      	bx	lr
 80003c8:	ea94 0f0c 	teq	r4, ip
 80003cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003d0:	bf18      	it	ne
 80003d2:	ea95 0f0c 	teqne	r5, ip
 80003d6:	d00c      	beq.n	80003f2 <__aeabi_dmul+0x206>
 80003d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003dc:	bf18      	it	ne
 80003de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e2:	d1d1      	bne.n	8000388 <__aeabi_dmul+0x19c>
 80003e4:	ea81 0103 	eor.w	r1, r1, r3
 80003e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003ec:	f04f 0000 	mov.w	r0, #0
 80003f0:	bd70      	pop	{r4, r5, r6, pc}
 80003f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003f6:	bf06      	itte	eq
 80003f8:	4610      	moveq	r0, r2
 80003fa:	4619      	moveq	r1, r3
 80003fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000400:	d019      	beq.n	8000436 <__aeabi_dmul+0x24a>
 8000402:	ea94 0f0c 	teq	r4, ip
 8000406:	d102      	bne.n	800040e <__aeabi_dmul+0x222>
 8000408:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800040c:	d113      	bne.n	8000436 <__aeabi_dmul+0x24a>
 800040e:	ea95 0f0c 	teq	r5, ip
 8000412:	d105      	bne.n	8000420 <__aeabi_dmul+0x234>
 8000414:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000418:	bf1c      	itt	ne
 800041a:	4610      	movne	r0, r2
 800041c:	4619      	movne	r1, r3
 800041e:	d10a      	bne.n	8000436 <__aeabi_dmul+0x24a>
 8000420:	ea81 0103 	eor.w	r1, r1, r3
 8000424:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000428:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800042c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd70      	pop	{r4, r5, r6, pc}
 8000436:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800043a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800043e:	bd70      	pop	{r4, r5, r6, pc}

08000440 <__aeabi_drsub>:
 8000440:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000444:	e002      	b.n	800044c <__adddf3>
 8000446:	bf00      	nop

08000448 <__aeabi_dsub>:
 8000448:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800044c <__adddf3>:
 800044c:	b530      	push	{r4, r5, lr}
 800044e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000452:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	bf1f      	itttt	ne
 8000462:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000466:	ea55 0c02 	orrsne.w	ip, r5, r2
 800046a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800046e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000472:	f000 80e2 	beq.w	800063a <__adddf3+0x1ee>
 8000476:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800047a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800047e:	bfb8      	it	lt
 8000480:	426d      	neglt	r5, r5
 8000482:	dd0c      	ble.n	800049e <__adddf3+0x52>
 8000484:	442c      	add	r4, r5
 8000486:	ea80 0202 	eor.w	r2, r0, r2
 800048a:	ea81 0303 	eor.w	r3, r1, r3
 800048e:	ea82 0000 	eor.w	r0, r2, r0
 8000492:	ea83 0101 	eor.w	r1, r3, r1
 8000496:	ea80 0202 	eor.w	r2, r0, r2
 800049a:	ea81 0303 	eor.w	r3, r1, r3
 800049e:	2d36      	cmp	r5, #54	@ 0x36
 80004a0:	bf88      	it	hi
 80004a2:	bd30      	pophi	{r4, r5, pc}
 80004a4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004ac:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x70>
 80004b6:	4240      	negs	r0, r0
 80004b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004bc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004c8:	d002      	beq.n	80004d0 <__adddf3+0x84>
 80004ca:	4252      	negs	r2, r2
 80004cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004d0:	ea94 0f05 	teq	r4, r5
 80004d4:	f000 80a7 	beq.w	8000626 <__adddf3+0x1da>
 80004d8:	f1a4 0401 	sub.w	r4, r4, #1
 80004dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80004e0:	db0d      	blt.n	80004fe <__adddf3+0xb2>
 80004e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004e6:	fa22 f205 	lsr.w	r2, r2, r5
 80004ea:	1880      	adds	r0, r0, r2
 80004ec:	f141 0100 	adc.w	r1, r1, #0
 80004f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80004f4:	1880      	adds	r0, r0, r2
 80004f6:	fa43 f305 	asr.w	r3, r3, r5
 80004fa:	4159      	adcs	r1, r3
 80004fc:	e00e      	b.n	800051c <__adddf3+0xd0>
 80004fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000502:	f10e 0e20 	add.w	lr, lr, #32
 8000506:	2a01      	cmp	r2, #1
 8000508:	fa03 fc0e 	lsl.w	ip, r3, lr
 800050c:	bf28      	it	cs
 800050e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000512:	fa43 f305 	asr.w	r3, r3, r5
 8000516:	18c0      	adds	r0, r0, r3
 8000518:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800051c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000520:	d507      	bpl.n	8000532 <__adddf3+0xe6>
 8000522:	f04f 0e00 	mov.w	lr, #0
 8000526:	f1dc 0c00 	rsbs	ip, ip, #0
 800052a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800052e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000532:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000536:	d31b      	bcc.n	8000570 <__adddf3+0x124>
 8000538:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800053c:	d30c      	bcc.n	8000558 <__adddf3+0x10c>
 800053e:	0849      	lsrs	r1, r1, #1
 8000540:	ea5f 0030 	movs.w	r0, r0, rrx
 8000544:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000548:	f104 0401 	add.w	r4, r4, #1
 800054c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000550:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000554:	f080 809a 	bcs.w	800068c <__adddf3+0x240>
 8000558:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800055c:	bf08      	it	eq
 800055e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000562:	f150 0000 	adcs.w	r0, r0, #0
 8000566:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800056a:	ea41 0105 	orr.w	r1, r1, r5
 800056e:	bd30      	pop	{r4, r5, pc}
 8000570:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000574:	4140      	adcs	r0, r0
 8000576:	eb41 0101 	adc.w	r1, r1, r1
 800057a:	3c01      	subs	r4, #1
 800057c:	bf28      	it	cs
 800057e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000582:	d2e9      	bcs.n	8000558 <__adddf3+0x10c>
 8000584:	f091 0f00 	teq	r1, #0
 8000588:	bf04      	itt	eq
 800058a:	4601      	moveq	r1, r0
 800058c:	2000      	moveq	r0, #0
 800058e:	fab1 f381 	clz	r3, r1
 8000592:	bf08      	it	eq
 8000594:	3320      	addeq	r3, #32
 8000596:	f1a3 030b 	sub.w	r3, r3, #11
 800059a:	f1b3 0220 	subs.w	r2, r3, #32
 800059e:	da0c      	bge.n	80005ba <__adddf3+0x16e>
 80005a0:	320c      	adds	r2, #12
 80005a2:	dd08      	ble.n	80005b6 <__adddf3+0x16a>
 80005a4:	f102 0c14 	add.w	ip, r2, #20
 80005a8:	f1c2 020c 	rsb	r2, r2, #12
 80005ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80005b0:	fa21 f102 	lsr.w	r1, r1, r2
 80005b4:	e00c      	b.n	80005d0 <__adddf3+0x184>
 80005b6:	f102 0214 	add.w	r2, r2, #20
 80005ba:	bfd8      	it	le
 80005bc:	f1c2 0c20 	rsble	ip, r2, #32
 80005c0:	fa01 f102 	lsl.w	r1, r1, r2
 80005c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005c8:	bfdc      	itt	le
 80005ca:	ea41 010c 	orrle.w	r1, r1, ip
 80005ce:	4090      	lslle	r0, r2
 80005d0:	1ae4      	subs	r4, r4, r3
 80005d2:	bfa2      	ittt	ge
 80005d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005d8:	4329      	orrge	r1, r5
 80005da:	bd30      	popge	{r4, r5, pc}
 80005dc:	ea6f 0404 	mvn.w	r4, r4
 80005e0:	3c1f      	subs	r4, #31
 80005e2:	da1c      	bge.n	800061e <__adddf3+0x1d2>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc0e      	bgt.n	8000606 <__adddf3+0x1ba>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0220 	rsb	r2, r4, #32
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f302 	lsl.w	r3, r1, r2
 80005f8:	ea40 0003 	orr.w	r0, r0, r3
 80005fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000600:	ea45 0103 	orr.w	r1, r5, r3
 8000604:	bd30      	pop	{r4, r5, pc}
 8000606:	f1c4 040c 	rsb	r4, r4, #12
 800060a:	f1c4 0220 	rsb	r2, r4, #32
 800060e:	fa20 f002 	lsr.w	r0, r0, r2
 8000612:	fa01 f304 	lsl.w	r3, r1, r4
 8000616:	ea40 0003 	orr.w	r0, r0, r3
 800061a:	4629      	mov	r1, r5
 800061c:	bd30      	pop	{r4, r5, pc}
 800061e:	fa21 f004 	lsr.w	r0, r1, r4
 8000622:	4629      	mov	r1, r5
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	f094 0f00 	teq	r4, #0
 800062a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800062e:	bf06      	itte	eq
 8000630:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000634:	3401      	addeq	r4, #1
 8000636:	3d01      	subne	r5, #1
 8000638:	e74e      	b.n	80004d8 <__adddf3+0x8c>
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf18      	it	ne
 8000640:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000644:	d029      	beq.n	800069a <__adddf3+0x24e>
 8000646:	ea94 0f05 	teq	r4, r5
 800064a:	bf08      	it	eq
 800064c:	ea90 0f02 	teqeq	r0, r2
 8000650:	d005      	beq.n	800065e <__adddf3+0x212>
 8000652:	ea54 0c00 	orrs.w	ip, r4, r0
 8000656:	bf04      	itt	eq
 8000658:	4619      	moveq	r1, r3
 800065a:	4610      	moveq	r0, r2
 800065c:	bd30      	pop	{r4, r5, pc}
 800065e:	ea91 0f03 	teq	r1, r3
 8000662:	bf1e      	ittt	ne
 8000664:	2100      	movne	r1, #0
 8000666:	2000      	movne	r0, #0
 8000668:	bd30      	popne	{r4, r5, pc}
 800066a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800066e:	d105      	bne.n	800067c <__adddf3+0x230>
 8000670:	0040      	lsls	r0, r0, #1
 8000672:	4149      	adcs	r1, r1
 8000674:	bf28      	it	cs
 8000676:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800067a:	bd30      	pop	{r4, r5, pc}
 800067c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000680:	bf3c      	itt	cc
 8000682:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000686:	bd30      	popcc	{r4, r5, pc}
 8000688:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800068c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000690:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000694:	f04f 0000 	mov.w	r0, #0
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800069e:	bf1a      	itte	ne
 80006a0:	4619      	movne	r1, r3
 80006a2:	4610      	movne	r0, r2
 80006a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006a8:	bf1c      	itt	ne
 80006aa:	460b      	movne	r3, r1
 80006ac:	4602      	movne	r2, r0
 80006ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006b2:	bf06      	itte	eq
 80006b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006b8:	ea91 0f03 	teqeq	r1, r3
 80006bc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	bf00      	nop

080006c4 <__aeabi_ui2d>:
 80006c4:	f090 0f00 	teq	r0, #0
 80006c8:	bf04      	itt	eq
 80006ca:	2100      	moveq	r1, #0
 80006cc:	4770      	bxeq	lr
 80006ce:	b530      	push	{r4, r5, lr}
 80006d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d8:	f04f 0500 	mov.w	r5, #0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e750      	b.n	8000584 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_i2d>:
 80006e4:	f090 0f00 	teq	r0, #0
 80006e8:	bf04      	itt	eq
 80006ea:	2100      	moveq	r1, #0
 80006ec:	4770      	bxeq	lr
 80006ee:	b530      	push	{r4, r5, lr}
 80006f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006f8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006fc:	bf48      	it	mi
 80006fe:	4240      	negmi	r0, r0
 8000700:	f04f 0100 	mov.w	r1, #0
 8000704:	e73e      	b.n	8000584 <__adddf3+0x138>
 8000706:	bf00      	nop

08000708 <__aeabi_f2d>:
 8000708:	0042      	lsls	r2, r0, #1
 800070a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800070e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000712:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000716:	bf1f      	itttt	ne
 8000718:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800071c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000720:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000724:	4770      	bxne	lr
 8000726:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800072a:	bf08      	it	eq
 800072c:	4770      	bxeq	lr
 800072e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000732:	bf04      	itt	eq
 8000734:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000738:	4770      	bxeq	lr
 800073a:	b530      	push	{r4, r5, lr}
 800073c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000740:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000744:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	e71c      	b.n	8000584 <__adddf3+0x138>
 800074a:	bf00      	nop

0800074c <__aeabi_ul2d>:
 800074c:	ea50 0201 	orrs.w	r2, r0, r1
 8000750:	bf08      	it	eq
 8000752:	4770      	bxeq	lr
 8000754:	b530      	push	{r4, r5, lr}
 8000756:	f04f 0500 	mov.w	r5, #0
 800075a:	e00a      	b.n	8000772 <__aeabi_l2d+0x16>

0800075c <__aeabi_l2d>:
 800075c:	ea50 0201 	orrs.w	r2, r0, r1
 8000760:	bf08      	it	eq
 8000762:	4770      	bxeq	lr
 8000764:	b530      	push	{r4, r5, lr}
 8000766:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800076a:	d502      	bpl.n	8000772 <__aeabi_l2d+0x16>
 800076c:	4240      	negs	r0, r0
 800076e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000772:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000776:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800077e:	f43f aed8 	beq.w	8000532 <__adddf3+0xe6>
 8000782:	f04f 0203 	mov.w	r2, #3
 8000786:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800078a:	bf18      	it	ne
 800078c:	3203      	addne	r2, #3
 800078e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000792:	bf18      	it	ne
 8000794:	3203      	addne	r2, #3
 8000796:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800079a:	f1c2 0320 	rsb	r3, r2, #32
 800079e:	fa00 fc03 	lsl.w	ip, r0, r3
 80007a2:	fa20 f002 	lsr.w	r0, r0, r2
 80007a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80007aa:	ea40 000e 	orr.w	r0, r0, lr
 80007ae:	fa21 f102 	lsr.w	r1, r1, r2
 80007b2:	4414      	add	r4, r2
 80007b4:	e6bd      	b.n	8000532 <__adddf3+0xe6>
 80007b6:	bf00      	nop

080007b8 <__aeabi_d2f>:
 80007b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007c0:	bf24      	itt	cs
 80007c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007ca:	d90d      	bls.n	80007e8 <__aeabi_d2f+0x30>
 80007cc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007d8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80007dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007e0:	bf08      	it	eq
 80007e2:	f020 0001 	biceq.w	r0, r0, #1
 80007e6:	4770      	bx	lr
 80007e8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80007ec:	d121      	bne.n	8000832 <__aeabi_d2f+0x7a>
 80007ee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80007f2:	bfbc      	itt	lt
 80007f4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80007f8:	4770      	bxlt	lr
 80007fa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000802:	f1c2 0218 	rsb	r2, r2, #24
 8000806:	f1c2 0c20 	rsb	ip, r2, #32
 800080a:	fa10 f30c 	lsls.w	r3, r0, ip
 800080e:	fa20 f002 	lsr.w	r0, r0, r2
 8000812:	bf18      	it	ne
 8000814:	f040 0001 	orrne.w	r0, r0, #1
 8000818:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800081c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000820:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000824:	ea40 000c 	orr.w	r0, r0, ip
 8000828:	fa23 f302 	lsr.w	r3, r3, r2
 800082c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000830:	e7cc      	b.n	80007cc <__aeabi_d2f+0x14>
 8000832:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000836:	d107      	bne.n	8000848 <__aeabi_d2f+0x90>
 8000838:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800083c:	bf1e      	ittt	ne
 800083e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000842:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000846:	4770      	bxne	lr
 8000848:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 800084c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000850:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop

08000858 <main>:
#include "uart.h"
#include "stdlib.h"

void SystemClock_Config(void);
int main(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08a      	sub	sp, #40	@ 0x28
 800085c:	af00      	add	r7, sp, #0

  HAL_Init();
 800085e:	f000 fa18 	bl	8000c92 <HAL_Init>
  SystemClock_Config();
 8000862:	f000 f80d 	bl	8000880 <SystemClock_Config>
  SPI_init();
 8000866:	f000 f859 	bl	800091c <SPI_init>


  while (1)
  {
	  char buffer [sizeof(uint32_t)*8+1];
	  itoa(SPI_read(), buffer, 10);
 800086a:	f000 f927 	bl	8000abc <SPI_read>
 800086e:	4603      	mov	r3, r0
 8000870:	4618      	mov	r0, r3
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	220a      	movs	r2, #10
 8000876:	4619      	mov	r1, r3
 8000878:	f001 f9e8 	bl	8001c4c <itoa>
  {
 800087c:	bf00      	nop
 800087e:	e7f4      	b.n	800086a <main+0x12>

08000880 <SystemClock_Config>:
	 // LPUART_print(buffer);
  }
}

void SystemClock_Config(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b096      	sub	sp, #88	@ 0x58
 8000884:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000886:	f107 0314 	add.w	r3, r7, #20
 800088a:	2244      	movs	r2, #68	@ 0x44
 800088c:	2100      	movs	r1, #0
 800088e:	4618      	mov	r0, r3
 8000890:	f001 fa20 	bl	8001cd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000894:	463b      	mov	r3, r7
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
 800089c:	609a      	str	r2, [r3, #8]
 800089e:	60da      	str	r2, [r3, #12]
 80008a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008a6:	f000 fb5d 	bl	8000f64 <HAL_PWREx_ControlVoltageScaling>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008b0:	f000 f82d 	bl	800090e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80008b4:	2310      	movs	r3, #16
 80008b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008b8:	2301      	movs	r3, #1
 80008ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008c0:	2360      	movs	r3, #96	@ 0x60
 80008c2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008c4:	2300      	movs	r3, #0
 80008c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c8:	f107 0314 	add.w	r3, r7, #20
 80008cc:	4618      	mov	r0, r3
 80008ce:	f000 fb9f 	bl	8001010 <HAL_RCC_OscConfig>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80008d8:	f000 f819 	bl	800090e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008dc:	230f      	movs	r3, #15
 80008de:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80008e0:	2300      	movs	r3, #0
 80008e2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ee:	2300      	movs	r3, #0
 80008f0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008f2:	463b      	mov	r3, r7
 80008f4:	2100      	movs	r1, #0
 80008f6:	4618      	mov	r0, r3
 80008f8:	f000 ffa4 	bl	8001844 <HAL_RCC_ClockConfig>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000902:	f000 f804 	bl	800090e <Error_Handler>
  }
}
 8000906:	bf00      	nop
 8000908:	3758      	adds	r7, #88	@ 0x58
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <Error_Handler>:

void Error_Handler(void)
{
 800090e:	b480      	push	{r7}
 8000910:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000912:	b672      	cpsid	i
}
 8000914:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000916:	bf00      	nop
 8000918:	e7fd      	b.n	8000916 <Error_Handler+0x8>
	...

0800091c <SPI_init>:
#include "spi.h"


void SPI_init( void ) {
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
	// enable clock for GPIOA & SPI1
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN); // GPIOA: DAC NSS/SCK/SDO
 8000920:	4b64      	ldr	r3, [pc, #400]	@ (8000ab4 <SPI_init+0x198>)
 8000922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000924:	4a63      	ldr	r2, [pc, #396]	@ (8000ab4 <SPI_init+0x198>)
 8000926:	f043 0301 	orr.w	r3, r3, #1
 800092a:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->APB2ENR |= (RCC_APB2ENR_SPI1EN); // SPI1 port
 800092c:	4b61      	ldr	r3, [pc, #388]	@ (8000ab4 <SPI_init+0x198>)
 800092e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000930:	4a60      	ldr	r2, [pc, #384]	@ (8000ab4 <SPI_init+0x198>)
 8000932:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000936:	6613      	str	r3, [r2, #96]	@ 0x60
	/* USER ADD GPIO configuration of MODER/PUPDR/OTYPER/OSPEEDR registers HERE */
	GPIOA->MODER &= ~( GPIO_MODER_MODE4 |
 8000938:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000942:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000946:	f023 030c 	bic.w	r3, r3, #12
 800094a:	6013      	str	r3, [r2, #0]
					   GPIO_MODER_MODE5 |
					   GPIO_MODER_MODE6 |
					   GPIO_MODER_MODE7 |
					   GPIO_MODER_MODE1 );
	GPIOA->MODER |= ( GPIO_MODER_MODE4_0 |
 800094c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000956:	f443 4329 	orr.w	r3, r3, #43264	@ 0xa900
 800095a:	f043 0304 	orr.w	r3, r3, #4
 800095e:	6013      	str	r3, [r2, #0]
					  GPIO_MODER_MODE5_1 |
					  GPIO_MODER_MODE6_1 |
					  GPIO_MODER_MODE7_1 |
					  GPIO_MODER_MODE1_0 );
	GPIOA->PUPDR &= ~( GPIO_PUPDR_PUPD4 |
 8000960:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000964:	68db      	ldr	r3, [r3, #12]
 8000966:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800096a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800096e:	f023 030c 	bic.w	r3, r3, #12
 8000972:	60d3      	str	r3, [r2, #12]
					   GPIO_PUPDR_PUPD5 |
			   	   	   GPIO_PUPDR_PUPD6 |
					   GPIO_PUPDR_PUPD7 |
					   GPIO_PUPDR_PUPD1 );
	GPIOA->PUPDR |= ( GPIO_PUPDR_PUPD6_1 );
 8000974:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000978:	68db      	ldr	r3, [r3, #12]
 800097a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800097e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000982:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~( GPIO_OTYPER_OT4 |
 8000984:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800098e:	f023 03f2 	bic.w	r3, r3, #242	@ 0xf2
 8000992:	6053      	str	r3, [r2, #4]
						GPIO_OTYPER_OT5 |
						GPIO_OTYPER_OT6 |
						GPIO_OTYPER_OT7 |
						GPIO_OTYPER_OT1 );
	GPIOA->OSPEEDR |= ( ( 3 << GPIO_OSPEEDR_OSPEED4_Pos ) |
 8000994:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000998:	689b      	ldr	r3, [r3, #8]
 800099a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800099e:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 80009a2:	f043 030c 	orr.w	r3, r3, #12
 80009a6:	6093      	str	r3, [r2, #8]
						( 3 << GPIO_OSPEEDR_OSPEED5_Pos ) |
						( 3 << GPIO_OSPEEDR_OSPEED6_Pos ) |
						( 3 << GPIO_OSPEEDR_OSPEED7_Pos ) |
						( 3 << GPIO_OSPEEDR_OSPEED1_Pos ) );
	// configure AFR for SPI1 function (1 of 3 SPI bits shown here)
	GPIOA->AFR[0] &= ~((0x000F << GPIO_AFRL_AFSEL5_Pos));
 80009a8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009ac:	6a1b      	ldr	r3, [r3, #32]
 80009ae:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80009b6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~((0x000F << GPIO_AFRL_AFSEL6_Pos));
 80009b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009bc:	6a1b      	ldr	r3, [r3, #32]
 80009be:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009c2:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80009c6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~((0x000F << GPIO_AFRL_AFSEL7_Pos)); // clear nibble for bit 7 AF
 80009c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009cc:	6a1b      	ldr	r3, [r3, #32]
 80009ce:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009d2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80009d6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= ((0x0005 << GPIO_AFRL_AFSEL5_Pos));
 80009d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009dc:	6a1b      	ldr	r3, [r3, #32]
 80009de:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009e2:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 80009e6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= ((0x0005 << GPIO_AFRL_AFSEL6_Pos));
 80009e8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009ec:	6a1b      	ldr	r3, [r3, #32]
 80009ee:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009f2:	f043 63a0 	orr.w	r3, r3, #83886080	@ 0x5000000
 80009f6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= ((0x0005 << GPIO_AFRL_AFSEL7_Pos)); // set b7 AF to SPI1 (fcn 5)
 80009f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009fc:	6a1b      	ldr	r3, [r3, #32]
 80009fe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000a02:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8000a06:	6213      	str	r3, [r2, #32]
	// SPI config as specified @ STM32L4 RM0351 rev.9 p.1459
	// called by or with DAC_init()
	// build control registers CR1 & CR2 for SPI control of peripheral DAC
	// assumes no active SPI xmits & no recv data in process (BSY=0)
	// CR1 (reset value = 0x0000)
	SPI1->CR1 &= ~( SPI_CR1_SPE ); // disable SPI for config
 8000a08:	4b2b      	ldr	r3, [pc, #172]	@ (8000ab8 <SPI_init+0x19c>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a2a      	ldr	r2, [pc, #168]	@ (8000ab8 <SPI_init+0x19c>)
 8000a0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000a12:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~( SPI_CR1_RXONLY ); // recv-only OFF
 8000a14:	4b28      	ldr	r3, [pc, #160]	@ (8000ab8 <SPI_init+0x19c>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a27      	ldr	r2, [pc, #156]	@ (8000ab8 <SPI_init+0x19c>)
 8000a1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000a1e:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~( SPI_CR1_LSBFIRST ); // data bit order MSb:LSb
 8000a20:	4b25      	ldr	r3, [pc, #148]	@ (8000ab8 <SPI_init+0x19c>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a24      	ldr	r2, [pc, #144]	@ (8000ab8 <SPI_init+0x19c>)
 8000a26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000a2a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~( SPI_CR1_CPOL | SPI_CR1_CPHA ); // SCLK polarity:phase = 0:0
 8000a2c:	4b22      	ldr	r3, [pc, #136]	@ (8000ab8 <SPI_init+0x19c>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a21      	ldr	r2, [pc, #132]	@ (8000ab8 <SPI_init+0x19c>)
 8000a32:	f023 0303 	bic.w	r3, r3, #3
 8000a36:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= SPI_CR1_MSTR; // MCU is SPI controller
 8000a38:	4b1f      	ldr	r3, [pc, #124]	@ (8000ab8 <SPI_init+0x19c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ab8 <SPI_init+0x19c>)
 8000a3e:	f043 0304 	orr.w	r3, r3, #4
 8000a42:	6013      	str	r3, [r2, #0]
	// CR2 (reset value = 0x0700 : 8b data)
	SPI1->CR2 &= ~( SPI_CR2_TXEIE | SPI_CR2_RXNEIE ); // disable FIFO intrpts
 8000a44:	4b1c      	ldr	r3, [pc, #112]	@ (8000ab8 <SPI_init+0x19c>)
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	4a1b      	ldr	r2, [pc, #108]	@ (8000ab8 <SPI_init+0x19c>)
 8000a4a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000a4e:	6053      	str	r3, [r2, #4]
	SPI1->CR2 &= ~( SPI_CR2_FRF); // Moto frame format
 8000a50:	4b19      	ldr	r3, [pc, #100]	@ (8000ab8 <SPI_init+0x19c>)
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	4a18      	ldr	r2, [pc, #96]	@ (8000ab8 <SPI_init+0x19c>)
 8000a56:	f023 0310 	bic.w	r3, r3, #16
 8000a5a:	6053      	str	r3, [r2, #4]
	SPI1->CR2 |= SPI_CR2_SSOE; // SS output is enabled in master mode
 8000a5c:	4b16      	ldr	r3, [pc, #88]	@ (8000ab8 <SPI_init+0x19c>)
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	4a15      	ldr	r2, [pc, #84]	@ (8000ab8 <SPI_init+0x19c>)
 8000a62:	f043 0304 	orr.w	r3, r3, #4
 8000a66:	6053      	str	r3, [r2, #4]
	SPI1->CR2 |= SPI_CR2_NSSP; // auto-generate NSS pulse
 8000a68:	4b13      	ldr	r3, [pc, #76]	@ (8000ab8 <SPI_init+0x19c>)
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	4a12      	ldr	r2, [pc, #72]	@ (8000ab8 <SPI_init+0x19c>)
 8000a6e:	f043 0308 	orr.w	r3, r3, #8
 8000a72:	6053      	str	r3, [r2, #4]
	SPI1->CR2 |= SPI_CR2_DS; // 16-bit data
 8000a74:	4b10      	ldr	r3, [pc, #64]	@ (8000ab8 <SPI_init+0x19c>)
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	4a0f      	ldr	r2, [pc, #60]	@ (8000ab8 <SPI_init+0x19c>)
 8000a7a:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8000a7e:	6053      	str	r3, [r2, #4]
	SPI1->CR2 |= SPI_CR2_SSOE; // enable SS output
 8000a80:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab8 <SPI_init+0x19c>)
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	4a0c      	ldr	r2, [pc, #48]	@ (8000ab8 <SPI_init+0x19c>)
 8000a86:	f043 0304 	orr.w	r3, r3, #4
 8000a8a:	6053      	str	r3, [r2, #4]
	// CR1
	SPI1->CR1 |= SPI_CR1_SPE; // re-enable SPI for ops
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab8 <SPI_init+0x19c>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a09      	ldr	r2, [pc, #36]	@ (8000ab8 <SPI_init+0x19c>)
 8000a92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a96:	6013      	str	r3, [r2, #0]

	SPI_PORT->BSRR |= ( CS | PS );
 8000a98:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000a9c:	699b      	ldr	r3, [r3, #24]
 8000a9e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000aa2:	f043 0312 	orr.w	r3, r3, #18
 8000aa6:	6193      	str	r3, [r2, #24]
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	40013000 	.word	0x40013000

08000abc <SPI_read>:
	while ( SPI1->SR & SPI_SR_BSY )
		;
	SPI_PORT->BSRR |= CS; //end data transmission, switch ~CS back to high
}

uint32_t SPI_read ( void ) {
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
	uint16_t d1;
	uint16_t d2;
	uint32_t data;
	float tempc;

	SPI_PORT->ODR &= ~CS;	//set CS low to start receiving data
 8000ac2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ac6:	695b      	ldr	r3, [r3, #20]
 8000ac8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000acc:	f023 0302 	bic.w	r3, r3, #2
 8000ad0:	6153      	str	r3, [r2, #20]
	SPI1->CR1 |= ( SPI_CR1_RXONLY ); // recv-only ON
 8000ad2:	4b22      	ldr	r3, [pc, #136]	@ (8000b5c <SPI_read+0xa0>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a21      	ldr	r2, [pc, #132]	@ (8000b5c <SPI_read+0xa0>)
 8000ad8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000adc:	6013      	str	r3, [r2, #0]
	//while ( ~( SPI1->SR & SPI_SR_RXNE ) )
	//	;
		//wait for full receive buffer
	for(int i = 0; i < 10; i++){};
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	e002      	b.n	8000aea <SPI_read+0x2e>
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	2b09      	cmp	r3, #9
 8000aee:	ddf9      	ble.n	8000ae4 <SPI_read+0x28>


	SPI1->CR1 &= ~( SPI_CR1_RXONLY ); // recv-only OFF
 8000af0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b5c <SPI_read+0xa0>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a19      	ldr	r2, [pc, #100]	@ (8000b5c <SPI_read+0xa0>)
 8000af6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000afa:	6013      	str	r3, [r2, #0]
	SPI_PORT->ODR |= CS; //end data transmission, switch ~CS back to high
 8000afc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b00:	695b      	ldr	r3, [r3, #20]
 8000b02:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b06:	f043 0302 	orr.w	r3, r3, #2
 8000b0a:	6153      	str	r3, [r2, #20]

	d1 = SPI1->DR;
 8000b0c:	4b13      	ldr	r3, [pc, #76]	@ (8000b5c <SPI_read+0xa0>)
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	817b      	strh	r3, [r7, #10]
	d2 = SPI1->DR;
 8000b12:	4b12      	ldr	r3, [pc, #72]	@ (8000b5c <SPI_read+0xa0>)
 8000b14:	68db      	ldr	r3, [r3, #12]
 8000b16:	813b      	strh	r3, [r7, #8]
	data = (d1 << 16 | d2);
 8000b18:	897b      	ldrh	r3, [r7, #10]
 8000b1a:	041a      	lsls	r2, r3, #16
 8000b1c:	893b      	ldrh	r3, [r7, #8]
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	607b      	str	r3, [r7, #4]
	tempc = ((data) >> 18) * 0.25;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	0c9b      	lsrs	r3, r3, #18
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff fdcc 	bl	80006c4 <__aeabi_ui2d>
 8000b2c:	f04f 0200 	mov.w	r2, #0
 8000b30:	4b0b      	ldr	r3, [pc, #44]	@ (8000b60 <SPI_read+0xa4>)
 8000b32:	f7ff fb5b 	bl	80001ec <__aeabi_dmul>
 8000b36:	4602      	mov	r2, r0
 8000b38:	460b      	mov	r3, r1
 8000b3a:	4610      	mov	r0, r2
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	f7ff fe3b 	bl	80007b8 <__aeabi_d2f>
 8000b42:	4603      	mov	r3, r0
 8000b44:	603b      	str	r3, [r7, #0]

	return(tempc);
 8000b46:	edd7 7a00 	vldr	s15, [r7]
 8000b4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b4e:	ee17 3a90 	vmov	r3, s15
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40013000 	.word	0x40013000
 8000b60:	3fd00000 	.word	0x3fd00000

08000b64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba8 <HAL_MspInit+0x44>)
 8000b6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b6e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ba8 <HAL_MspInit+0x44>)
 8000b70:	f043 0301 	orr.w	r3, r3, #1
 8000b74:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <HAL_MspInit+0x44>)
 8000b78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b82:	4b09      	ldr	r3, [pc, #36]	@ (8000ba8 <HAL_MspInit+0x44>)
 8000b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b86:	4a08      	ldr	r2, [pc, #32]	@ (8000ba8 <HAL_MspInit+0x44>)
 8000b88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <HAL_MspInit+0x44>)
 8000b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b96:	603b      	str	r3, [r7, #0]
 8000b98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	40021000 	.word	0x40021000

08000bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <NMI_Handler+0x4>

08000bb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <HardFault_Handler+0x4>

08000bbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <MemManage_Handler+0x4>

08000bc4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <BusFault_Handler+0x4>

08000bcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <UsageFault_Handler+0x4>

08000bd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr

08000be2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be2:	b480      	push	{r7}
 8000be4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr

08000bf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr

08000bfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c02:	f000 f89b 	bl	8000d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
	...

08000c0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <SystemInit+0x20>)
 8000c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c16:	4a05      	ldr	r2, [pc, #20]	@ (8000c2c <SystemInit+0x20>)
 8000c18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <LPUART1_IRQHandler>:
	LPUART_print("\x1B");//ESC
	LPUART_print("[");
	LPUART_print(message);
}

void LPUART1_IRQHandler(void){
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
//	   default:
//		  while(!(LPUART1->ISR & USART_ISR_TXE));
//		  LPUART1->TDR = character;
//	  }
//	}
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
	...

08000c40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c44:	f7ff ffe2 	bl	8000c0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c48:	480c      	ldr	r0, [pc, #48]	@ (8000c7c <LoopForever+0x6>)
  ldr r1, =_edata
 8000c4a:	490d      	ldr	r1, [pc, #52]	@ (8000c80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c84 <LoopForever+0xe>)
  movs r3, #0
 8000c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c50:	e002      	b.n	8000c58 <LoopCopyDataInit>

08000c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c56:	3304      	adds	r3, #4

08000c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c5c:	d3f9      	bcc.n	8000c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c60:	4c0a      	ldr	r4, [pc, #40]	@ (8000c8c <LoopForever+0x16>)
  movs r3, #0
 8000c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c64:	e001      	b.n	8000c6a <LoopFillZerobss>

08000c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c68:	3204      	adds	r2, #4

08000c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c6c:	d3fb      	bcc.n	8000c66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c6e:	f001 f839 	bl	8001ce4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c72:	f7ff fdf1 	bl	8000858 <main>

08000c76 <LoopForever>:

LoopForever:
    b LoopForever
 8000c76:	e7fe      	b.n	8000c76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c78:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c80:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c84:	08001db4 	.word	0x08001db4
  ldr r2, =_sbss
 8000c88:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c8c:	2000002c 	.word	0x2000002c

08000c90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c90:	e7fe      	b.n	8000c90 <ADC1_2_IRQHandler>

08000c92 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c9c:	2003      	movs	r0, #3
 8000c9e:	f000 f91f 	bl	8000ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f000 f80e 	bl	8000cc4 <HAL_InitTick>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d002      	beq.n	8000cb4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	71fb      	strb	r3, [r7, #7]
 8000cb2:	e001      	b.n	8000cb8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cb4:	f7ff ff56 	bl	8000b64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
	...

08000cc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000cd0:	4b17      	ldr	r3, [pc, #92]	@ (8000d30 <HAL_InitTick+0x6c>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d023      	beq.n	8000d20 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000cd8:	4b16      	ldr	r3, [pc, #88]	@ (8000d34 <HAL_InitTick+0x70>)
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	4b14      	ldr	r3, [pc, #80]	@ (8000d30 <HAL_InitTick+0x6c>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ce6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f000 f91d 	bl	8000f2e <HAL_SYSTICK_Config>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d10f      	bne.n	8000d1a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	2b0f      	cmp	r3, #15
 8000cfe:	d809      	bhi.n	8000d14 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d00:	2200      	movs	r2, #0
 8000d02:	6879      	ldr	r1, [r7, #4]
 8000d04:	f04f 30ff 	mov.w	r0, #4294967295
 8000d08:	f000 f8f5 	bl	8000ef6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d38 <HAL_InitTick+0x74>)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6013      	str	r3, [r2, #0]
 8000d12:	e007      	b.n	8000d24 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d14:	2301      	movs	r3, #1
 8000d16:	73fb      	strb	r3, [r7, #15]
 8000d18:	e004      	b.n	8000d24 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	73fb      	strb	r3, [r7, #15]
 8000d1e:	e001      	b.n	8000d24 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d20:	2301      	movs	r3, #1
 8000d22:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3710      	adds	r7, #16
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000008 	.word	0x20000008
 8000d34:	20000000 	.word	0x20000000
 8000d38:	20000004 	.word	0x20000004

08000d3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d40:	4b06      	ldr	r3, [pc, #24]	@ (8000d5c <HAL_IncTick+0x20>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	461a      	mov	r2, r3
 8000d46:	4b06      	ldr	r3, [pc, #24]	@ (8000d60 <HAL_IncTick+0x24>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	4a04      	ldr	r2, [pc, #16]	@ (8000d60 <HAL_IncTick+0x24>)
 8000d4e:	6013      	str	r3, [r2, #0]
}
 8000d50:	bf00      	nop
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	20000008 	.word	0x20000008
 8000d60:	20000028 	.word	0x20000028

08000d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  return uwTick;
 8000d68:	4b03      	ldr	r3, [pc, #12]	@ (8000d78 <HAL_GetTick+0x14>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	20000028 	.word	0x20000028

08000d7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	f003 0307 	and.w	r3, r3, #7
 8000d8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d92:	68ba      	ldr	r2, [r7, #8]
 8000d94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d98:	4013      	ands	r3, r2
 8000d9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000da4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000da8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dae:	4a04      	ldr	r2, [pc, #16]	@ (8000dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	60d3      	str	r3, [r2, #12]
}
 8000db4:	bf00      	nop
 8000db6:	3714      	adds	r7, #20
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dc8:	4b04      	ldr	r3, [pc, #16]	@ (8000ddc <__NVIC_GetPriorityGrouping+0x18>)
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	0a1b      	lsrs	r3, r3, #8
 8000dce:	f003 0307 	and.w	r3, r3, #7
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	6039      	str	r1, [r7, #0]
 8000dea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	db0a      	blt.n	8000e0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	490c      	ldr	r1, [pc, #48]	@ (8000e2c <__NVIC_SetPriority+0x4c>)
 8000dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfe:	0112      	lsls	r2, r2, #4
 8000e00:	b2d2      	uxtb	r2, r2
 8000e02:	440b      	add	r3, r1
 8000e04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e08:	e00a      	b.n	8000e20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	b2da      	uxtb	r2, r3
 8000e0e:	4908      	ldr	r1, [pc, #32]	@ (8000e30 <__NVIC_SetPriority+0x50>)
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	f003 030f 	and.w	r3, r3, #15
 8000e16:	3b04      	subs	r3, #4
 8000e18:	0112      	lsls	r2, r2, #4
 8000e1a:	b2d2      	uxtb	r2, r2
 8000e1c:	440b      	add	r3, r1
 8000e1e:	761a      	strb	r2, [r3, #24]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr
 8000e2c:	e000e100 	.word	0xe000e100
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b089      	sub	sp, #36	@ 0x24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	60f8      	str	r0, [r7, #12]
 8000e3c:	60b9      	str	r1, [r7, #8]
 8000e3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	f1c3 0307 	rsb	r3, r3, #7
 8000e4e:	2b04      	cmp	r3, #4
 8000e50:	bf28      	it	cs
 8000e52:	2304      	movcs	r3, #4
 8000e54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	3304      	adds	r3, #4
 8000e5a:	2b06      	cmp	r3, #6
 8000e5c:	d902      	bls.n	8000e64 <NVIC_EncodePriority+0x30>
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	3b03      	subs	r3, #3
 8000e62:	e000      	b.n	8000e66 <NVIC_EncodePriority+0x32>
 8000e64:	2300      	movs	r3, #0
 8000e66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	f04f 32ff 	mov.w	r2, #4294967295
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43da      	mvns	r2, r3
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	401a      	ands	r2, r3
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	fa01 f303 	lsl.w	r3, r1, r3
 8000e86:	43d9      	mvns	r1, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e8c:	4313      	orrs	r3, r2
         );
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3724      	adds	r7, #36	@ 0x24
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
	...

08000e9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000eac:	d301      	bcc.n	8000eb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e00f      	b.n	8000ed2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000edc <SysTick_Config+0x40>)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eba:	210f      	movs	r1, #15
 8000ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec0:	f7ff ff8e 	bl	8000de0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ec4:	4b05      	ldr	r3, [pc, #20]	@ (8000edc <SysTick_Config+0x40>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eca:	4b04      	ldr	r3, [pc, #16]	@ (8000edc <SysTick_Config+0x40>)
 8000ecc:	2207      	movs	r2, #7
 8000ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	e000e010 	.word	0xe000e010

08000ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ee8:	6878      	ldr	r0, [r7, #4]
 8000eea:	f7ff ff47 	bl	8000d7c <__NVIC_SetPriorityGrouping>
}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b086      	sub	sp, #24
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	4603      	mov	r3, r0
 8000efe:	60b9      	str	r1, [r7, #8]
 8000f00:	607a      	str	r2, [r7, #4]
 8000f02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f04:	2300      	movs	r3, #0
 8000f06:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f08:	f7ff ff5c 	bl	8000dc4 <__NVIC_GetPriorityGrouping>
 8000f0c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	68b9      	ldr	r1, [r7, #8]
 8000f12:	6978      	ldr	r0, [r7, #20]
 8000f14:	f7ff ff8e 	bl	8000e34 <NVIC_EncodePriority>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f1e:	4611      	mov	r1, r2
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff5d 	bl	8000de0 <__NVIC_SetPriority>
}
 8000f26:	bf00      	nop
 8000f28:	3718      	adds	r7, #24
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b082      	sub	sp, #8
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff ffb0 	bl	8000e9c <SysTick_Config>
 8000f3c:	4603      	mov	r3, r0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000f4c:	4b04      	ldr	r3, [pc, #16]	@ (8000f60 <HAL_PWREx_GetVoltageRange+0x18>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	40007000 	.word	0x40007000

08000f64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000f72:	d130      	bne.n	8000fd6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f74:	4b23      	ldr	r3, [pc, #140]	@ (8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000f7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000f80:	d038      	beq.n	8000ff4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f82:	4b20      	ldr	r3, [pc, #128]	@ (8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000f8a:	4a1e      	ldr	r2, [pc, #120]	@ (8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f90:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000f92:	4b1d      	ldr	r3, [pc, #116]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2232      	movs	r2, #50	@ 0x32
 8000f98:	fb02 f303 	mul.w	r3, r2, r3
 8000f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800100c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa2:	0c9b      	lsrs	r3, r3, #18
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fa8:	e002      	b.n	8000fb0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	3b01      	subs	r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fb0:	4b14      	ldr	r3, [pc, #80]	@ (8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fb2:	695b      	ldr	r3, [r3, #20]
 8000fb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fbc:	d102      	bne.n	8000fc4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d1f2      	bne.n	8000faa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fc6:	695b      	ldr	r3, [r3, #20]
 8000fc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fd0:	d110      	bne.n	8000ff4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e00f      	b.n	8000ff6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000fde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fe2:	d007      	beq.n	8000ff4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fe4:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000fec:	4a05      	ldr	r2, [pc, #20]	@ (8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ff2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	40007000 	.word	0x40007000
 8001008:	20000000 	.word	0x20000000
 800100c:	431bde83 	.word	0x431bde83

08001010 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b088      	sub	sp, #32
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d102      	bne.n	8001024 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	f000 bc08 	b.w	8001834 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001024:	4b96      	ldr	r3, [pc, #600]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	f003 030c 	and.w	r3, r3, #12
 800102c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800102e:	4b94      	ldr	r3, [pc, #592]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	f003 0303 	and.w	r3, r3, #3
 8001036:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f003 0310 	and.w	r3, r3, #16
 8001040:	2b00      	cmp	r3, #0
 8001042:	f000 80e4 	beq.w	800120e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d007      	beq.n	800105c <HAL_RCC_OscConfig+0x4c>
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	2b0c      	cmp	r3, #12
 8001050:	f040 808b 	bne.w	800116a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	2b01      	cmp	r3, #1
 8001058:	f040 8087 	bne.w	800116a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800105c:	4b88      	ldr	r3, [pc, #544]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	2b00      	cmp	r3, #0
 8001066:	d005      	beq.n	8001074 <HAL_RCC_OscConfig+0x64>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d101      	bne.n	8001074 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	e3df      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6a1a      	ldr	r2, [r3, #32]
 8001078:	4b81      	ldr	r3, [pc, #516]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0308 	and.w	r3, r3, #8
 8001080:	2b00      	cmp	r3, #0
 8001082:	d004      	beq.n	800108e <HAL_RCC_OscConfig+0x7e>
 8001084:	4b7e      	ldr	r3, [pc, #504]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800108c:	e005      	b.n	800109a <HAL_RCC_OscConfig+0x8a>
 800108e:	4b7c      	ldr	r3, [pc, #496]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001090:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001094:	091b      	lsrs	r3, r3, #4
 8001096:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800109a:	4293      	cmp	r3, r2
 800109c:	d223      	bcs.n	80010e6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6a1b      	ldr	r3, [r3, #32]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 fd5a 	bl	8001b5c <RCC_SetFlashLatencyFromMSIRange>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e3c0      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010b2:	4b73      	ldr	r3, [pc, #460]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a72      	ldr	r2, [pc, #456]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80010b8:	f043 0308 	orr.w	r3, r3, #8
 80010bc:	6013      	str	r3, [r2, #0]
 80010be:	4b70      	ldr	r3, [pc, #448]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6a1b      	ldr	r3, [r3, #32]
 80010ca:	496d      	ldr	r1, [pc, #436]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80010cc:	4313      	orrs	r3, r2
 80010ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010d0:	4b6b      	ldr	r3, [pc, #428]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	69db      	ldr	r3, [r3, #28]
 80010dc:	021b      	lsls	r3, r3, #8
 80010de:	4968      	ldr	r1, [pc, #416]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80010e0:	4313      	orrs	r3, r2
 80010e2:	604b      	str	r3, [r1, #4]
 80010e4:	e025      	b.n	8001132 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010e6:	4b66      	ldr	r3, [pc, #408]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a65      	ldr	r2, [pc, #404]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80010ec:	f043 0308 	orr.w	r3, r3, #8
 80010f0:	6013      	str	r3, [r2, #0]
 80010f2:	4b63      	ldr	r3, [pc, #396]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	4960      	ldr	r1, [pc, #384]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001100:	4313      	orrs	r3, r2
 8001102:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001104:	4b5e      	ldr	r3, [pc, #376]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	69db      	ldr	r3, [r3, #28]
 8001110:	021b      	lsls	r3, r3, #8
 8001112:	495b      	ldr	r1, [pc, #364]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001114:	4313      	orrs	r3, r2
 8001116:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d109      	bne.n	8001132 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6a1b      	ldr	r3, [r3, #32]
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fd1a 	bl	8001b5c <RCC_SetFlashLatencyFromMSIRange>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e380      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001132:	f000 fc87 	bl	8001a44 <HAL_RCC_GetSysClockFreq>
 8001136:	4602      	mov	r2, r0
 8001138:	4b51      	ldr	r3, [pc, #324]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	091b      	lsrs	r3, r3, #4
 800113e:	f003 030f 	and.w	r3, r3, #15
 8001142:	4950      	ldr	r1, [pc, #320]	@ (8001284 <HAL_RCC_OscConfig+0x274>)
 8001144:	5ccb      	ldrb	r3, [r1, r3]
 8001146:	f003 031f 	and.w	r3, r3, #31
 800114a:	fa22 f303 	lsr.w	r3, r2, r3
 800114e:	4a4e      	ldr	r2, [pc, #312]	@ (8001288 <HAL_RCC_OscConfig+0x278>)
 8001150:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001152:	4b4e      	ldr	r3, [pc, #312]	@ (800128c <HAL_RCC_OscConfig+0x27c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff fdb4 	bl	8000cc4 <HAL_InitTick>
 800115c:	4603      	mov	r3, r0
 800115e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d052      	beq.n	800120c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	e364      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	699b      	ldr	r3, [r3, #24]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d032      	beq.n	80011d8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001172:	4b43      	ldr	r3, [pc, #268]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a42      	ldr	r2, [pc, #264]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800117e:	f7ff fdf1 	bl	8000d64 <HAL_GetTick>
 8001182:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001184:	e008      	b.n	8001198 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001186:	f7ff fded 	bl	8000d64 <HAL_GetTick>
 800118a:	4602      	mov	r2, r0
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	2b02      	cmp	r3, #2
 8001192:	d901      	bls.n	8001198 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001194:	2303      	movs	r3, #3
 8001196:	e34d      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001198:	4b39      	ldr	r3, [pc, #228]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 0302 	and.w	r3, r3, #2
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d0f0      	beq.n	8001186 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011a4:	4b36      	ldr	r3, [pc, #216]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a35      	ldr	r2, [pc, #212]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80011aa:	f043 0308 	orr.w	r3, r3, #8
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	4b33      	ldr	r3, [pc, #204]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6a1b      	ldr	r3, [r3, #32]
 80011bc:	4930      	ldr	r1, [pc, #192]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80011be:	4313      	orrs	r3, r2
 80011c0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	021b      	lsls	r3, r3, #8
 80011d0:	492b      	ldr	r1, [pc, #172]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80011d2:	4313      	orrs	r3, r2
 80011d4:	604b      	str	r3, [r1, #4]
 80011d6:	e01a      	b.n	800120e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80011d8:	4b29      	ldr	r3, [pc, #164]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a28      	ldr	r2, [pc, #160]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 80011de:	f023 0301 	bic.w	r3, r3, #1
 80011e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80011e4:	f7ff fdbe 	bl	8000d64 <HAL_GetTick>
 80011e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80011ea:	e008      	b.n	80011fe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011ec:	f7ff fdba 	bl	8000d64 <HAL_GetTick>
 80011f0:	4602      	mov	r2, r0
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d901      	bls.n	80011fe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e31a      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80011fe:	4b20      	ldr	r3, [pc, #128]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	2b00      	cmp	r3, #0
 8001208:	d1f0      	bne.n	80011ec <HAL_RCC_OscConfig+0x1dc>
 800120a:	e000      	b.n	800120e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800120c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	2b00      	cmp	r3, #0
 8001218:	d073      	beq.n	8001302 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	2b08      	cmp	r3, #8
 800121e:	d005      	beq.n	800122c <HAL_RCC_OscConfig+0x21c>
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	2b0c      	cmp	r3, #12
 8001224:	d10e      	bne.n	8001244 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	2b03      	cmp	r3, #3
 800122a:	d10b      	bne.n	8001244 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800122c:	4b14      	ldr	r3, [pc, #80]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d063      	beq.n	8001300 <HAL_RCC_OscConfig+0x2f0>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d15f      	bne.n	8001300 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e2f7      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800124c:	d106      	bne.n	800125c <HAL_RCC_OscConfig+0x24c>
 800124e:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a0b      	ldr	r2, [pc, #44]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001258:	6013      	str	r3, [r2, #0]
 800125a:	e025      	b.n	80012a8 <HAL_RCC_OscConfig+0x298>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001264:	d114      	bne.n	8001290 <HAL_RCC_OscConfig+0x280>
 8001266:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a05      	ldr	r2, [pc, #20]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 800126c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001270:	6013      	str	r3, [r2, #0]
 8001272:	4b03      	ldr	r3, [pc, #12]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a02      	ldr	r2, [pc, #8]	@ (8001280 <HAL_RCC_OscConfig+0x270>)
 8001278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800127c:	6013      	str	r3, [r2, #0]
 800127e:	e013      	b.n	80012a8 <HAL_RCC_OscConfig+0x298>
 8001280:	40021000 	.word	0x40021000
 8001284:	08001d44 	.word	0x08001d44
 8001288:	20000000 	.word	0x20000000
 800128c:	20000004 	.word	0x20000004
 8001290:	4ba0      	ldr	r3, [pc, #640]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a9f      	ldr	r2, [pc, #636]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001296:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800129a:	6013      	str	r3, [r2, #0]
 800129c:	4b9d      	ldr	r3, [pc, #628]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a9c      	ldr	r2, [pc, #624]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80012a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d013      	beq.n	80012d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b0:	f7ff fd58 	bl	8000d64 <HAL_GetTick>
 80012b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012b6:	e008      	b.n	80012ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012b8:	f7ff fd54 	bl	8000d64 <HAL_GetTick>
 80012bc:	4602      	mov	r2, r0
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b64      	cmp	r3, #100	@ 0x64
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e2b4      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012ca:	4b92      	ldr	r3, [pc, #584]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f0      	beq.n	80012b8 <HAL_RCC_OscConfig+0x2a8>
 80012d6:	e014      	b.n	8001302 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d8:	f7ff fd44 	bl	8000d64 <HAL_GetTick>
 80012dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012de:	e008      	b.n	80012f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012e0:	f7ff fd40 	bl	8000d64 <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	2b64      	cmp	r3, #100	@ 0x64
 80012ec:	d901      	bls.n	80012f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e2a0      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012f2:	4b88      	ldr	r3, [pc, #544]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1f0      	bne.n	80012e0 <HAL_RCC_OscConfig+0x2d0>
 80012fe:	e000      	b.n	8001302 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001300:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d060      	beq.n	80013d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	2b04      	cmp	r3, #4
 8001312:	d005      	beq.n	8001320 <HAL_RCC_OscConfig+0x310>
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	2b0c      	cmp	r3, #12
 8001318:	d119      	bne.n	800134e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	2b02      	cmp	r3, #2
 800131e:	d116      	bne.n	800134e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001320:	4b7c      	ldr	r3, [pc, #496]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001328:	2b00      	cmp	r3, #0
 800132a:	d005      	beq.n	8001338 <HAL_RCC_OscConfig+0x328>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d101      	bne.n	8001338 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e27d      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001338:	4b76      	ldr	r3, [pc, #472]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	691b      	ldr	r3, [r3, #16]
 8001344:	061b      	lsls	r3, r3, #24
 8001346:	4973      	ldr	r1, [pc, #460]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001348:	4313      	orrs	r3, r2
 800134a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800134c:	e040      	b.n	80013d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d023      	beq.n	800139e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001356:	4b6f      	ldr	r3, [pc, #444]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a6e      	ldr	r2, [pc, #440]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 800135c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001362:	f7ff fcff 	bl	8000d64 <HAL_GetTick>
 8001366:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800136a:	f7ff fcfb 	bl	8000d64 <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e25b      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800137c:	4b65      	ldr	r3, [pc, #404]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0f0      	beq.n	800136a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001388:	4b62      	ldr	r3, [pc, #392]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	061b      	lsls	r3, r3, #24
 8001396:	495f      	ldr	r1, [pc, #380]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001398:	4313      	orrs	r3, r2
 800139a:	604b      	str	r3, [r1, #4]
 800139c:	e018      	b.n	80013d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800139e:	4b5d      	ldr	r3, [pc, #372]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a5c      	ldr	r2, [pc, #368]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80013a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013aa:	f7ff fcdb 	bl	8000d64 <HAL_GetTick>
 80013ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013b0:	e008      	b.n	80013c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013b2:	f7ff fcd7 	bl	8000d64 <HAL_GetTick>
 80013b6:	4602      	mov	r2, r0
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d901      	bls.n	80013c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e237      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013c4:	4b53      	ldr	r3, [pc, #332]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d1f0      	bne.n	80013b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 0308 	and.w	r3, r3, #8
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d03c      	beq.n	8001456 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	695b      	ldr	r3, [r3, #20]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d01c      	beq.n	800141e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013e4:	4b4b      	ldr	r3, [pc, #300]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80013e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013ea:	4a4a      	ldr	r2, [pc, #296]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013f4:	f7ff fcb6 	bl	8000d64 <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013fc:	f7ff fcb2 	bl	8000d64 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e212      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800140e:	4b41      	ldr	r3, [pc, #260]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001410:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d0ef      	beq.n	80013fc <HAL_RCC_OscConfig+0x3ec>
 800141c:	e01b      	b.n	8001456 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800141e:	4b3d      	ldr	r3, [pc, #244]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001420:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001424:	4a3b      	ldr	r2, [pc, #236]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001426:	f023 0301 	bic.w	r3, r3, #1
 800142a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800142e:	f7ff fc99 	bl	8000d64 <HAL_GetTick>
 8001432:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001434:	e008      	b.n	8001448 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001436:	f7ff fc95 	bl	8000d64 <HAL_GetTick>
 800143a:	4602      	mov	r2, r0
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	2b02      	cmp	r3, #2
 8001442:	d901      	bls.n	8001448 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e1f5      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001448:	4b32      	ldr	r3, [pc, #200]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 800144a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1ef      	bne.n	8001436 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 0304 	and.w	r3, r3, #4
 800145e:	2b00      	cmp	r3, #0
 8001460:	f000 80a6 	beq.w	80015b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001464:	2300      	movs	r3, #0
 8001466:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001468:	4b2a      	ldr	r3, [pc, #168]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 800146a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001470:	2b00      	cmp	r3, #0
 8001472:	d10d      	bne.n	8001490 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001474:	4b27      	ldr	r3, [pc, #156]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001478:	4a26      	ldr	r2, [pc, #152]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 800147a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800147e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001480:	4b24      	ldr	r3, [pc, #144]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001484:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800148c:	2301      	movs	r3, #1
 800148e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001490:	4b21      	ldr	r3, [pc, #132]	@ (8001518 <HAL_RCC_OscConfig+0x508>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001498:	2b00      	cmp	r3, #0
 800149a:	d118      	bne.n	80014ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800149c:	4b1e      	ldr	r3, [pc, #120]	@ (8001518 <HAL_RCC_OscConfig+0x508>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001518 <HAL_RCC_OscConfig+0x508>)
 80014a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014a8:	f7ff fc5c 	bl	8000d64 <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014b0:	f7ff fc58 	bl	8000d64 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e1b8      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014c2:	4b15      	ldr	r3, [pc, #84]	@ (8001518 <HAL_RCC_OscConfig+0x508>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d0f0      	beq.n	80014b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d108      	bne.n	80014e8 <HAL_RCC_OscConfig+0x4d8>
 80014d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80014d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80014de:	f043 0301 	orr.w	r3, r3, #1
 80014e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80014e6:	e029      	b.n	800153c <HAL_RCC_OscConfig+0x52c>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	2b05      	cmp	r3, #5
 80014ee:	d115      	bne.n	800151c <HAL_RCC_OscConfig+0x50c>
 80014f0:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80014f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014f6:	4a07      	ldr	r2, [pc, #28]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 80014f8:	f043 0304 	orr.w	r3, r3, #4
 80014fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001500:	4b04      	ldr	r3, [pc, #16]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001506:	4a03      	ldr	r2, [pc, #12]	@ (8001514 <HAL_RCC_OscConfig+0x504>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001510:	e014      	b.n	800153c <HAL_RCC_OscConfig+0x52c>
 8001512:	bf00      	nop
 8001514:	40021000 	.word	0x40021000
 8001518:	40007000 	.word	0x40007000
 800151c:	4b9d      	ldr	r3, [pc, #628]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 800151e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001522:	4a9c      	ldr	r2, [pc, #624]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001524:	f023 0301 	bic.w	r3, r3, #1
 8001528:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800152c:	4b99      	ldr	r3, [pc, #612]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 800152e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001532:	4a98      	ldr	r2, [pc, #608]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001534:	f023 0304 	bic.w	r3, r3, #4
 8001538:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d016      	beq.n	8001572 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001544:	f7ff fc0e 	bl	8000d64 <HAL_GetTick>
 8001548:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800154a:	e00a      	b.n	8001562 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800154c:	f7ff fc0a 	bl	8000d64 <HAL_GetTick>
 8001550:	4602      	mov	r2, r0
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800155a:	4293      	cmp	r3, r2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e168      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001562:	4b8c      	ldr	r3, [pc, #560]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001568:	f003 0302 	and.w	r3, r3, #2
 800156c:	2b00      	cmp	r3, #0
 800156e:	d0ed      	beq.n	800154c <HAL_RCC_OscConfig+0x53c>
 8001570:	e015      	b.n	800159e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001572:	f7ff fbf7 	bl	8000d64 <HAL_GetTick>
 8001576:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001578:	e00a      	b.n	8001590 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800157a:	f7ff fbf3 	bl	8000d64 <HAL_GetTick>
 800157e:	4602      	mov	r2, r0
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001588:	4293      	cmp	r3, r2
 800158a:	d901      	bls.n	8001590 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800158c:	2303      	movs	r3, #3
 800158e:	e151      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001590:	4b80      	ldr	r3, [pc, #512]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1ed      	bne.n	800157a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800159e:	7ffb      	ldrb	r3, [r7, #31]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d105      	bne.n	80015b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015a4:	4b7b      	ldr	r3, [pc, #492]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 80015a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a8:	4a7a      	ldr	r2, [pc, #488]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 80015aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015ae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0320 	and.w	r3, r3, #32
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d03c      	beq.n	8001636 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d01c      	beq.n	80015fe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80015c4:	4b73      	ldr	r3, [pc, #460]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 80015c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015ca:	4a72      	ldr	r2, [pc, #456]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015d4:	f7ff fbc6 	bl	8000d64 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015dc:	f7ff fbc2 	bl	8000d64 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e122      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015ee:	4b69      	ldr	r3, [pc, #420]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 80015f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d0ef      	beq.n	80015dc <HAL_RCC_OscConfig+0x5cc>
 80015fc:	e01b      	b.n	8001636 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80015fe:	4b65      	ldr	r3, [pc, #404]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001600:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001604:	4a63      	ldr	r2, [pc, #396]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001606:	f023 0301 	bic.w	r3, r3, #1
 800160a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800160e:	f7ff fba9 	bl	8000d64 <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001616:	f7ff fba5 	bl	8000d64 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e105      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001628:	4b5a      	ldr	r3, [pc, #360]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 800162a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1ef      	bne.n	8001616 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800163a:	2b00      	cmp	r3, #0
 800163c:	f000 80f9 	beq.w	8001832 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001644:	2b02      	cmp	r3, #2
 8001646:	f040 80cf 	bne.w	80017e8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800164a:	4b52      	ldr	r3, [pc, #328]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	f003 0203 	and.w	r2, r3, #3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800165a:	429a      	cmp	r2, r3
 800165c:	d12c      	bne.n	80016b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001668:	3b01      	subs	r3, #1
 800166a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800166c:	429a      	cmp	r2, r3
 800166e:	d123      	bne.n	80016b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800167a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800167c:	429a      	cmp	r2, r3
 800167e:	d11b      	bne.n	80016b8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800168a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800168c:	429a      	cmp	r2, r3
 800168e:	d113      	bne.n	80016b8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800169a:	085b      	lsrs	r3, r3, #1
 800169c:	3b01      	subs	r3, #1
 800169e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d109      	bne.n	80016b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ae:	085b      	lsrs	r3, r3, #1
 80016b0:	3b01      	subs	r3, #1
 80016b2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d071      	beq.n	800179c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	2b0c      	cmp	r3, #12
 80016bc:	d068      	beq.n	8001790 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80016be:	4b35      	ldr	r3, [pc, #212]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d105      	bne.n	80016d6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80016ca:	4b32      	ldr	r3, [pc, #200]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e0ac      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80016da:	4b2e      	ldr	r3, [pc, #184]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a2d      	ldr	r2, [pc, #180]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 80016e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016e4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80016e6:	f7ff fb3d 	bl	8000d64 <HAL_GetTick>
 80016ea:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016ec:	e008      	b.n	8001700 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ee:	f7ff fb39 	bl	8000d64 <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e099      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001700:	4b24      	ldr	r3, [pc, #144]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1f0      	bne.n	80016ee <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800170c:	4b21      	ldr	r3, [pc, #132]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 800170e:	68da      	ldr	r2, [r3, #12]
 8001710:	4b21      	ldr	r3, [pc, #132]	@ (8001798 <HAL_RCC_OscConfig+0x788>)
 8001712:	4013      	ands	r3, r2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800171c:	3a01      	subs	r2, #1
 800171e:	0112      	lsls	r2, r2, #4
 8001720:	4311      	orrs	r1, r2
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001726:	0212      	lsls	r2, r2, #8
 8001728:	4311      	orrs	r1, r2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800172e:	0852      	lsrs	r2, r2, #1
 8001730:	3a01      	subs	r2, #1
 8001732:	0552      	lsls	r2, r2, #21
 8001734:	4311      	orrs	r1, r2
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800173a:	0852      	lsrs	r2, r2, #1
 800173c:	3a01      	subs	r2, #1
 800173e:	0652      	lsls	r2, r2, #25
 8001740:	4311      	orrs	r1, r2
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001746:	06d2      	lsls	r2, r2, #27
 8001748:	430a      	orrs	r2, r1
 800174a:	4912      	ldr	r1, [pc, #72]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 800174c:	4313      	orrs	r3, r2
 800174e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001750:	4b10      	ldr	r3, [pc, #64]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a0f      	ldr	r2, [pc, #60]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001756:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800175a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800175c:	4b0d      	ldr	r3, [pc, #52]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	4a0c      	ldr	r2, [pc, #48]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001762:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001766:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001768:	f7ff fafc 	bl	8000d64 <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800176e:	e008      	b.n	8001782 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001770:	f7ff faf8 	bl	8000d64 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e058      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001782:	4b04      	ldr	r3, [pc, #16]	@ (8001794 <HAL_RCC_OscConfig+0x784>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d0f0      	beq.n	8001770 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800178e:	e050      	b.n	8001832 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e04f      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
 8001794:	40021000 	.word	0x40021000
 8001798:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800179c:	4b27      	ldr	r3, [pc, #156]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d144      	bne.n	8001832 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80017a8:	4b24      	ldr	r3, [pc, #144]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a23      	ldr	r2, [pc, #140]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 80017ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80017b4:	4b21      	ldr	r3, [pc, #132]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	4a20      	ldr	r2, [pc, #128]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 80017ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80017c0:	f7ff fad0 	bl	8000d64 <HAL_GetTick>
 80017c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017c6:	e008      	b.n	80017da <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017c8:	f7ff facc 	bl	8000d64 <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e02c      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017da:	4b18      	ldr	r3, [pc, #96]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d0f0      	beq.n	80017c8 <HAL_RCC_OscConfig+0x7b8>
 80017e6:	e024      	b.n	8001832 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	2b0c      	cmp	r3, #12
 80017ec:	d01f      	beq.n	800182e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ee:	4b13      	ldr	r3, [pc, #76]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a12      	ldr	r2, [pc, #72]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 80017f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80017f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017fa:	f7ff fab3 	bl	8000d64 <HAL_GetTick>
 80017fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001800:	e008      	b.n	8001814 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001802:	f7ff faaf 	bl	8000d64 <HAL_GetTick>
 8001806:	4602      	mov	r2, r0
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	2b02      	cmp	r3, #2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e00f      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001814:	4b09      	ldr	r3, [pc, #36]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1f0      	bne.n	8001802 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001820:	4b06      	ldr	r3, [pc, #24]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 8001822:	68da      	ldr	r2, [r3, #12]
 8001824:	4905      	ldr	r1, [pc, #20]	@ (800183c <HAL_RCC_OscConfig+0x82c>)
 8001826:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <HAL_RCC_OscConfig+0x830>)
 8001828:	4013      	ands	r3, r2
 800182a:	60cb      	str	r3, [r1, #12]
 800182c:	e001      	b.n	8001832 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e000      	b.n	8001834 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	3720      	adds	r7, #32
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40021000 	.word	0x40021000
 8001840:	feeefffc 	.word	0xfeeefffc

08001844 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d101      	bne.n	8001858 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e0e7      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001858:	4b75      	ldr	r3, [pc, #468]	@ (8001a30 <HAL_RCC_ClockConfig+0x1ec>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0307 	and.w	r3, r3, #7
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	429a      	cmp	r2, r3
 8001864:	d910      	bls.n	8001888 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001866:	4b72      	ldr	r3, [pc, #456]	@ (8001a30 <HAL_RCC_ClockConfig+0x1ec>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f023 0207 	bic.w	r2, r3, #7
 800186e:	4970      	ldr	r1, [pc, #448]	@ (8001a30 <HAL_RCC_ClockConfig+0x1ec>)
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	4313      	orrs	r3, r2
 8001874:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001876:	4b6e      	ldr	r3, [pc, #440]	@ (8001a30 <HAL_RCC_ClockConfig+0x1ec>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	429a      	cmp	r2, r3
 8001882:	d001      	beq.n	8001888 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e0cf      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	2b00      	cmp	r3, #0
 8001892:	d010      	beq.n	80018b6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	689a      	ldr	r2, [r3, #8]
 8001898:	4b66      	ldr	r3, [pc, #408]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d908      	bls.n	80018b6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a4:	4b63      	ldr	r3, [pc, #396]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	4960      	ldr	r1, [pc, #384]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 80018b2:	4313      	orrs	r3, r2
 80018b4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d04c      	beq.n	800195c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	2b03      	cmp	r3, #3
 80018c8:	d107      	bne.n	80018da <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ca:	4b5a      	ldr	r3, [pc, #360]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d121      	bne.n	800191a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e0a6      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d107      	bne.n	80018f2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018e2:	4b54      	ldr	r3, [pc, #336]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d115      	bne.n	800191a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e09a      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d107      	bne.n	800190a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018fa:	4b4e      	ldr	r3, [pc, #312]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d109      	bne.n	800191a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e08e      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800190a:	4b4a      	ldr	r3, [pc, #296]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001912:	2b00      	cmp	r3, #0
 8001914:	d101      	bne.n	800191a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e086      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800191a:	4b46      	ldr	r3, [pc, #280]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f023 0203 	bic.w	r2, r3, #3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	4943      	ldr	r1, [pc, #268]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 8001928:	4313      	orrs	r3, r2
 800192a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800192c:	f7ff fa1a 	bl	8000d64 <HAL_GetTick>
 8001930:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001932:	e00a      	b.n	800194a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001934:	f7ff fa16 	bl	8000d64 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001942:	4293      	cmp	r3, r2
 8001944:	d901      	bls.n	800194a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e06e      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800194a:	4b3a      	ldr	r3, [pc, #232]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f003 020c 	and.w	r2, r3, #12
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	429a      	cmp	r2, r3
 800195a:	d1eb      	bne.n	8001934 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d010      	beq.n	800198a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	689a      	ldr	r2, [r3, #8]
 800196c:	4b31      	ldr	r3, [pc, #196]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001974:	429a      	cmp	r2, r3
 8001976:	d208      	bcs.n	800198a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001978:	4b2e      	ldr	r3, [pc, #184]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	492b      	ldr	r1, [pc, #172]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 8001986:	4313      	orrs	r3, r2
 8001988:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800198a:	4b29      	ldr	r3, [pc, #164]	@ (8001a30 <HAL_RCC_ClockConfig+0x1ec>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	429a      	cmp	r2, r3
 8001996:	d210      	bcs.n	80019ba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001998:	4b25      	ldr	r3, [pc, #148]	@ (8001a30 <HAL_RCC_ClockConfig+0x1ec>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f023 0207 	bic.w	r2, r3, #7
 80019a0:	4923      	ldr	r1, [pc, #140]	@ (8001a30 <HAL_RCC_ClockConfig+0x1ec>)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a8:	4b21      	ldr	r3, [pc, #132]	@ (8001a30 <HAL_RCC_ClockConfig+0x1ec>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d001      	beq.n	80019ba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e036      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d008      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	4918      	ldr	r1, [pc, #96]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0308 	and.w	r3, r3, #8
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d009      	beq.n	80019f8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019e4:	4b13      	ldr	r3, [pc, #76]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	691b      	ldr	r3, [r3, #16]
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	4910      	ldr	r1, [pc, #64]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 80019f4:	4313      	orrs	r3, r2
 80019f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019f8:	f000 f824 	bl	8001a44 <HAL_RCC_GetSysClockFreq>
 80019fc:	4602      	mov	r2, r0
 80019fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001a34 <HAL_RCC_ClockConfig+0x1f0>)
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	091b      	lsrs	r3, r3, #4
 8001a04:	f003 030f 	and.w	r3, r3, #15
 8001a08:	490b      	ldr	r1, [pc, #44]	@ (8001a38 <HAL_RCC_ClockConfig+0x1f4>)
 8001a0a:	5ccb      	ldrb	r3, [r1, r3]
 8001a0c:	f003 031f 	and.w	r3, r3, #31
 8001a10:	fa22 f303 	lsr.w	r3, r2, r3
 8001a14:	4a09      	ldr	r2, [pc, #36]	@ (8001a3c <HAL_RCC_ClockConfig+0x1f8>)
 8001a16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001a18:	4b09      	ldr	r3, [pc, #36]	@ (8001a40 <HAL_RCC_ClockConfig+0x1fc>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff f951 	bl	8000cc4 <HAL_InitTick>
 8001a22:	4603      	mov	r3, r0
 8001a24:	72fb      	strb	r3, [r7, #11]

  return status;
 8001a26:	7afb      	ldrb	r3, [r7, #11]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3710      	adds	r7, #16
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40022000 	.word	0x40022000
 8001a34:	40021000 	.word	0x40021000
 8001a38:	08001d44 	.word	0x08001d44
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	20000004 	.word	0x20000004

08001a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b089      	sub	sp, #36	@ 0x24
 8001a48:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61fb      	str	r3, [r7, #28]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a52:	4b3e      	ldr	r3, [pc, #248]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 030c 	and.w	r3, r3, #12
 8001a5a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a5c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	f003 0303 	and.w	r3, r3, #3
 8001a64:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d005      	beq.n	8001a78 <HAL_RCC_GetSysClockFreq+0x34>
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	2b0c      	cmp	r3, #12
 8001a70:	d121      	bne.n	8001ab6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d11e      	bne.n	8001ab6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001a78:	4b34      	ldr	r3, [pc, #208]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0308 	and.w	r3, r3, #8
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d107      	bne.n	8001a94 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001a84:	4b31      	ldr	r3, [pc, #196]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a8a:	0a1b      	lsrs	r3, r3, #8
 8001a8c:	f003 030f 	and.w	r3, r3, #15
 8001a90:	61fb      	str	r3, [r7, #28]
 8001a92:	e005      	b.n	8001aa0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001a94:	4b2d      	ldr	r3, [pc, #180]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	091b      	lsrs	r3, r3, #4
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001aa0:	4a2b      	ldr	r2, [pc, #172]	@ (8001b50 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d10d      	bne.n	8001acc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ab4:	e00a      	b.n	8001acc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	2b04      	cmp	r3, #4
 8001aba:	d102      	bne.n	8001ac2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001abc:	4b25      	ldr	r3, [pc, #148]	@ (8001b54 <HAL_RCC_GetSysClockFreq+0x110>)
 8001abe:	61bb      	str	r3, [r7, #24]
 8001ac0:	e004      	b.n	8001acc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	2b08      	cmp	r3, #8
 8001ac6:	d101      	bne.n	8001acc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ac8:	4b23      	ldr	r3, [pc, #140]	@ (8001b58 <HAL_RCC_GetSysClockFreq+0x114>)
 8001aca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	2b0c      	cmp	r3, #12
 8001ad0:	d134      	bne.n	8001b3c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ad2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	f003 0303 	and.w	r3, r3, #3
 8001ada:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d003      	beq.n	8001aea <HAL_RCC_GetSysClockFreq+0xa6>
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	2b03      	cmp	r3, #3
 8001ae6:	d003      	beq.n	8001af0 <HAL_RCC_GetSysClockFreq+0xac>
 8001ae8:	e005      	b.n	8001af6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001aea:	4b1a      	ldr	r3, [pc, #104]	@ (8001b54 <HAL_RCC_GetSysClockFreq+0x110>)
 8001aec:	617b      	str	r3, [r7, #20]
      break;
 8001aee:	e005      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001af0:	4b19      	ldr	r3, [pc, #100]	@ (8001b58 <HAL_RCC_GetSysClockFreq+0x114>)
 8001af2:	617b      	str	r3, [r7, #20]
      break;
 8001af4:	e002      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	617b      	str	r3, [r7, #20]
      break;
 8001afa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001afc:	4b13      	ldr	r3, [pc, #76]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	091b      	lsrs	r3, r3, #4
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	3301      	adds	r3, #1
 8001b08:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001b0a:	4b10      	ldr	r3, [pc, #64]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	0a1b      	lsrs	r3, r3, #8
 8001b10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b14:	697a      	ldr	r2, [r7, #20]
 8001b16:	fb03 f202 	mul.w	r2, r3, r2
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b20:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b22:	4b0a      	ldr	r3, [pc, #40]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	0e5b      	lsrs	r3, r3, #25
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001b32:	697a      	ldr	r2, [r7, #20]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b3a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001b3c:	69bb      	ldr	r3, [r7, #24]
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3724      	adds	r7, #36	@ 0x24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	08001d54 	.word	0x08001d54
 8001b54:	00f42400 	.word	0x00f42400
 8001b58:	007a1200 	.word	0x007a1200

08001b5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001b64:	2300      	movs	r3, #0
 8001b66:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b68:	4b2a      	ldr	r3, [pc, #168]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d003      	beq.n	8001b7c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001b74:	f7ff f9e8 	bl	8000f48 <HAL_PWREx_GetVoltageRange>
 8001b78:	6178      	str	r0, [r7, #20]
 8001b7a:	e014      	b.n	8001ba6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b7c:	4b25      	ldr	r3, [pc, #148]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b80:	4a24      	ldr	r2, [pc, #144]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b86:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b88:	4b22      	ldr	r3, [pc, #136]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001b94:	f7ff f9d8 	bl	8000f48 <HAL_PWREx_GetVoltageRange>
 8001b98:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001b9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b9e:	4a1d      	ldr	r2, [pc, #116]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ba0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ba4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001bac:	d10b      	bne.n	8001bc6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b80      	cmp	r3, #128	@ 0x80
 8001bb2:	d919      	bls.n	8001be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2ba0      	cmp	r3, #160	@ 0xa0
 8001bb8:	d902      	bls.n	8001bc0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001bba:	2302      	movs	r3, #2
 8001bbc:	613b      	str	r3, [r7, #16]
 8001bbe:	e013      	b.n	8001be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	613b      	str	r3, [r7, #16]
 8001bc4:	e010      	b.n	8001be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2b80      	cmp	r3, #128	@ 0x80
 8001bca:	d902      	bls.n	8001bd2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001bcc:	2303      	movs	r3, #3
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	e00a      	b.n	8001be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2b80      	cmp	r3, #128	@ 0x80
 8001bd6:	d102      	bne.n	8001bde <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001bd8:	2302      	movs	r3, #2
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	e004      	b.n	8001be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b70      	cmp	r3, #112	@ 0x70
 8001be2:	d101      	bne.n	8001be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001be4:	2301      	movs	r3, #1
 8001be6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001be8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f023 0207 	bic.w	r2, r3, #7
 8001bf0:	4909      	ldr	r1, [pc, #36]	@ (8001c18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001bf8:	4b07      	ldr	r3, [pc, #28]	@ (8001c18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d001      	beq.n	8001c0a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e000      	b.n	8001c0c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	40021000 	.word	0x40021000
 8001c18:	40022000 	.word	0x40022000

08001c1c <__itoa>:
 8001c1c:	1e93      	subs	r3, r2, #2
 8001c1e:	2b22      	cmp	r3, #34	@ 0x22
 8001c20:	b510      	push	{r4, lr}
 8001c22:	460c      	mov	r4, r1
 8001c24:	d904      	bls.n	8001c30 <__itoa+0x14>
 8001c26:	2300      	movs	r3, #0
 8001c28:	700b      	strb	r3, [r1, #0]
 8001c2a:	461c      	mov	r4, r3
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	bd10      	pop	{r4, pc}
 8001c30:	2a0a      	cmp	r2, #10
 8001c32:	d109      	bne.n	8001c48 <__itoa+0x2c>
 8001c34:	2800      	cmp	r0, #0
 8001c36:	da07      	bge.n	8001c48 <__itoa+0x2c>
 8001c38:	232d      	movs	r3, #45	@ 0x2d
 8001c3a:	700b      	strb	r3, [r1, #0]
 8001c3c:	4240      	negs	r0, r0
 8001c3e:	2101      	movs	r1, #1
 8001c40:	4421      	add	r1, r4
 8001c42:	f000 f805 	bl	8001c50 <__utoa>
 8001c46:	e7f1      	b.n	8001c2c <__itoa+0x10>
 8001c48:	2100      	movs	r1, #0
 8001c4a:	e7f9      	b.n	8001c40 <__itoa+0x24>

08001c4c <itoa>:
 8001c4c:	f7ff bfe6 	b.w	8001c1c <__itoa>

08001c50 <__utoa>:
 8001c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c52:	4c1f      	ldr	r4, [pc, #124]	@ (8001cd0 <__utoa+0x80>)
 8001c54:	b08b      	sub	sp, #44	@ 0x2c
 8001c56:	4605      	mov	r5, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	466e      	mov	r6, sp
 8001c5c:	f104 0c20 	add.w	ip, r4, #32
 8001c60:	6820      	ldr	r0, [r4, #0]
 8001c62:	6861      	ldr	r1, [r4, #4]
 8001c64:	4637      	mov	r7, r6
 8001c66:	c703      	stmia	r7!, {r0, r1}
 8001c68:	3408      	adds	r4, #8
 8001c6a:	4564      	cmp	r4, ip
 8001c6c:	463e      	mov	r6, r7
 8001c6e:	d1f7      	bne.n	8001c60 <__utoa+0x10>
 8001c70:	7921      	ldrb	r1, [r4, #4]
 8001c72:	7139      	strb	r1, [r7, #4]
 8001c74:	1e91      	subs	r1, r2, #2
 8001c76:	6820      	ldr	r0, [r4, #0]
 8001c78:	6038      	str	r0, [r7, #0]
 8001c7a:	2922      	cmp	r1, #34	@ 0x22
 8001c7c:	f04f 0100 	mov.w	r1, #0
 8001c80:	d904      	bls.n	8001c8c <__utoa+0x3c>
 8001c82:	7019      	strb	r1, [r3, #0]
 8001c84:	460b      	mov	r3, r1
 8001c86:	4618      	mov	r0, r3
 8001c88:	b00b      	add	sp, #44	@ 0x2c
 8001c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c8c:	1e58      	subs	r0, r3, #1
 8001c8e:	4684      	mov	ip, r0
 8001c90:	fbb5 f7f2 	udiv	r7, r5, r2
 8001c94:	fb02 5617 	mls	r6, r2, r7, r5
 8001c98:	3628      	adds	r6, #40	@ 0x28
 8001c9a:	446e      	add	r6, sp
 8001c9c:	460c      	mov	r4, r1
 8001c9e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8001ca2:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8001ca6:	462e      	mov	r6, r5
 8001ca8:	42b2      	cmp	r2, r6
 8001caa:	f101 0101 	add.w	r1, r1, #1
 8001cae:	463d      	mov	r5, r7
 8001cb0:	d9ee      	bls.n	8001c90 <__utoa+0x40>
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	545a      	strb	r2, [r3, r1]
 8001cb6:	1919      	adds	r1, r3, r4
 8001cb8:	1aa5      	subs	r5, r4, r2
 8001cba:	42aa      	cmp	r2, r5
 8001cbc:	dae3      	bge.n	8001c86 <__utoa+0x36>
 8001cbe:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8001cc2:	780e      	ldrb	r6, [r1, #0]
 8001cc4:	7006      	strb	r6, [r0, #0]
 8001cc6:	3201      	adds	r2, #1
 8001cc8:	f801 5901 	strb.w	r5, [r1], #-1
 8001ccc:	e7f4      	b.n	8001cb8 <__utoa+0x68>
 8001cce:	bf00      	nop
 8001cd0:	08001d84 	.word	0x08001d84

08001cd4 <memset>:
 8001cd4:	4402      	add	r2, r0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d100      	bne.n	8001cde <memset+0xa>
 8001cdc:	4770      	bx	lr
 8001cde:	f803 1b01 	strb.w	r1, [r3], #1
 8001ce2:	e7f9      	b.n	8001cd8 <memset+0x4>

08001ce4 <__libc_init_array>:
 8001ce4:	b570      	push	{r4, r5, r6, lr}
 8001ce6:	4d0d      	ldr	r5, [pc, #52]	@ (8001d1c <__libc_init_array+0x38>)
 8001ce8:	4c0d      	ldr	r4, [pc, #52]	@ (8001d20 <__libc_init_array+0x3c>)
 8001cea:	1b64      	subs	r4, r4, r5
 8001cec:	10a4      	asrs	r4, r4, #2
 8001cee:	2600      	movs	r6, #0
 8001cf0:	42a6      	cmp	r6, r4
 8001cf2:	d109      	bne.n	8001d08 <__libc_init_array+0x24>
 8001cf4:	4d0b      	ldr	r5, [pc, #44]	@ (8001d24 <__libc_init_array+0x40>)
 8001cf6:	4c0c      	ldr	r4, [pc, #48]	@ (8001d28 <__libc_init_array+0x44>)
 8001cf8:	f000 f818 	bl	8001d2c <_init>
 8001cfc:	1b64      	subs	r4, r4, r5
 8001cfe:	10a4      	asrs	r4, r4, #2
 8001d00:	2600      	movs	r6, #0
 8001d02:	42a6      	cmp	r6, r4
 8001d04:	d105      	bne.n	8001d12 <__libc_init_array+0x2e>
 8001d06:	bd70      	pop	{r4, r5, r6, pc}
 8001d08:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d0c:	4798      	blx	r3
 8001d0e:	3601      	adds	r6, #1
 8001d10:	e7ee      	b.n	8001cf0 <__libc_init_array+0xc>
 8001d12:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d16:	4798      	blx	r3
 8001d18:	3601      	adds	r6, #1
 8001d1a:	e7f2      	b.n	8001d02 <__libc_init_array+0x1e>
 8001d1c:	08001dac 	.word	0x08001dac
 8001d20:	08001dac 	.word	0x08001dac
 8001d24:	08001dac 	.word	0x08001dac
 8001d28:	08001db0 	.word	0x08001db0

08001d2c <_init>:
 8001d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d2e:	bf00      	nop
 8001d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d32:	bc08      	pop	{r3}
 8001d34:	469e      	mov	lr, r3
 8001d36:	4770      	bx	lr

08001d38 <_fini>:
 8001d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d3a:	bf00      	nop
 8001d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d3e:	bc08      	pop	{r3}
 8001d40:	469e      	mov	lr, r3
 8001d42:	4770      	bx	lr
