/* Generated by Yosys 0.3.0+ (git sha1 3b52121) */

(* src = "../../verilog/bytemuxoct.v:1" *)
module ByteMuxOct(A_i, B_i, C_i, D_i, E_i, F_i, G_i, H_i, SAB_i, SC_i, SD_i, SE_i, SF_i, SG_i, SH_i, Y_o);
  (* src = "../../verilog/bytemuxoct.v:36" *)
  wire [7:0] AB;
  (* src = "../../verilog/bytemuxoct.v:37" *)
  wire [7:0] ABC;
  (* src = "../../verilog/bytemuxoct.v:38" *)
  wire [7:0] ABCD;
  (* src = "../../verilog/bytemuxoct.v:39" *)
  wire [7:0] ABCDE;
  (* src = "../../verilog/bytemuxoct.v:40" *)
  wire [7:0] ABCDEF;
  (* src = "../../verilog/bytemuxoct.v:41" *)
  wire [7:0] ABCDEFG;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/bytemuxoct.v:3" *)
  input [7:0] A_i;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/bytemuxoct.v:5" *)
  input [7:0] B_i;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/bytemuxoct.v:7" *)
  input [7:0] C_i;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/bytemuxoct.v:9" *)
  input [7:0] D_i;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/bytemuxoct.v:11" *)
  input [7:0] E_i;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/bytemuxoct.v:13" *)
  input [7:0] F_i;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/bytemuxoct.v:15" *)
  input [7:0] G_i;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/bytemuxoct.v:17" *)
  input [7:0] H_i;
  (* intersynth_conntype = "Bit" *)
  (* src = "../../verilog/bytemuxoct.v:19" *)
  input SAB_i;
  (* intersynth_conntype = "Bit" *)
  (* src = "../../verilog/bytemuxoct.v:21" *)
  input SC_i;
  (* intersynth_conntype = "Bit" *)
  (* src = "../../verilog/bytemuxoct.v:23" *)
  input SD_i;
  (* intersynth_conntype = "Bit" *)
  (* src = "../../verilog/bytemuxoct.v:25" *)
  input SE_i;
  (* intersynth_conntype = "Bit" *)
  (* src = "../../verilog/bytemuxoct.v:27" *)
  input SF_i;
  (* intersynth_conntype = "Bit" *)
  (* src = "../../verilog/bytemuxoct.v:29" *)
  input SG_i;
  (* intersynth_conntype = "Bit" *)
  (* src = "../../verilog/bytemuxoct.v:31" *)
  input SH_i;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/bytemuxoct.v:33" *)
  output [7:0] Y_o;
  (* src = "../../verilog/bytemuxoct.v:36" *)
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$ternary$../../verilog/bytemuxoct.v:36$1  (
    .A(A_i),
    .B(B_i),
    .S(SAB_i),
    .Y(AB)
  );
  (* src = "../../verilog/bytemuxoct.v:37" *)
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$ternary$../../verilog/bytemuxoct.v:37$2  (
    .A(AB),
    .B(C_i),
    .S(SC_i),
    .Y(ABC)
  );
  (* src = "../../verilog/bytemuxoct.v:38" *)
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$ternary$../../verilog/bytemuxoct.v:38$3  (
    .A(ABC),
    .B(D_i),
    .S(SD_i),
    .Y(ABCD)
  );
  (* src = "../../verilog/bytemuxoct.v:39" *)
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$ternary$../../verilog/bytemuxoct.v:39$4  (
    .A(ABCD),
    .B(E_i),
    .S(SE_i),
    .Y(ABCDE)
  );
  (* src = "../../verilog/bytemuxoct.v:40" *)
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$ternary$../../verilog/bytemuxoct.v:40$5  (
    .A(ABCDE),
    .B(F_i),
    .S(SF_i),
    .Y(ABCDEF)
  );
  (* src = "../../verilog/bytemuxoct.v:41" *)
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$ternary$../../verilog/bytemuxoct.v:41$6  (
    .A(ABCDEF),
    .B(G_i),
    .S(SG_i),
    .Y(ABCDEFG)
  );
  (* src = "../../verilog/bytemuxoct.v:42" *)
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$ternary$../../verilog/bytemuxoct.v:42$7  (
    .A(ABCDEFG),
    .B(H_i),
    .S(SH_i),
    .Y(Y_o)
  );
endmodule
