/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Oct  2 03:14:07 2014
 *                 Full Compile MD5 Checksum 9a4132a604692bfeb765914db023cc12
 *                   (minus title and desc)  
 *                 MD5 Checksum              d731f07f3e0583a74139f269837c9d46
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_RX_FE_0_H__
#define BCHP_HDMI_RX_FE_0_H__

/***************************************************************************
 *HDMI_RX_FE_0 - HDMI Receiver Front End Control Registers
 ***************************************************************************/
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL          0x006f1000 /* Software Resets for HDMI Reciever Core */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3           0x006f1004 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_WATCHDOG_CONFIG        0x006f1008 /* Watchdog configuration */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2           0x006f100c /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1           0x006f1010 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0           0x006f1014 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2             0x006f1018 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1             0x006f101c /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0             0x006f1020 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3         0x006f1024 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2         0x006f1028 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_1         0x006f102c /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_0         0x006f1030 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0            0x006f1034 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG       0x006f1038 /* Phy Clock Configuration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1   0x006f103c /* Analog Calibration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2   0x006f1040 /* Analog Calibration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0        0x006f1044 /* Analog Status Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1        0x006f1048 /* Analog Status Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2        0x006f104c /* Analog Status Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3        0x006f1050 /* Analog Status Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_4        0x006f1054 /* Analog Status Register */
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0              0x006f1058 /* Peak Filter level setting */
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0              0x006f105c /* Offset Cancellation setting */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL             0x006f1060 /* AnalogControl */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS      0x006f1064 /* Monitor current address in the input FIFO */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1 0x006f1068 /* Config registers for reset controller circuit */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL 0x006f106c /* Mapping controls for HDMI channels */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL        0x006f1070 /* Pixel Clock Frequency Estimation Control Register */
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL      0x006f1074 /* Pixel Clock Stopped Threshold */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT            0x006f1078 /* Pixel Clock Count */
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT      0x006f107c /* Channel 0 Clock Count */
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT      0x006f1080 /* Channel 1 Clock Count */
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT      0x006f1084 /* Channel 2 Clock Count */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS         0x006f1088 /* Clock Count Status */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS         0x006f108c /* Hotplug Status */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL        0x006f1090 /* Hotplug Control */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL  0x006f1094 /* Compare Count */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS   0x006f1098 /* Compare Count */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG     0x006f109c /* Frequency change configuration */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1 0x006f10a0 /* PLL Calibration configuration 1 */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_2 0x006f10a4 /* PLL Calibration configuration 1 */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_1 0x006f10a8 /* PLL Calibration status 1 */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2 0x006f10ac /* PLL Calibration status 2 */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1  0x006f11fc /* SPARE_REG    Register */

/***************************************************************************
 *RESET_CONTROL - Software Resets for HDMI Reciever Core
 ***************************************************************************/
/* HDMI_RX_FE_0 :: RESET_CONTROL :: reserved0 [31:26] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_reserved0_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_reserved0_SHIFT            26

/* HDMI_RX_FE_0 :: RESET_CONTROL :: LDO_PLL_POWER_DOWN [25:25] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_LDO_PLL_POWER_DOWN_MASK    0x02000000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_LDO_PLL_POWER_DOWN_SHIFT   25
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_LDO_PLL_POWER_DOWN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: LDO_SL_POWER_DOWN [24:24] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_LDO_SL_POWER_DOWN_MASK     0x01000000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_LDO_SL_POWER_DOWN_SHIFT    24
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_LDO_SL_POWER_DOWN_DEFAULT  0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: LDO_ILO_POWER_DOWN [23:23] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_LDO_ILO_POWER_DOWN_MASK    0x00800000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_LDO_ILO_POWER_DOWN_SHIFT   23
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_LDO_ILO_POWER_DOWN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: RESISTOR_TERMINATION_POWER_DOWN [22:22] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_RESISTOR_TERMINATION_POWER_DOWN_MASK 0x00400000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_RESISTOR_TERMINATION_POWER_DOWN_SHIFT 22
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_RESISTOR_TERMINATION_POWER_DOWN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_BIAS_POWER_DOWN [21:21] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_BIAS_POWER_DOWN_MASK 0x00200000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_BIAS_POWER_DOWN_SHIFT 21
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_BIAS_POWER_DOWN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_2_POWER_DOWN [20:20] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_POWER_DOWN_MASK 0x00100000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_POWER_DOWN_SHIFT 20
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_POWER_DOWN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_1_POWER_DOWN [19:19] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_POWER_DOWN_MASK 0x00080000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_POWER_DOWN_SHIFT 19
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_POWER_DOWN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_0_POWER_DOWN [18:18] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_POWER_DOWN_MASK 0x00040000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_POWER_DOWN_SHIFT 18
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_POWER_DOWN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_CLOCK_POWER_DOWN [17:17] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_POWER_DOWN_MASK 0x00020000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_POWER_DOWN_SHIFT 17
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_POWER_DOWN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_PLL_POWER_DOWN [16:16] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_POWER_DOWN_MASK 0x00010000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_POWER_DOWN_SHIFT 16
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_POWER_DOWN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: reserved1 [15:10] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_reserved1_MASK             0x0000fc00
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_reserved1_SHIFT            10

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_PLL_RESET [09:09] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_RESET_MASK      0x00000200
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_RESET_SHIFT     9
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_RESET_DEFAULT   0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: MD_REGISTERS_RESET [08:08] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_MD_REGISTERS_RESET_MASK    0x00000100
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_MD_REGISTERS_RESET_SHIFT   8
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_MD_REGISTERS_RESET_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_ILO_3_RESET [07:07] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_3_RESET_MASK    0x00000080
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_3_RESET_SHIFT   7
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_3_RESET_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_ILO_2_RESET [06:06] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_2_RESET_MASK    0x00000040
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_2_RESET_SHIFT   6
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_2_RESET_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_ILO_1_RESET [05:05] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_1_RESET_MASK    0x00000020
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_1_RESET_SHIFT   5
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_1_RESET_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_ILO_0_RESET [04:04] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_0_RESET_MASK    0x00000010
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_0_RESET_SHIFT   4
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ILO_0_RESET_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_2_RESET [03:03] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_RESET_MASK 0x00000008
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_RESET_SHIFT 3
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_RESET_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_1_RESET [02:02] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_RESET_MASK 0x00000004
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_RESET_SHIFT 2
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_RESET_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_0_RESET [01:01] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_RESET_MASK 0x00000002
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_RESET_SHIFT 1
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_RESET_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_CLOCK_RESET [00:00] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_RESET_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_RESET_SHIFT 0
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_RESET_DEFAULT 0x00000000

/***************************************************************************
 *ANALOG_CFG_3 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: USE_ILO_LOCK [31:31] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_USE_ILO_LOCK_MASK           0x80000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_USE_ILO_LOCK_SHIFT          31
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_USE_ILO_LOCK_DEFAULT        0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_PLL_ON_WATCHDOG [30:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_WATCHDOG_MASK  0x40000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_WATCHDOG_SHIFT 30
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_WATCHDOG_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_PLL_ON_FREQ_CHANGE [29:29] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_FREQ_CHANGE_MASK 0x20000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_FREQ_CHANGE_SHIFT 29
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_FREQ_CHANGE_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_PLL_ON_REF_UPDATE [28:28] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_REF_UPDATE_MASK 0x10000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_REF_UPDATE_SHIFT 28
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_REF_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_PLL_ON_CLOCK_STOP [27:27] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_CLOCK_STOP_MASK 0x08000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_CLOCK_STOP_SHIFT 27
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_CLOCK_STOP_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_CH_ON_PLL_LOCK_P [26:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_P_MASK 0x04000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_P_SHIFT 26
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_P_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_CH_ON_PLL_LOCK_N [25:25] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_N_MASK 0x02000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_N_SHIFT 25
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_N_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_CH_ON_SYMBOL_LOSS [24:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_SYMBOL_LOSS_MASK 0x01000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_SYMBOL_LOSS_SHIFT 24
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_SYMBOL_LOSS_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_CH_ON_CLOCK_MISMATCH [23:23] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_CLOCK_MISMATCH_MASK 0x00800000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_CLOCK_MISMATCH_SHIFT 23
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_CLOCK_MISMATCH_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: PLL_RESET_TIME [22:22] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_PLL_RESET_TIME_MASK         0x00400000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_PLL_RESET_TIME_SHIFT        22
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_PLL_RESET_TIME_DEFAULT      0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_ILO_ON_PLL_LOCK_P [21:21] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_ILO_ON_PLL_LOCK_P_MASK 0x00200000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_ILO_ON_PLL_LOCK_P_SHIFT 21
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_ILO_ON_PLL_LOCK_P_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: REQUEST_RESET_PLL_ON_REF_UPDATE [20:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REQUEST_RESET_PLL_ON_REF_UPDATE_MASK 0x00100000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REQUEST_RESET_PLL_ON_REF_UPDATE_SHIFT 20
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REQUEST_RESET_PLL_ON_REF_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: REQUEST_RESET_PLL_ON_CLOCK_STOP [19:19] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REQUEST_RESET_PLL_ON_CLOCK_STOP_MASK 0x00080000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REQUEST_RESET_PLL_ON_CLOCK_STOP_SHIFT 19
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REQUEST_RESET_PLL_ON_CLOCK_STOP_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: REQUEST_RESET_PLL_ON_WATCHDOG [18:18] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REQUEST_RESET_PLL_ON_WATCHDOG_MASK 0x00040000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REQUEST_RESET_PLL_ON_WATCHDOG_SHIFT 18
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REQUEST_RESET_PLL_ON_WATCHDOG_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: reserved0 [17:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_reserved0_MASK              0x0003ff00
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_reserved0_SHIFT             8

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: FORCE_PLL_LOCK_LOW [07:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_LOW_MASK     0x00000080
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_LOW_SHIFT    7
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_LOW_DEFAULT  0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: FORCE_PLL_LOCK_HIGH [06:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_HIGH_MASK    0x00000040
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_HIGH_SHIFT   6
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_HIGH_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: OVER_RIDE_REF_RANGE [05:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_OVER_RIDE_REF_RANGE_MASK    0x00000020
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_OVER_RIDE_REF_RANGE_SHIFT   5
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_OVER_RIDE_REF_RANGE_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: REF_RANGE_FORCE_VALUE [04:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REF_RANGE_FORCE_VALUE_MASK  0x0000001f
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REF_RANGE_FORCE_VALUE_SHIFT 0
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REF_RANGE_FORCE_VALUE_DEFAULT 0x00000001

/***************************************************************************
 *WATCHDOG_CONFIG - Watchdog configuration
 ***************************************************************************/
/* HDMI_RX_FE_0 :: WATCHDOG_CONFIG :: reserved0 [31:10] */
#define BCHP_HDMI_RX_FE_0_WATCHDOG_CONFIG_reserved0_MASK           0xfffffc00
#define BCHP_HDMI_RX_FE_0_WATCHDOG_CONFIG_reserved0_SHIFT          10

/* HDMI_RX_FE_0 :: WATCHDOG_CONFIG :: TIMEOUT [09:00] */
#define BCHP_HDMI_RX_FE_0_WATCHDOG_CONFIG_TIMEOUT_MASK             0x000003ff
#define BCHP_HDMI_RX_FE_0_WATCHDOG_CONFIG_TIMEOUT_SHIFT            0
#define BCHP_HDMI_RX_FE_0_WATCHDOG_CONFIG_TIMEOUT_DEFAULT          0x00000064

/***************************************************************************
 *ANALOG_CFG_2 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: PLL_BG_MIRR_BOOST [31:31] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_BG_MIRR_BOOST_MASK      0x80000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_BG_MIRR_BOOST_SHIFT     31
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_BG_MIRR_BOOST_DEFAULT   0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: PLL_LDO_POR_EN [30:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_LDO_POR_EN_MASK         0x40000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_LDO_POR_EN_SHIFT        30
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_LDO_POR_EN_DEFAULT      0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: PLL_BG_CUR [29:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_BG_CUR_MASK             0x3c000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_BG_CUR_SHIFT            26
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_BG_CUR_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: PLL_LDO_BIAS [25:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_LDO_BIAS_MASK           0x03000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_LDO_BIAS_SHIFT          24
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_LDO_BIAS_DEFAULT        0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: VCO_LDO_BIAS [23:22] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_VCO_LDO_BIAS_MASK           0x00c00000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_VCO_LDO_BIAS_SHIFT          22
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_VCO_LDO_BIAS_DEFAULT        0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: RX_LDO_VOL [21:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_RX_LDO_VOL_MASK             0x00300000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_RX_LDO_VOL_SHIFT            20
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_RX_LDO_VOL_DEFAULT          0x00000002

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: PLL_LDO_VOL [19:18] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_LDO_VOL_MASK            0x000c0000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_LDO_VOL_SHIFT           18
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PLL_LDO_VOL_DEFAULT         0x00000002

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: VCO_LDO_VOL [17:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_VCO_LDO_VOL_MASK            0x00030000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_VCO_LDO_VOL_SHIFT           16
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_VCO_LDO_VOL_DEFAULT         0x00000002

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: ANALOG_CFG_2_RESERVED [15:12] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ANALOG_CFG_2_RESERVED_MASK  0x0000f000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ANALOG_CFG_2_RESERVED_SHIFT 12
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ANALOG_CFG_2_RESERVED_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: PROG_CONSTGM [11:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PROG_CONSTGM_MASK           0x00000c00
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PROG_CONSTGM_SHIFT          10
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_PROG_CONSTGM_DEFAULT        0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: DIV_LDO_BIAS [09:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_DIV_LDO_BIAS_MASK           0x00000300
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_DIV_LDO_BIAS_SHIFT          8
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_DIV_LDO_BIAS_DEFAULT        0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: ILO_LDO_TESTEN [07:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ILO_LDO_TESTEN_MASK         0x00000080
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ILO_LDO_TESTEN_SHIFT        7
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ILO_LDO_TESTEN_DEFAULT      0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: ILO_LDO_PDENB [06:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ILO_LDO_PDENB_MASK          0x00000040
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ILO_LDO_PDENB_SHIFT         6
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ILO_LDO_PDENB_DEFAULT       0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: ILO_LDO_OS_EN [05:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ILO_LDO_OS_EN_MASK          0x00000020
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ILO_LDO_OS_EN_SHIFT         5
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ILO_LDO_OS_EN_DEFAULT       0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: ANALOG_CFG_2_ILO_RESERVED [04:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ANALOG_CFG_2_ILO_RESERVED_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ANALOG_CFG_2_ILO_RESERVED_SHIFT 4
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ANALOG_CFG_2_ILO_RESERVED_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: SL_LDO_TESTEN [03:03] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_SL_LDO_TESTEN_MASK          0x00000008
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_SL_LDO_TESTEN_SHIFT         3
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_SL_LDO_TESTEN_DEFAULT       0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: SL_LDO_PDENB [02:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_SL_LDO_PDENB_MASK           0x00000004
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_SL_LDO_PDENB_SHIFT          2
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_SL_LDO_PDENB_DEFAULT        0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: SL_LDO_OS_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_SL_LDO_OS_EN_MASK           0x00000002
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_SL_LDO_OS_EN_SHIFT          1
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_SL_LDO_OS_EN_DEFAULT        0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_2 :: ANALOG_CFG_2_SL_RESERVED [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ANALOG_CFG_2_SL_RESERVED_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ANALOG_CFG_2_SL_RESERVED_SHIFT 0
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_2_ANALOG_CFG_2_SL_RESERVED_DEFAULT 0x00000000

/***************************************************************************
 *ANALOG_CFG_1 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_reserved0_MASK              0xffff0000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_reserved0_SHIFT             16

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ILO_TESTENCK [15:15] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTENCK_MASK           0x00008000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTENCK_SHIFT          15
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTENCK_DEFAULT        0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ILO_TESTEN0 [14:14] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTEN0_MASK            0x00004000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTEN0_SHIFT           14
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTEN0_DEFAULT         0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ILO_TESTEN1 [13:13] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTEN1_MASK            0x00002000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTEN1_SHIFT           13
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTEN1_DEFAULT         0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ILO_TESTEN2 [12:12] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTEN2_MASK            0x00001000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTEN2_SHIFT           12
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_TESTEN2_DEFAULT         0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ILO_PLLRST_EN [11:11] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_PLLRST_EN_MASK          0x00000800
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_PLLRST_EN_SHIFT         11
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_PLLRST_EN_DEFAULT       0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ILO_BIAS_CTRL [10:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_BIAS_CTRL_MASK          0x00000700
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_BIAS_CTRL_SHIFT         8
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_BIAS_CTRL_DEFAULT       0x00000004

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ILO_OFFSET_SELCK [07:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SELCK_MASK       0x000000c0
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SELCK_SHIFT      6
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SELCK_DEFAULT    0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ILO_OFFSET_SEL0 [05:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SEL0_MASK        0x00000030
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SEL0_SHIFT       4
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SEL0_DEFAULT     0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ILO_OFFSET_SEL1 [03:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SEL1_MASK        0x0000000c
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SEL1_SHIFT       2
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SEL1_DEFAULT     0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ILO_OFFSET_SEL2 [01:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SEL2_MASK        0x00000003
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SEL2_SHIFT       0
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ILO_OFFSET_SEL2_DEFAULT     0x00000000

/***************************************************************************
 *ANALOG_CFG_0 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_WATCHDOG_ENCK [31:31] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_ENCK_MASK      0x80000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_ENCK_SHIFT     31
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_ENCK_DEFAULT   0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_DEBUG_MODECK [30:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODECK_MASK       0x40000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODECK_SHIFT      30
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODECK_DEFAULT    0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_CTRL_SETCK [29:25] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SETCK_MASK         0x3e000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SETCK_SHIFT        25
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SETCK_DEFAULT      0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_CTRL_ENCK [24:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_ENCK_MASK          0x01000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_ENCK_SHIFT         24
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_ENCK_DEFAULT       0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_WATCHDOG_EN0 [23:23] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_EN0_MASK       0x00800000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_EN0_SHIFT      23
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_EN0_DEFAULT    0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_DEBUG_MODE0 [22:22] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODE0_MASK        0x00400000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODE0_SHIFT       22
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODE0_DEFAULT     0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_CTRL_SET0 [21:17] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SET0_MASK          0x003e0000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SET0_SHIFT         17
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SET0_DEFAULT       0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_CTRL_EN0 [16:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_EN0_MASK           0x00010000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_EN0_SHIFT          16
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_EN0_DEFAULT        0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_WATCHDOG_EN1 [15:15] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_EN1_MASK       0x00008000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_EN1_SHIFT      15
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_EN1_DEFAULT    0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_DEBUG_MODE1 [14:14] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODE1_MASK        0x00004000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODE1_SHIFT       14
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODE1_DEFAULT     0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_CTRL_SET1 [13:09] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SET1_MASK          0x00003e00
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SET1_SHIFT         9
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SET1_DEFAULT       0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_CTRL_EN1 [08:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_EN1_MASK           0x00000100
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_EN1_SHIFT          8
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_EN1_DEFAULT        0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_WATCHDOG_EN2 [07:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_EN2_MASK       0x00000080
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_EN2_SHIFT      7
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_WATCHDOG_EN2_DEFAULT    0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_DEBUG_MODE2 [06:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODE2_MASK        0x00000040
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODE2_SHIFT       6
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_DEBUG_MODE2_DEFAULT     0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_CTRL_SET2 [05:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SET2_MASK          0x0000003e
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SET2_SHIFT         1
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_SET2_DEFAULT       0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ILO_CTRL_EN2 [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_EN2_MASK           0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_EN2_SHIFT          0
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ILO_CTRL_EN2_DEFAULT        0x00000000

/***************************************************************************
 *PLL_CTRL_2 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CTRL_2 :: PLL_CLKSEL [31:31] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CLKSEL_MASK               0x80000000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CLKSEL_SHIFT              31
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CLKSEL_DEFAULT            0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_2 :: PLL_CTRL_2_RESERVED2 [30:16] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CTRL_2_RESERVED2_MASK     0x7fff0000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CTRL_2_RESERVED2_SHIFT    16
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CTRL_2_RESERVED2_DEFAULT  0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_2 :: PLL_CTRL_2_RESERVED1 [15:13] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CTRL_2_RESERVED1_MASK     0x0000e000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CTRL_2_RESERVED1_SHIFT    13
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CTRL_2_RESERVED1_DEFAULT  0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_2 :: PLL_CTR_HOLD_CNT [12:12] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CTR_HOLD_CNT_MASK         0x00001000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CTR_HOLD_CNT_SHIFT        12
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_PLL_CTR_HOLD_CNT_DEFAULT      0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_2 :: CPP [11:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_CPP_MASK                      0x00000fff
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_CPP_SHIFT                     0
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_CPP_DEFAULT                   0x00000080

/***************************************************************************
 *PLL_CTRL_1 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: reserved0 [31:17] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_reserved0_MASK                0xfffe0000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_reserved0_SHIFT               17

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: FREQUENCY_DOUBLER_DELAY [16:15] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_FREQUENCY_DOUBLER_DELAY_MASK  0x00018000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_FREQUENCY_DOUBLER_DELAY_SHIFT 15
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_FREQUENCY_DOUBLER_DELAY_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: PLL_CTRL_1_RESERVED [14:14] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_PLL_CTRL_1_RESERVED_MASK      0x00004000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_PLL_CTRL_1_RESERVED_SHIFT     14
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_PLL_CTRL_1_RESERVED_DEFAULT   0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: POST_RST_SEL [13:12] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_POST_RST_SEL_MASK             0x00003000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_POST_RST_SEL_SHIFT            12
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_POST_RST_SEL_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: STAT_UPDATE [11:11] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_UPDATE_MASK              0x00000800
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_UPDATE_SHIFT             11
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_UPDATE_DEFAULT           0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: STAT_SELECT [10:08] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_SELECT_MASK              0x00000700
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_SELECT_SHIFT             8
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_SELECT_DEFAULT           0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: STAT_RESET [07:07] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_RESET_MASK               0x00000080
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_RESET_SHIFT              7
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_RESET_DEFAULT            0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: STAT_MODE [06:05] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_MODE_MASK                0x00000060
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_MODE_SHIFT               5
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_STAT_MODE_DEFAULT             0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: VCO_CONT_ADJ [04:03] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_VCO_CONT_ADJ_MASK             0x00000018
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_VCO_CONT_ADJ_SHIFT            3
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_VCO_CONT_ADJ_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: IMODE_IMIN_IMAX [02:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_IMODE_IMIN_IMAX_MASK          0x00000007
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_IMODE_IMIN_IMAX_SHIFT         0
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_IMODE_IMIN_IMAX_DEFAULT       0x00000000

/***************************************************************************
 *PLL_CTRL_0 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: reserved0 [31:31] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_reserved0_MASK                0x80000000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_reserved0_SHIFT               31

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: WATCHDOG_DISABLE [30:30] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_WATCHDOG_DISABLE_MASK         0x40000000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_WATCHDOG_DISABLE_SHIFT        30
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_WATCHDOG_DISABLE_DEFAULT      0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: BYPASS_DAC [29:21] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_BYPASS_DAC_MASK               0x3fe00000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_BYPASS_DAC_SHIFT              21
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_BYPASS_DAC_DEFAULT            0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: BYPASS_MODE [20:20] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_BYPASS_MODE_MASK              0x00100000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_BYPASS_MODE_SHIFT             20
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_BYPASS_MODE_DEFAULT           0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: HOLD_DELAY [19:17] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_HOLD_DELAY_MASK               0x000e0000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_HOLD_DELAY_SHIFT              17
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_HOLD_DELAY_DEFAULT            0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: CODE_VCOCAL [16:15] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_CODE_VCOCAL_MASK              0x00018000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_CODE_VCOCAL_SHIFT             15
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_CODE_VCOCAL_DEFAULT           0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: RM_MODE [14:14] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_RM_MODE_MASK                  0x00004000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_RM_MODE_SHIFT                 14
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_RM_MODE_DEFAULT               0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: MASH11_MODE [13:13] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_MASH11_MODE_MASK              0x00002000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_MASH11_MODE_SHIFT             13
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_MASH11_MODE_DEFAULT           0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: VC_RANGE_EN [12:12] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VC_RANGE_EN_MASK              0x00001000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VC_RANGE_EN_SHIFT             12
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VC_RANGE_EN_DEFAULT           0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: VC_LOW [11:11] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VC_LOW_MASK                   0x00000800
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VC_LOW_SHIFT                  11
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VC_LOW_DEFAULT                0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: VC_HIGH [10:10] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VC_HIGH_MASK                  0x00000400
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VC_HIGH_SHIFT                 10
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VC_HIGH_DEFAULT               0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: PLL_CTRL_0_RESERVED [09:09] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_PLL_CTRL_0_RESERVED_MASK      0x00000200
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_PLL_CTRL_0_RESERVED_SHIFT     9
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_PLL_CTRL_0_RESERVED_DEFAULT   0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: VCO_FB_DIV2 [08:08] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_FB_DIV2_MASK              0x00000100
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_FB_DIV2_SHIFT             8
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_FB_DIV2_DEFAULT           0x00000001

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: VCO_POST_DIV2 [07:07] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_POST_DIV2_MASK            0x00000080
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_POST_DIV2_SHIFT           7
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_POST_DIV2_DEFAULT         0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: VCO_CONT_EN [06:06] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_CONT_EN_MASK              0x00000040
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_CONT_EN_SHIFT             6
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_CONT_EN_DEFAULT           0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: ENA_VCO_CLK [05:05] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ENA_VCO_CLK_MASK              0x00000020
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ENA_VCO_CLK_SHIFT             5
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ENA_VCO_CLK_DEFAULT           0x00000001

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: VCO_CUR [04:02] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_CUR_MASK                  0x0000001c
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_CUR_SHIFT                 2
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_VCO_CUR_DEFAULT               0x00000000

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: PFD_DELAY [01:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_PFD_DELAY_MASK                0x00000003
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_PFD_DELAY_SHIFT               0
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_PFD_DELAY_DEFAULT             0x00000000

/***************************************************************************
 *CHANNEL_CTRL_3 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CHANNEL_CTRL_3 :: reserved0 [31:18] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_reserved0_MASK            0xfffc0000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_reserved0_SHIFT           18

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_3 :: HDMI_RX_CHANNEL_CTRL_3_RESERVED2 [17:07] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_HDMI_RX_CHANNEL_CTRL_3_RESERVED2_MASK 0x0003ff80
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_HDMI_RX_CHANNEL_CTRL_3_RESERVED2_SHIFT 7
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_HDMI_RX_CHANNEL_CTRL_3_RESERVED2_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_3 :: AEQ_ENBALE [06:06] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_AEQ_ENBALE_MASK           0x00000040
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_AEQ_ENBALE_SHIFT          6
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_AEQ_ENBALE_DEFAULT        0x00000001

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_3 :: AEQ_FREEZE [05:05] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_AEQ_FREEZE_MASK           0x00000020
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_AEQ_FREEZE_SHIFT          5
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_AEQ_FREEZE_DEFAULT        0x00000001

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_3 :: EQBUF_TEST_ENB [04:04] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_EQBUF_TEST_ENB_MASK       0x00000010
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_EQBUF_TEST_ENB_SHIFT      4
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_EQBUF_TEST_ENB_DEFAULT    0x00000001

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_3 :: HDMI_RX_CHANNEL_CTRL_3_RESERVED1 [03:02] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_HDMI_RX_CHANNEL_CTRL_3_RESERVED1_MASK 0x0000000c
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_HDMI_RX_CHANNEL_CTRL_3_RESERVED1_SHIFT 2
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_HDMI_RX_CHANNEL_CTRL_3_RESERVED1_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_3 :: EQINBUFCK_ENB [01:01] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_EQINBUFCK_ENB_MASK        0x00000002
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_EQINBUFCK_ENB_SHIFT       1
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_EQINBUFCK_ENB_DEFAULT     0x00000000

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_3 :: EQINBUF_ENB [00:00] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_EQINBUF_ENB_MASK          0x00000001
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_EQINBUF_ENB_SHIFT         0
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_3_EQINBUF_ENB_DEFAULT       0x00000000

/***************************************************************************
 *CHANNEL_CTRL_2 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CHANNEL_CTRL_2 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_reserved0_MASK            0xc0000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_reserved0_SHIFT           30

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_2 :: IDACSTEP [29:28] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_IDACSTEP_MASK             0x30000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_IDACSTEP_SHIFT            28
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_IDACSTEP_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_2 :: EQCK_ENB [27:27] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQCK_ENB_MASK             0x08000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQCK_ENB_SHIFT            27
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQCK_ENB_DEFAULT          0x00000001

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_2 :: EQHF_ENB [26:26] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQHF_ENB_MASK             0x04000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQHF_ENB_SHIFT            26
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQHF_ENB_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_2 :: EQMF_ENB [25:25] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQMF_ENB_MASK             0x02000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQMF_ENB_SHIFT            25
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQMF_ENB_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_2 :: EQLF_ENB [24:24] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQLF_ENB_MASK             0x01000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQLF_ENB_SHIFT            24
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQLF_ENB_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_2 :: EQHF_EXT [23:20] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQHF_EXT_MASK             0x00f00000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQHF_EXT_SHIFT            20
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQHF_EXT_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_2 :: EQMF_EXT [19:16] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQMF_EXT_MASK             0x000f0000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQMF_EXT_SHIFT            16
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQMF_EXT_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_2 :: EQHF_EN [15:08] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQHF_EN_MASK              0x0000ff00
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQHF_EN_SHIFT             8
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQHF_EN_DEFAULT           0x000000f0

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_2 :: EQMF_EN [07:00] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQMF_EN_MASK              0x000000ff
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQMF_EN_SHIFT             0
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_2_EQMF_EN_DEFAULT           0x000000fc

/***************************************************************************
 *CHANNEL_CTRL_1 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CHANNEL_CTRL_1 :: DIVCK124_MAP [31:16] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_1_DIVCK124_MAP_MASK         0xffff0000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_1_DIVCK124_MAP_SHIFT        16
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_1_DIVCK124_MAP_DEFAULT      0x000055aa

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_1 :: SUBRATIO_MAP [15:00] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_1_SUBRATIO_MAP_MASK         0x0000ffff
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_1_SUBRATIO_MAP_SHIFT        0
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_1_SUBRATIO_MAP_DEFAULT      0x0000ffa4

/***************************************************************************
 *CHANNEL_CTRL_0 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CHANNEL_CTRL_0 :: RCLKRATIO_MAP [31:16] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_0_RCLKRATIO_MAP_MASK        0xffff0000
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_0_RCLKRATIO_MAP_SHIFT       16
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_0_RCLKRATIO_MAP_DEFAULT     0x000055aa

/* HDMI_RX_FE_0 :: CHANNEL_CTRL_0 :: DATARATE_MAP [15:00] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_0_DATARATE_MAP_MASK         0x0000ffff
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_0_DATARATE_MAP_SHIFT        0
#define BCHP_HDMI_RX_FE_0_CHANNEL_CTRL_0_DATARATE_MAP_DEFAULT      0x0000a940

/***************************************************************************
 *RCAL_CTRL_0 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: RCAL_CTRL_0 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_reserved0_MASK               0xffffff00
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_reserved0_SHIFT              8

/* HDMI_RX_FE_0 :: RCAL_CTRL_0 :: HDMI_RX_RCAL_CTRL_0_RESERVED [07:05] */
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_HDMI_RX_RCAL_CTRL_0_RESERVED_MASK 0x000000e0
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_HDMI_RX_RCAL_CTRL_0_RESERVED_SHIFT 5
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_HDMI_RX_RCAL_CTRL_0_RESERVED_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: RCAL_CTRL_0 :: RCAL_DIVSEL [04:03] */
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_RCAL_DIVSEL_MASK             0x00000018
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_RCAL_DIVSEL_SHIFT            3
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_RCAL_DIVSEL_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: RCAL_CTRL_0 :: RCAL_AVGSEL [02:01] */
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_RCAL_AVGSEL_MASK             0x00000006
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_RCAL_AVGSEL_SHIFT            1
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_RCAL_AVGSEL_DEFAULT          0x00000000

/* HDMI_RX_FE_0 :: RCAL_CTRL_0 :: RCAL_DP_HDMIB_INV [00:00] */
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_RCAL_DP_HDMIB_INV_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_RCAL_DP_HDMIB_INV_SHIFT      0
#define BCHP_HDMI_RX_FE_0_RCAL_CTRL_0_RCAL_DP_HDMIB_INV_DEFAULT    0x00000000

/***************************************************************************
 *PHY_CLOCK_CONFIG - Phy Clock Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: reserved0 [31:13] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_reserved0_MASK          0xffffe000
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_reserved0_SHIFT         13

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: TMDS_CLOCK_RATIO [12:11] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_TMDS_CLOCK_RATIO_MASK   0x00001800
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_TMDS_CLOCK_RATIO_SHIFT  11
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_TMDS_CLOCK_RATIO_DEFAULT 0x00000000
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_TMDS_CLOCK_RATIO_NORMAL 0
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_TMDS_CLOCK_RATIO_DIV_BY_40 1
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_TMDS_CLOCK_RATIO_DIV_BY_10 2

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: CLOCK_EST_CONFIG [10:09] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_CLOCK_EST_CONFIG_MASK   0x00000600
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_CLOCK_EST_CONFIG_SHIFT  9
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_CLOCK_EST_CONFIG_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: INV_CH_2_CLK [08:08] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_2_CLK_MASK       0x00000100
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_2_CLK_SHIFT      8
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_2_CLK_DEFAULT    0x00000001

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: INV_CH_1_CLK [07:07] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_1_CLK_MASK       0x00000080
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_1_CLK_SHIFT      7
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_1_CLK_DEFAULT    0x00000001

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: INV_CH_0_CLK [06:06] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_0_CLK_MASK       0x00000040
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_0_CLK_SHIFT      6
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_0_CLK_DEFAULT    0x00000001

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: ALLOW_CLK_BYPASS [05:05] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_ALLOW_CLK_BYPASS_MASK   0x00000020
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_ALLOW_CLK_BYPASS_SHIFT  5
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_ALLOW_CLK_BYPASS_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: BYPASS_PIX_CLK_EN [04:04] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_PIX_CLK_EN_MASK  0x00000010
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_PIX_CLK_EN_SHIFT 4
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_PIX_CLK_EN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: CH_BYPASS_CLK_EN [03:03] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_CH_BYPASS_CLK_EN_MASK   0x00000008
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_CH_BYPASS_CLK_EN_SHIFT  3
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_CH_BYPASS_CLK_EN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: BYPASS_CH_2_INPUT [02:02] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_2_INPUT_MASK  0x00000004
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_2_INPUT_SHIFT 2
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_2_INPUT_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: BYPASS_CH_1_INPUT [01:01] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_1_INPUT_MASK  0x00000002
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_1_INPUT_SHIFT 1
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_1_INPUT_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: BYPASS_CH_0_INPUT [00:00] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_0_INPUT_MASK  0x00000001
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_0_INPUT_SHIFT 0
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_0_INPUT_DEFAULT 0x00000000

/***************************************************************************
 *ANALOG_CALIBRATION_1 - Analog Calibration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: CAL_DONE [31:31] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_CAL_DONE_MASK       0x80000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_CAL_DONE_SHIFT      31

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: CAL50_OVERRIDE_MASTER [30:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_CAL50_OVERRIDE_MASTER_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_CAL50_OVERRIDE_MASTER_SHIFT 30
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_CAL50_OVERRIDE_MASTER_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: CAL50_OVERRIDE_DATA [29:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_CAL50_OVERRIDE_DATA_MASK 0x3f000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_CAL50_OVERRIDE_DATA_SHIFT 24
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_CAL50_OVERRIDE_DATA_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: reserved0 [23:22] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved0_MASK      0x00c00000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved0_SHIFT     22

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: I_PHY_CAL50_SLAVE_DATA [21:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_I_PHY_CAL50_SLAVE_DATA_MASK 0x003f0000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_I_PHY_CAL50_SLAVE_DATA_SHIFT 16

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved1_MASK      0x0000c000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved1_SHIFT     14

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: O_PHY_CAL50_MASTER_DATA [13:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_O_PHY_CAL50_MASTER_DATA_MASK 0x00003f00
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_O_PHY_CAL50_MASTER_DATA_SHIFT 8

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: reserved2 [07:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved2_MASK      0x000000fc
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved2_SHIFT     2

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: ENABLE_CAL_OVERRIDE_DATA [01:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_ENABLE_CAL_OVERRIDE_DATA_MASK 0x00000002
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_ENABLE_CAL_OVERRIDE_DATA_SHIFT 1
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_ENABLE_CAL_OVERRIDE_DATA_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: CAL_MASTER [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_CAL_MASTER_MASK     0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_CAL_MASTER_SHIFT    0

/***************************************************************************
 *ANALOG_CALIBRATION_2 - Analog Calibration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_2 :: reserved0 [31:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2_reserved0_MASK      0xfffffffe
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2_reserved0_SHIFT     1

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_2 :: RESET [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2_RESET_MASK          0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2_RESET_SHIFT         0
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2_RESET_DEFAULT       0x00000000

/***************************************************************************
 *ANALOG_STATUS_0 - Analog Status Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_reserved0_MASK           0xc0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_reserved0_SHIFT          30

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: AEQCK_DONE [29:29] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_AEQCK_DONE_MASK          0x20000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_AEQCK_DONE_SHIFT         29

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: AEQ0_DONE [28:28] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_AEQ0_DONE_MASK           0x10000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_AEQ0_DONE_SHIFT          28

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: AEQ1_DONE [27:27] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_AEQ1_DONE_MASK           0x08000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_AEQ1_DONE_SHIFT          27

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: AEQ2_DONE [26:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_AEQ2_DONE_MASK           0x04000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_AEQ2_DONE_SHIFT          26

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: FREQSEL [25:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_FREQSEL_MASK             0x03f00000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_FREQSEL_SHIFT            20

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: PLL_LOCK [19:19] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_PLL_LOCK_MASK            0x00080000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_PLL_LOCK_SHIFT           19

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: PLL_STAT [18:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_PLL_STAT_MASK            0x0007ff80
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_PLL_STAT_SHIFT           7

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: ANALOG_SPARE_17 [06:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_ANALOG_SPARE_17_MASK     0x00000040
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_ANALOG_SPARE_17_SHIFT    6

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: RCAL_CODE [05:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_RCAL_CODE_MASK           0x0000003e
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_RCAL_CODE_SHIFT          1

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: RCAL_DONE [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_RCAL_DONE_MASK           0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_RCAL_DONE_SHIFT          0

/***************************************************************************
 *ANALOG_STATUS_1 - Analog Status Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: reserved0 [31:27] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_reserved0_MASK           0xf8000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_reserved0_SHIFT          27

/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: VOFS2 [26:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_VOFS2_MASK               0x07f00000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_VOFS2_SHIFT              20

/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: EQCK [19:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_EQCK_MASK                0x000f0000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_EQCK_SHIFT               16

/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: EQ0 [15:12] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_EQ0_MASK                 0x0000f000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_EQ0_SHIFT                12

/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: EQ1 [11:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_EQ1_MASK                 0x00000f00
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_EQ1_SHIFT                8

/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: EQ2 [07:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_EQ2_MASK                 0x000000f0
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_EQ2_SHIFT                4

/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: HG_ACQCK [03:03] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_HG_ACQCK_MASK            0x00000008
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_HG_ACQCK_SHIFT           3

/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: HG_ACQ0 [02:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_HG_ACQ0_MASK             0x00000004
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_HG_ACQ0_SHIFT            2

/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: HG_ACQ1 [01:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_HG_ACQ1_MASK             0x00000002
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_HG_ACQ1_SHIFT            1

/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: HG_ACQ2 [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_HG_ACQ2_MASK             0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_HG_ACQ2_SHIFT            0

/***************************************************************************
 *ANALOG_STATUS_2 - Analog Status Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PHY_RXRESET_N [31:29] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_RXRESET_N_MASK       0xe0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_RXRESET_N_SHIFT      29

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PHY_RX_PWRDN [28:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_RX_PWRDN_MASK        0x1c000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_RX_PWRDN_SHIFT       26

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PHY_CAL_RESET_N [25:25] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_CAL_RESET_N_MASK     0x02000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_CAL_RESET_N_SHIFT    25

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PHY_PLLRESET_N [24:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_PLLRESET_N_MASK      0x01000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_PLLRESET_N_SHIFT     24

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PHY_PLLPWRDN [23:23] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_PLLPWRDN_MASK        0x00800000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_PLLPWRDN_SHIFT       23

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: reserved0 [22:19] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_reserved0_MASK           0x00780000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_reserved0_SHIFT          19

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: RANGE_SETTING_UPDATED [18:18] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_RANGE_SETTING_UPDATED_MASK 0x00040000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_RANGE_SETTING_UPDATED_SHIFT 18

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PLL_LOCK [17:17] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PLL_LOCK_MASK            0x00020000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PLL_LOCK_SHIFT           17

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: RANGE_SETTING [16:12] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_RANGE_SETTING_MASK       0x0001f000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_RANGE_SETTING_SHIFT      12

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: ILO_3_LOCK [11:11] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_3_LOCK_MASK          0x00000800
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_3_LOCK_SHIFT         11

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: ILO_2_LOCK [10:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_2_LOCK_MASK          0x00000400
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_2_LOCK_SHIFT         10

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: ILO_1_LOCK [09:09] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_1_LOCK_MASK          0x00000200
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_1_LOCK_SHIFT         9

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: ILO_0_LOCK [08:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_0_LOCK_MASK          0x00000100
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_0_LOCK_SHIFT         8

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: ILO_3_CAL_READY [07:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_3_CAL_READY_MASK     0x00000080
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_3_CAL_READY_SHIFT    7

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: ILO_2_CAL_READY [06:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_2_CAL_READY_MASK     0x00000040
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_2_CAL_READY_SHIFT    6

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: ILO_1_CAL_READY [05:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_1_CAL_READY_MASK     0x00000020
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_1_CAL_READY_SHIFT    5

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: ILO_0_CAL_READY [04:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_0_CAL_READY_MASK     0x00000010
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_ILO_0_CAL_READY_SHIFT    4

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: reserved1 [03:03] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_reserved1_MASK           0x00000008
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_reserved1_SHIFT          3

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: CDR_2_LOCK [02:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_2_LOCK_MASK          0x00000004
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_2_LOCK_SHIFT         2

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: CDR_1_LOCK [01:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_1_LOCK_MASK          0x00000002
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_1_LOCK_SHIFT         1

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: CDR_0_LOCK [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_0_LOCK_MASK          0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_0_LOCK_SHIFT         0

/***************************************************************************
 *ANALOG_STATUS_3 - Analog Status Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_reserved0_MASK           0xe0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_reserved0_SHIFT          29

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: ILO_CAL_READYCK [28:28] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_CAL_READYCK_MASK     0x10000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_CAL_READYCK_SHIFT    28

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: ILO_CAL_READY0 [27:27] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_CAL_READY0_MASK      0x08000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_CAL_READY0_SHIFT     27

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: ILO_CAL_READY1 [26:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_CAL_READY1_MASK      0x04000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_CAL_READY1_SHIFT     26

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: ILO_CAL_READY2 [25:25] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_CAL_READY2_MASK      0x02000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_CAL_READY2_SHIFT     25

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: ILO_LOCKCK [24:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_LOCKCK_MASK          0x01000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_LOCKCK_SHIFT         24

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: ILO_LOCK0 [23:23] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_LOCK0_MASK           0x00800000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_LOCK0_SHIFT          23

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: ILO_LOCK1 [22:22] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_LOCK1_MASK           0x00400000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_LOCK1_SHIFT          22

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: ILO_LOCK2 [21:21] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_LOCK2_MASK           0x00200000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_ILO_LOCK2_SHIFT          21

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: VOFSCK [20:14] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_VOFSCK_MASK              0x001fc000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_VOFSCK_SHIFT             14

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: VOFS0 [13:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_VOFS0_MASK               0x00003f80
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_VOFS0_SHIFT              7

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: VOFS1 [06:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_VOFS1_MASK               0x0000007f
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_VOFS1_SHIFT              0

/***************************************************************************
 *ANALOG_STATUS_4 - Analog Status Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_STATUS_4 :: reserved0 [31:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_4_reserved0_MASK           0xfffffc00
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_4_reserved0_SHIFT          10

/* HDMI_RX_FE_0 :: ANALOG_STATUS_4 :: ILO_CTRL0 [09:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_4_ILO_CTRL0_MASK           0x000003e0
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_4_ILO_CTRL0_SHIFT          5

/* HDMI_RX_FE_0 :: ANALOG_STATUS_4 :: ILO_CTRL2 [04:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_4_ILO_CTRL2_MASK           0x0000001f
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_4_ILO_CTRL2_SHIFT          0

/***************************************************************************
 *EQ_CTRL_0 - Peak Filter level setting
 ***************************************************************************/
/* HDMI_RX_FE_0 :: EQ_CTRL_0 :: EXT_EN3 [31:30] */
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN3_MASK                   0xc0000000
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN3_SHIFT                  30
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN3_DEFAULT                0x00000000

/* HDMI_RX_FE_0 :: EQ_CTRL_0 :: EXT_EN2 [29:28] */
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN2_MASK                   0x30000000
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN2_SHIFT                  28
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN2_DEFAULT                0x00000000

/* HDMI_RX_FE_0 :: EQ_CTRL_0 :: EXT_EN1 [27:26] */
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN1_MASK                   0x0c000000
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN1_SHIFT                  26
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN1_DEFAULT                0x00000000

/* HDMI_RX_FE_0 :: EQ_CTRL_0 :: EXT_EN0 [25:24] */
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN0_MASK                   0x03000000
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN0_SHIFT                  24
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EXT_EN0_DEFAULT                0x00000000

/* HDMI_RX_FE_0 :: EQ_CTRL_0 :: reserved0 [23:16] */
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_reserved0_MASK                 0x00ff0000
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_reserved0_SHIFT                16

/* HDMI_RX_FE_0 :: EQ_CTRL_0 :: EQ_CH3 [15:12] */
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH3_MASK                    0x0000f000
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH3_SHIFT                   12
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH3_DEFAULT                 0x00000000

/* HDMI_RX_FE_0 :: EQ_CTRL_0 :: EQ_CH2 [11:08] */
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH2_MASK                    0x00000f00
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH2_SHIFT                   8
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH2_DEFAULT                 0x00000000

/* HDMI_RX_FE_0 :: EQ_CTRL_0 :: EQ_CH1 [07:04] */
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH1_MASK                    0x000000f0
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH1_SHIFT                   4
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH1_DEFAULT                 0x00000000

/* HDMI_RX_FE_0 :: EQ_CTRL_0 :: EQ_CH0 [03:00] */
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH0_MASK                    0x0000000f
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH0_SHIFT                   0
#define BCHP_HDMI_RX_FE_0_EQ_CTRL_0_EQ_CH0_DEFAULT                 0x00000000

/***************************************************************************
 *OC_CTRL_0 - Offset Cancellation setting
 ***************************************************************************/
/* HDMI_RX_FE_0 :: OC_CTRL_0 :: reserved0 [31:31] */
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_reserved0_MASK                 0x80000000
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_reserved0_SHIFT                31

/* HDMI_RX_FE_0 :: OC_CTRL_0 :: OC_CH3 [30:24] */
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH3_MASK                    0x7f000000
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH3_SHIFT                   24
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH3_DEFAULT                 0x00000000

/* HDMI_RX_FE_0 :: OC_CTRL_0 :: reserved1 [23:23] */
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_reserved1_MASK                 0x00800000
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_reserved1_SHIFT                23

/* HDMI_RX_FE_0 :: OC_CTRL_0 :: OC_CH2 [22:16] */
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH2_MASK                    0x007f0000
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH2_SHIFT                   16
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH2_DEFAULT                 0x00000000

/* HDMI_RX_FE_0 :: OC_CTRL_0 :: reserved2 [15:15] */
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_reserved2_MASK                 0x00008000
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_reserved2_SHIFT                15

/* HDMI_RX_FE_0 :: OC_CTRL_0 :: OC_CH1 [14:08] */
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH1_MASK                    0x00007f00
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH1_SHIFT                   8
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH1_DEFAULT                 0x00000000

/* HDMI_RX_FE_0 :: OC_CTRL_0 :: reserved3 [07:07] */
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_reserved3_MASK                 0x00000080
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_reserved3_SHIFT                7

/* HDMI_RX_FE_0 :: OC_CTRL_0 :: OC_CH0 [06:00] */
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH0_MASK                    0x0000007f
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH0_SHIFT                   0
#define BCHP_HDMI_RX_FE_0_OC_CTRL_0_OC_CH0_DEFAULT                 0x00000000

/***************************************************************************
 *ANALOG_CTL - AnalogControl
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CTL :: reserved0 [31:17] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved0_MASK                0xfffe0000
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved0_SHIFT               17

/* HDMI_RX_FE_0 :: ANALOG_CTL :: CH_RESET_SELECT [16:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CH_RESET_SELECT_MASK          0x00010000
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CH_RESET_SELECT_SHIFT         16
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CH_RESET_SELECT_DEFAULT       0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CTL :: reserved1 [15:13] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved1_MASK                0x0000e000
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved1_SHIFT               13

/* HDMI_RX_FE_0 :: ANALOG_CTL :: CLEAR_RANGE_SETTING_UPDATED [12:12] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CLEAR_RANGE_SETTING_UPDATED_MASK 0x00001000
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CLEAR_RANGE_SETTING_UPDATED_SHIFT 12
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CLEAR_RANGE_SETTING_UPDATED_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CTL :: reserved2 [11:11] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved2_MASK                0x00000800
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved2_SHIFT               11

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_DFE_ON_HOTPLUG_IN [10:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_HOTPLUG_IN_MASK   0x00000400
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_HOTPLUG_IN_SHIFT  10
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_HOTPLUG_IN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_HDCP_ON_HOTPLUG_IN [09:09] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_HOTPLUG_IN_MASK  0x00000200
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_HOTPLUG_IN_SHIFT 9
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_HOTPLUG_IN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_PKT_RCV_ON_HOTPLUG_IN [08:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_HOTPLUG_IN_MASK 0x00000100
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_HOTPLUG_IN_SHIFT 8
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_HOTPLUG_IN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CTL :: reserved3 [07:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved3_MASK                0x00000080
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved3_SHIFT               7

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_DFE_ON_FREQ_CHANGE [06:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_FREQ_CHANGE_MASK  0x00000040
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_FREQ_CHANGE_SHIFT 6
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_FREQ_CHANGE_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_HDCP_ON_FREQ_CHANGE [05:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_FREQ_CHANGE_MASK 0x00000020
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_FREQ_CHANGE_SHIFT 5
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_FREQ_CHANGE_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_PKT_RCV_ON_FREQ_CHANGE [04:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_FREQ_CHANGE_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_FREQ_CHANGE_SHIFT 4
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_FREQ_CHANGE_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CTL :: reserved4 [03:03] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved4_MASK                0x00000008
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved4_SHIFT               3

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_DFE_ON_CH_RESET [02:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_CH_RESET_MASK     0x00000004
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_CH_RESET_SHIFT    2
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_CH_RESET_DEFAULT  0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_HDCP_ON_CH_RESET [01:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_CH_RESET_MASK    0x00000002
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_CH_RESET_SHIFT   1
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_CH_RESET_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_PKT_RCV_ON_CH_RESET [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_CH_RESET_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_CH_RESET_SHIFT 0
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_CH_RESET_DEFAULT 0x00000000

/***************************************************************************
 *INPUT_FIFO_STATUS - Monitor current address in the input FIFO
 ***************************************************************************/
/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: reserved0 [31:21] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_reserved0_MASK         0xffe00000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_reserved0_SHIFT        21

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: SYMBOL_UPDATING_CH0 [20:20] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH0_MASK 0x00100000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH0_SHIFT 20

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: SYMBOL_UPDATING_CH1 [19:19] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH1_MASK 0x00080000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH1_SHIFT 19

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: SYMBOL_UPDATING_CH2 [18:18] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH2_MASK 0x00040000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH2_SHIFT 18

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: WRITE_ADDR_CH0 [17:15] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH0_MASK    0x00038000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH0_SHIFT   15

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: WRITE_ADDR_CH1 [14:12] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH1_MASK    0x00007000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH1_SHIFT   12

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: WRITE_ADDR_CH2 [11:09] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH2_MASK    0x00000e00
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH2_SHIFT   9

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: READ_ADDR_CH0 [08:06] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH0_MASK     0x000001c0
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH0_SHIFT    6

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: READ_ADDR_CH1 [05:03] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH1_MASK     0x00000038
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH1_SHIFT    3

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: READ_ADDR_CH2 [02:00] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH2_MASK     0x00000007
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH2_SHIFT    0

/***************************************************************************
 *HDMI_RX_PHY_RESET_AND_POWER_CFG_1 - Config registers for reset controller circuit
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_1 :: reserved0 [31:01] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_reserved0_MASK 0xfffffffe
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_reserved0_SHIFT 1

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_1 :: ALLOW_HOTPLUG_TO_POWER_DOWN_PHY [00:00] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_ALLOW_HOTPLUG_TO_POWER_DOWN_PHY_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_ALLOW_HOTPLUG_TO_POWER_DOWN_PHY_SHIFT 0
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_ALLOW_HOTPLUG_TO_POWER_DOWN_PHY_DEFAULT 0x00000000

/***************************************************************************
 *HDMI_CHANNEL_MAPPING_CONTROL - Mapping controls for HDMI channels
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: INPUT_FIFO_SKIP_ENABLE [31:31] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INPUT_FIFO_SKIP_ENABLE_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INPUT_FIFO_SKIP_ENABLE_SHIFT 31
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INPUT_FIFO_SKIP_ENABLE_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: INIT_FIFO_WHEN_NOT_STABLE [30:30] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INIT_FIFO_WHEN_NOT_STABLE_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INIT_FIFO_WHEN_NOT_STABLE_SHIFT 30
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INIT_FIFO_WHEN_NOT_STABLE_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: INIT_FIFO_WHEN_NOT_RELEASED [29:29] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INIT_FIFO_WHEN_NOT_RELEASED_MASK 0x20000000
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INIT_FIFO_WHEN_NOT_RELEASED_SHIFT 29
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INIT_FIFO_WHEN_NOT_RELEASED_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: reserved0 [28:09] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_reserved0_MASK 0x1ffffe00
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_reserved0_SHIFT 9

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: INVERT_HDMI_CH2 [08:08] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH2_MASK 0x00000100
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH2_SHIFT 8
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH2_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: INVERT_HDMI_CH1 [07:07] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH1_MASK 0x00000080
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH1_SHIFT 7
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH1_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: INVERT_HDMI_CH0 [06:06] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH0_MASK 0x00000040
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH0_SHIFT 6
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH0_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: MAP_HDMI_CH2 [05:04] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH2_MASK 0x00000030
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH2_SHIFT 4
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH2_DEFAULT 0x00000002

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: MAP_HDMI_CH1 [03:02] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH1_MASK 0x0000000c
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH1_SHIFT 2
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH1_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: MAP_HDMI_CH0 [01:00] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH0_MASK 0x00000003
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH0_SHIFT 0
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PIX_CLK_EST_CTL - Pixel Clock Frequency Estimation Control Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PIX_CLK_EST_CTL :: CLEAR_COUNT_EXCEEDS_THRESHOLD_CH2 [31:31] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH2_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH2_SHIFT 31
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH2_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: PIX_CLK_EST_CTL :: CLEAR_COUNT_EXCEEDS_THRESHOLD_CH1 [30:30] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH1_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH1_SHIFT 30
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH1_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: PIX_CLK_EST_CTL :: CLEAR_COUNT_EXCEEDS_THRESHOLD_CH0 [29:29] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH0_MASK 0x20000000
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH0_SHIFT 29
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH0_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: PIX_CLK_EST_CTL :: CLEAR_COUNT_EXCEEDS_THRESHOLD_REF [28:28] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_REF_MASK 0x10000000
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_REF_SHIFT 28
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_REF_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: PIX_CLK_EST_CTL :: COUNT_THRESHOLD [27:00] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_COUNT_THRESHOLD_MASK     0x0fffffff
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_COUNT_THRESHOLD_SHIFT    0
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_COUNT_THRESHOLD_DEFAULT  0x0000000a

/***************************************************************************
 *CLOCK_STOPPED_CTL - Pixel Clock Stopped Threshold
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CLOCK_STOPPED_CTL :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL_reserved0_MASK         0xf0000000
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL_reserved0_SHIFT        28

/* HDMI_RX_FE_0 :: CLOCK_STOPPED_CTL :: CLOCK_STOPPED_THRESHOLD [27:00] */
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL_CLOCK_STOPPED_THRESHOLD_MASK 0x0fffffff
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL_CLOCK_STOPPED_THRESHOLD_SHIFT 0
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL_CLOCK_STOPPED_THRESHOLD_DEFAULT 0x0003ffff

/***************************************************************************
 *PIX_CLK_CNT - Pixel Clock Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PIX_CLK_CNT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT_reserved0_SHIFT              28

/* HDMI_RX_FE_0 :: PIX_CLK_CNT :: PIX_CLK_CNT [27:00] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT_PIX_CLK_CNT_MASK             0x0fffffff
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT_PIX_CLK_CNT_SHIFT            0
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT_PIX_CLK_CNT_DEFAULT          0x00000000

/***************************************************************************
 *CHANNEL_0_CLK_CNT - Channel 0 Clock Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CHANNEL_0_CLK_CNT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT_reserved0_MASK         0xf0000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT_reserved0_SHIFT        28

/* HDMI_RX_FE_0 :: CHANNEL_0_CLK_CNT :: PIX_CLK_CNT [27:00] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT_PIX_CLK_CNT_MASK       0x0fffffff
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT_PIX_CLK_CNT_SHIFT      0
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT_PIX_CLK_CNT_DEFAULT    0x00000000

/***************************************************************************
 *CHANNEL_1_CLK_CNT - Channel 1 Clock Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CHANNEL_1_CLK_CNT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT_reserved0_MASK         0xf0000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT_reserved0_SHIFT        28

/* HDMI_RX_FE_0 :: CHANNEL_1_CLK_CNT :: PIX_CLK_CNT [27:00] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT_PIX_CLK_CNT_MASK       0x0fffffff
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT_PIX_CLK_CNT_SHIFT      0
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT_PIX_CLK_CNT_DEFAULT    0x00000000

/***************************************************************************
 *CHANNEL_2_CLK_CNT - Channel 2 Clock Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CHANNEL_2_CLK_CNT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT_reserved0_MASK         0xf0000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT_reserved0_SHIFT        28

/* HDMI_RX_FE_0 :: CHANNEL_2_CLK_CNT :: PIX_CLK_CNT [27:00] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT_PIX_CLK_CNT_MASK       0x0fffffff
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT_PIX_CLK_CNT_SHIFT      0
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT_PIX_CLK_CNT_DEFAULT    0x00000000

/***************************************************************************
 *CLK_CNT_STATUS - Clock Count Status
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: reserved0 [31:14] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved0_MASK            0xffffc000
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved0_SHIFT           14

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: CLOCK_STOPPED_CH2 [13:13] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH2_MASK    0x00002000
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH2_SHIFT   13

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: COUNT_EXCEEDS_THRESHOLD_CH2 [12:12] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH2_MASK 0x00001000
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH2_SHIFT 12

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: reserved1 [11:10] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved1_MASK            0x00000c00
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved1_SHIFT           10

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: CLOCK_STOPPED_CH1 [09:09] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH1_MASK    0x00000200
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH1_SHIFT   9

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: COUNT_EXCEEDS_THRESHOLD_CH1 [08:08] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH1_MASK 0x00000100
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH1_SHIFT 8

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: reserved2 [07:06] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved2_MASK            0x000000c0
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved2_SHIFT           6

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: CLOCK_STOPPED_CH0 [05:05] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH0_MASK    0x00000020
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH0_SHIFT   5

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: COUNT_EXCEEDS_THRESHOLD_CH0 [04:04] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH0_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH0_SHIFT 4

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: reserved3 [03:02] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved3_MASK            0x0000000c
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved3_SHIFT           2

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: CLOCK_STOPPED_REF [01:01] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_REF_MASK    0x00000002
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_REF_SHIFT   1

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: COUNT_EXCEEDS_THRESHOLD_REF [00:00] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_REF_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_REF_SHIFT 0

/***************************************************************************
 *HOTPLUG_STATUS - Hotplug Status
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HOTPLUG_STATUS :: reserved0 [31:03] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_reserved0_MASK            0xfffffff8
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_reserved0_SHIFT           3

/* HDMI_RX_FE_0 :: HOTPLUG_STATUS :: RX_FILTER_HOTPLUG_IN [02:02] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_FILTER_HOTPLUG_IN_MASK 0x00000004
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_FILTER_HOTPLUG_IN_SHIFT 2

/* HDMI_RX_FE_0 :: HOTPLUG_STATUS :: RX_HOTPLUG_IN [01:01] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_HOTPLUG_IN_MASK        0x00000002
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_HOTPLUG_IN_SHIFT       1

/* HDMI_RX_FE_0 :: HOTPLUG_STATUS :: RX_HOTPLUG_OUT [00:00] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_HOTPLUG_OUT_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_HOTPLUG_OUT_SHIFT      0
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_HOTPLUG_OUT_DEFAULT    0x00000000

/***************************************************************************
 *HOTPLUG_CONTROL - Hotplug Control
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: HOTPLUG_BYPASS [31:31] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_HOTPLUG_BYPASS_MASK      0x80000000
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_HOTPLUG_BYPASS_SHIFT     31
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_HOTPLUG_BYPASS_DEFAULT   0x00000001

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: reserved0 [30:05] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_reserved0_MASK           0x7fffffe0
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_reserved0_SHIFT          5

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: ENABLE_CLOCK_STOPPED_AS_HOTPLUG [04:04] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_ENABLE_CLOCK_STOPPED_AS_HOTPLUG_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_ENABLE_CLOCK_STOPPED_AS_HOTPLUG_SHIFT 4
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_ENABLE_CLOCK_STOPPED_AS_HOTPLUG_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: OVERRIDE_HOTPLUG_IN [03:03] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_MASK 0x00000008
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_SHIFT 3
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: OVERRIDE_HOTPLUG_IN_VALUE [02:02] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_VALUE_MASK 0x00000004
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_VALUE_SHIFT 2
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_VALUE_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: OVERRIDE_HOTPLUG_OUT [01:01] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_MASK 0x00000002
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_SHIFT 1
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: OVERRIDE_HOTPLUG_OUT_VALUE [00:00] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_VALUE_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_VALUE_SHIFT 0
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *COMPARE_COUNT_CONTROL - Compare Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: reserved0 [31:26] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_reserved0_MASK     0xfc000000
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_reserved0_SHIFT    26

/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: CLEAR_SYMBOL_LOSS [25:25] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_SYMBOL_LOSS_MASK 0x02000000
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_SYMBOL_LOSS_SHIFT 25
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_SYMBOL_LOSS_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: CLEAR_MISMATCH [24:24] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_MISMATCH_MASK 0x01000000
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_MISMATCH_SHIFT 24
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_MISMATCH_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: PIXEL_COUNT_DELTA [23:16] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_PIXEL_COUNT_DELTA_MASK 0x00ff0000
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_PIXEL_COUNT_DELTA_SHIFT 16
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_PIXEL_COUNT_DELTA_DEFAULT 0x00000005

/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: START_UP_MASK [15:08] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_START_UP_MASK_MASK 0x0000ff00
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_START_UP_MASK_SHIFT 8
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_START_UP_MASK_DEFAULT 0x00000005

/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: COMPARE_INTERVAL [07:00] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_COMPARE_INTERVAL_MASK 0x000000ff
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_COMPARE_INTERVAL_SHIFT 0
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_COMPARE_INTERVAL_DEFAULT 0x00000064

/***************************************************************************
 *COMPARE_COUNT_STATUS - Compare Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: reserved0 [31:10] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved0_MASK      0xfffffc00
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved0_SHIFT     10

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_2_MISMATCH [09:09] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_2_MISMATCH_MASK  0x00000200
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_2_MISMATCH_SHIFT 9

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_2_SYMBOL_LOSS [08:08] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_2_SYMBOL_LOSS_MASK 0x00000100
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_2_SYMBOL_LOSS_SHIFT 8

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: reserved1 [07:06] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved1_MASK      0x000000c0
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved1_SHIFT     6

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_1_MISMATCH [05:05] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_1_MISMATCH_MASK  0x00000020
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_1_MISMATCH_SHIFT 5

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_1_SYMBOL_LOSS [04:04] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_1_SYMBOL_LOSS_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_1_SYMBOL_LOSS_SHIFT 4

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: reserved2 [03:02] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved2_MASK      0x0000000c
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved2_SHIFT     2

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_0_MISMATCH [01:01] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_0_MISMATCH_MASK  0x00000002
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_0_MISMATCH_SHIFT 1

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_0_SYMBOL_LOSS [00:00] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_0_SYMBOL_LOSS_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_0_SYMBOL_LOSS_SHIFT 0

/***************************************************************************
 *FREQ_CHANGE_CONFIG - Frequency change configuration
 ***************************************************************************/
/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: reserved0 [31:08] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_reserved0_MASK        0xffffff00
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_reserved0_SHIFT       8

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: WAIT_UNTIL_PLL_LOCK_CH2 [07:07] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH2_MASK 0x00000080
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH2_SHIFT 7
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH2_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: WAIT_UNTIL_PLL_LOCK_CH1 [06:06] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH1_MASK 0x00000040
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH1_SHIFT 6
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH1_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: WAIT_UNTIL_PLL_LOCK_CH0 [05:05] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH0_MASK 0x00000020
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH0_SHIFT 5
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH0_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: WAIT_UNTIL_PLL_LOCK_REF [04:04] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_REF_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_REF_SHIFT 4
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_REF_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: ON_CLOCK_CH2 [03:03] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH2_MASK     0x00000008
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH2_SHIFT    3
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH2_DEFAULT  0x00000000

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: ON_CLOCK_CH1 [02:02] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH1_MASK     0x00000004
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH1_SHIFT    2
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH1_DEFAULT  0x00000000

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: ON_CLOCK_CH0 [01:01] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH0_MASK     0x00000002
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH0_SHIFT    1
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH0_DEFAULT  0x00000000

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: ON_CLOCK_REF [00:00] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_REF_MASK     0x00000001
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_REF_SHIFT    0
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_REF_DEFAULT  0x00000001

/***************************************************************************
 *PLL_CALIBRATION_CONFIG_1 - PLL Calibration configuration 1
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CALIBRATION_CONFIG_1 :: AUTO_LIMIT [31:31] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_AUTO_LIMIT_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_AUTO_LIMIT_SHIFT 31
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_AUTO_LIMIT_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: PLL_CALIBRATION_CONFIG_1 :: ALWAYS_RESET_PLL_ON_FREQ_CHANGE [30:30] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_ALWAYS_RESET_PLL_ON_FREQ_CHANGE_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_ALWAYS_RESET_PLL_ON_FREQ_CHANGE_SHIFT 30
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_ALWAYS_RESET_PLL_ON_FREQ_CHANGE_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: PLL_CALIBRATION_CONFIG_1 :: IGNORE_PLL_LOCK_IN_WAIT [29:29] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_IGNORE_PLL_LOCK_IN_WAIT_MASK 0x20000000
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_IGNORE_PLL_LOCK_IN_WAIT_SHIFT 29
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_IGNORE_PLL_LOCK_IN_WAIT_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: PLL_CALIBRATION_CONFIG_1 :: IGNORE_PLL_LOCK_IN_VERIFY [28:28] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_IGNORE_PLL_LOCK_IN_VERIFY_MASK 0x10000000
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_IGNORE_PLL_LOCK_IN_VERIFY_SHIFT 28
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_IGNORE_PLL_LOCK_IN_VERIFY_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: PLL_CALIBRATION_CONFIG_1 :: MIN_LIMIT [27:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_MIN_LIMIT_MASK  0x0fffffff
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_MIN_LIMIT_SHIFT 0
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_1_MIN_LIMIT_DEFAULT 0x00000001

/***************************************************************************
 *PLL_CALIBRATION_CONFIG_2 - PLL Calibration configuration 1
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CALIBRATION_CONFIG_2 :: MODE [31:28] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_2_MODE_MASK       0xf0000000
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_2_MODE_SHIFT      28
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_2_MODE_DEFAULT    0x00000000

/* HDMI_RX_FE_0 :: PLL_CALIBRATION_CONFIG_2 :: MAX_LIMIT [27:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_2_MAX_LIMIT_MASK  0x0fffffff
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_2_MAX_LIMIT_SHIFT 0
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_CONFIG_2_MAX_LIMIT_DEFAULT 0x0003ffff

/***************************************************************************
 *PLL_CALIBRATION_STATUS_1 - PLL Calibration status 1
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CALIBRATION_STATUS_1 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_1_reserved0_MASK  0xf0000000
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_1_reserved0_SHIFT 28

/* HDMI_RX_FE_0 :: PLL_CALIBRATION_STATUS_1 :: CAPTURE_MEAS [27:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_1_CAPTURE_MEAS_MASK 0x0fffffff
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_1_CAPTURE_MEAS_SHIFT 0

/***************************************************************************
 *PLL_CALIBRATION_STATUS_2 - PLL Calibration status 2
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CALIBRATION_STATUS_2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2_reserved0_MASK  0xffff0000
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2_reserved0_SHIFT 16

/* HDMI_RX_FE_0 :: PLL_CALIBRATION_STATUS_2 :: INSIDE_STABLE [15:15] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2_INSIDE_STABLE_MASK 0x00008000
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2_INSIDE_STABLE_SHIFT 15

/* HDMI_RX_FE_0 :: PLL_CALIBRATION_STATUS_2 :: INSIDE_HOLD [14:14] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2_INSIDE_HOLD_MASK 0x00004000
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2_INSIDE_HOLD_SHIFT 14

/* HDMI_RX_FE_0 :: PLL_CALIBRATION_STATUS_2 :: STATE [13:08] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2_STATE_MASK      0x00003f00
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2_STATE_SHIFT     8

/* HDMI_RX_FE_0 :: PLL_CALIBRATION_STATUS_2 :: STABLE_COUNTER [07:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2_STABLE_COUNTER_MASK 0x000000ff
#define BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2_STABLE_COUNTER_SHIFT 0

/***************************************************************************
 *SPARE_REGISTER_BITS_1 - SPARE_REG    Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_31 [31:31] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_31_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_31_SHIFT 31
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_31_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_30 [30:30] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_30_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_30_SHIFT 30
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_30_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_29 [29:29] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_29_MASK 0x20000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_29_SHIFT 29
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_29_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_28 [28:28] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_28_MASK 0x10000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_28_SHIFT 28
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_28_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_27 [27:27] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_27_MASK 0x08000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_27_SHIFT 27
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_27_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_26 [26:26] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_26_MASK 0x04000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_26_SHIFT 26
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_26_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_25 [25:25] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_25_MASK 0x02000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_25_SHIFT 25
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_25_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_24 [24:24] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_24_MASK 0x01000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_24_SHIFT 24
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_24_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_23 [23:23] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_23_MASK 0x00800000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_23_SHIFT 23
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_23_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_22 [22:22] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_22_MASK 0x00400000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_22_SHIFT 22
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_22_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_21 [21:21] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_21_MASK 0x00200000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_21_SHIFT 21
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_21_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_20 [20:20] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_20_MASK 0x00100000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_20_SHIFT 20
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_20_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_19 [19:19] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_19_MASK 0x00080000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_19_SHIFT 19
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_19_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_18 [18:18] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_18_MASK 0x00040000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_18_SHIFT 18
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_18_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_17 [17:17] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_17_MASK 0x00020000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_17_SHIFT 17
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_17_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_16 [16:16] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_16_MASK 0x00010000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_16_SHIFT 16
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_16_DEFAULT 0x00000001

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_15 [15:15] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_15_MASK 0x00008000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_15_SHIFT 15
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_15_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_14 [14:14] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_14_MASK 0x00004000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_14_SHIFT 14
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_14_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_13 [13:13] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_13_MASK 0x00002000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_13_SHIFT 13
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_13_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_12 [12:12] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_12_MASK 0x00001000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_12_SHIFT 12
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_12_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_11 [11:11] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_11_MASK 0x00000800
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_11_SHIFT 11
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_11_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_10 [10:10] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_10_MASK 0x00000400
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_10_SHIFT 10
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_10_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_9 [09:09] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_9_MASK 0x00000200
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_9_SHIFT 9
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_9_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_8 [08:08] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_8_MASK 0x00000100
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_8_SHIFT 8
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_8_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_7 [07:07] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_7_MASK 0x00000080
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_7_SHIFT 7
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_7_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_6 [06:06] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_6_MASK 0x00000040
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_6_SHIFT 6
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_6_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_5 [05:05] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_5_MASK 0x00000020
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_5_SHIFT 5
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_5_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_4 [04:04] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_4_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_4_SHIFT 4
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_4_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_3 [03:03] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_3_MASK 0x00000008
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_3_SHIFT 3
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_3_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_2_MASK 0x00000004
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_2_SHIFT 2
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_2_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_1 [01:01] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_1_MASK 0x00000002
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_1_SHIFT 1
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_1_DEFAULT 0x00000000

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_0 [00:00] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_0_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_0_SHIFT 0
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_0_DEFAULT 0x00000000

#endif /* #ifndef BCHP_HDMI_RX_FE_0_H__ */

/* End of File */
