{
    "pips": {
        "RCLK_HPIO_R.AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B->AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B_PIN": {
            "can_invert": "0",
            "dst_wire": "AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B"
        },
        "RCLK_HPIO_R.AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B->AMS_ABUS_SWITCH_ATOM_4_TEST_ANALOGBUS_SEL_B_PIN": {
            "can_invert": "0",
            "dst_wire": "AMS_ABUS_SWITCH_ATOM_4_TEST_ANALOGBUS_SEL_B_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B"
        },
        "RCLK_HPIO_R.AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B->AMS_ABUS_SWITCH_ATOM_6_TEST_ANALOGBUS_SEL_B_PIN": {
            "can_invert": "0",
            "dst_wire": "AMS_ABUS_SWITCH_ATOM_6_TEST_ANALOGBUS_SEL_B_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B"
        },
        "RCLK_HPIO_R.AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B->AMS_ABUS_SWITCH_ATOM_7_TEST_ANALOGBUS_SEL_B_PIN": {
            "can_invert": "0",
            "dst_wire": "AMS_ABUS_SWITCH_ATOM_7_TEST_ANALOGBUS_SEL_B_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B"
        },
        "RCLK_HPIO_R.AMS_ABUS_SWITCH_ATOM_3_TEST_ANALOGBUS_SEL_B->AMS_ABUS_SWITCH_ATOM_3_TEST_ANALOGBUS_SEL_B_PIN": {
            "can_invert": "0",
            "dst_wire": "AMS_ABUS_SWITCH_ATOM_3_TEST_ANALOGBUS_SEL_B_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "AMS_ABUS_SWITCH_ATOM_3_TEST_ANALOGBUS_SEL_B"
        },
        "RCLK_HPIO_R.AMS_ABUS_SWITCH_ATOM_3_TEST_ANALOGBUS_SEL_B->AMS_ABUS_SWITCH_ATOM_5_TEST_ANALOGBUS_SEL_B_PIN": {
            "can_invert": "0",
            "dst_wire": "AMS_ABUS_SWITCH_ATOM_5_TEST_ANALOGBUS_SEL_B_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "AMS_ABUS_SWITCH_ATOM_3_TEST_ANALOGBUS_SEL_B"
        },
        "RCLK_HPIO_R.AMS_ABUS_SWITCH_ATOM_3_TEST_ANALOGBUS_SEL_B->AMS_ABUS_SWITCH_ATOM_8_TEST_ANALOGBUS_SEL_B_PIN": {
            "can_invert": "0",
            "dst_wire": "AMS_ABUS_SWITCH_ATOM_8_TEST_ANALOGBUS_SEL_B_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "AMS_ABUS_SWITCH_ATOM_3_TEST_ANALOGBUS_SEL_B"
        }
    },
    "sites": [],
    "tile_type": "RCLK_HPIO_R",
    "wires": {
        "AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B": null,
        "AMS_ABUS_SWITCH_ATOM_2_TEST_ANALOGBUS_SEL_B_PIN": null,
        "AMS_ABUS_SWITCH_ATOM_3_TEST_ANALOGBUS_SEL_B": null,
        "AMS_ABUS_SWITCH_ATOM_3_TEST_ANALOGBUS_SEL_B_PIN": null,
        "AMS_ABUS_SWITCH_ATOM_4_TEST_ANALOGBUS_SEL_B_PIN": null,
        "AMS_ABUS_SWITCH_ATOM_5_TEST_ANALOGBUS_SEL_B_PIN": null,
        "AMS_ABUS_SWITCH_ATOM_6_TEST_ANALOGBUS_SEL_B_PIN": null,
        "AMS_ABUS_SWITCH_ATOM_7_TEST_ANALOGBUS_SEL_B_PIN": null,
        "AMS_ABUS_SWITCH_ATOM_8_TEST_ANALOGBUS_SEL_B_PIN": null,
        "AMS_IO_BUS_0_FT0_0": null,
        "AMS_IO_BUS_0_FT0_1": null,
        "AMS_IO_BUS_0_FT0_2": null,
        "AMS_IO_BUS_0_FT0_3": null,
        "AMS_IO_BUS_0_FT0_4": null,
        "AMS_IO_BUS_0_FT0_5": null,
        "AMS_IO_BUS_0_FT0_6": null,
        "AMS_IO_BUS_0_FT0_7": null,
        "AMS_IO_BUS_0_FT0_8": null,
        "AMS_IO_BUS_0_FT0_9": null,
        "AMS_IO_BUS_0_FT0_10": null,
        "AMS_IO_BUS_0_FT0_11": null,
        "AMS_IO_BUS_0_FT0_12": null,
        "AMS_IO_BUS_0_FT0_13": null,
        "AMS_IO_BUS_0_FT0_14": null,
        "AMS_IO_BUS_0_FT0_15": null,
        "AMS_IO_BUS_2_FT0_0": null,
        "AMS_IO_BUS_2_FT0_1": null,
        "AMS_IO_BUS_2_FT0_2": null,
        "AMS_IO_BUS_2_FT0_3": null,
        "AMS_IO_BUS_2_FT0_4": null,
        "AMS_IO_BUS_2_FT0_5": null,
        "AMS_IO_BUS_2_FT0_6": null,
        "AMS_IO_BUS_2_FT0_7": null,
        "AMS_IO_BUS_2_FT0_8": null,
        "AMS_IO_BUS_2_FT0_9": null,
        "AMS_IO_BUS_2_FT0_10": null,
        "AMS_IO_BUS_2_FT0_11": null,
        "AMS_IO_BUS_2_FT0_12": null,
        "AMS_IO_BUS_2_FT0_13": null,
        "AMS_IO_BUS_2_FT0_14": null,
        "AMS_IO_BUS_2_FT0_15": null,
        "CCIO_IO2RCLK0": null,
        "CCIO_IO2RCLK1": null,
        "CCIO_IO2RCLK2": null,
        "CCIO_IO2RCLK3": null,
        "CLK_HDISTR_FT0_0": null,
        "CLK_HDISTR_FT0_1": null,
        "CLK_HDISTR_FT0_2": null,
        "CLK_HDISTR_FT0_3": null,
        "CLK_HDISTR_FT0_4": null,
        "CLK_HDISTR_FT0_5": null,
        "CLK_HDISTR_FT0_6": null,
        "CLK_HDISTR_FT0_7": null,
        "CLK_HDISTR_FT0_8": null,
        "CLK_HDISTR_FT0_9": null,
        "CLK_HDISTR_FT0_10": null,
        "CLK_HDISTR_FT0_11": null,
        "CLK_HDISTR_FT0_12": null,
        "CLK_HDISTR_FT0_13": null,
        "CLK_HDISTR_FT0_14": null,
        "CLK_HDISTR_FT0_15": null,
        "CLK_HDISTR_FT0_16": null,
        "CLK_HDISTR_FT0_17": null,
        "CLK_HDISTR_FT0_18": null,
        "CLK_HDISTR_FT0_19": null,
        "CLK_HDISTR_FT0_20": null,
        "CLK_HDISTR_FT0_21": null,
        "CLK_HDISTR_FT0_22": null,
        "CLK_HDISTR_FT0_23": null,
        "CLK_HROUTE_FT0_0": null,
        "CLK_HROUTE_FT0_1": null,
        "CLK_HROUTE_FT0_2": null,
        "CLK_HROUTE_FT0_3": null,
        "CLK_HROUTE_FT0_4": null,
        "CLK_HROUTE_FT0_5": null,
        "CLK_HROUTE_FT0_6": null,
        "CLK_HROUTE_FT0_7": null,
        "CLK_HROUTE_FT0_8": null,
        "CLK_HROUTE_FT0_9": null,
        "CLK_HROUTE_FT0_10": null,
        "CLK_HROUTE_FT0_11": null,
        "CLK_HROUTE_FT0_12": null,
        "CLK_HROUTE_FT0_13": null,
        "CLK_HROUTE_FT0_14": null,
        "CLK_HROUTE_FT0_15": null,
        "CLK_HROUTE_FT0_16": null,
        "CLK_HROUTE_FT0_17": null,
        "CLK_HROUTE_FT0_18": null,
        "CLK_HROUTE_FT0_19": null,
        "CLK_HROUTE_FT0_20": null,
        "CLK_HROUTE_FT0_21": null,
        "CLK_HROUTE_FT0_22": null,
        "CLK_HROUTE_FT0_23": null,
        "CLOCK_DR_IN": null,
        "GND_WIRE": null,
        "HPIO_DCI_0_DCI_TEST_I0": null,
        "HPIO_DCI_0_DCI_TEST_I1": null,
        "HPIO_DCI_0_DCI_TEST_I2": null,
        "HPIO_DCI_0_DCI_TEST_I3": null,
        "HPIO_DCI_0_DCI_TEST_I4": null,
        "HPIO_DCI_0_DCI_TEST_I5": null,
        "HPIO_DCI_0_DCI_TEST_I6": null,
        "HPIO_DCI_0_DCI_TEST_I7": null,
        "HPIO_DCI_0_DCI_TEST_I8": null,
        "HPIO_DCI_0_DCI_TEST_I9": null,
        "HPIO_DCI_0_DCI_TEST_I10": null,
        "HPIO_DCI_0_DCI_TEST_I11": null,
        "HPIO_DCI_0_DCI_TEST_I12": null,
        "HPIO_DCI_0_DCI_TEST_I13": null,
        "HPIO_DCI_0_DCI_TEST_I14": null,
        "HPIO_DCI_0_DCI_TEST_I15": null,
        "HPIO_DCI_0_DCI_TEST_I16": null,
        "HPIO_DCI_0_DCI_TEST_I17": null,
        "HPIO_DCI_0_DCI_TEST_I18": null,
        "HPIO_DCI_0_DCI_TEST_I19": null,
        "HPIO_DCI_0_DCI_TEST_I20": null,
        "HPIO_DCI_0_DCI_TEST_I21": null,
        "HPIO_DCI_0_DCI_TEST_I22": null,
        "HPIO_DCI_0_DCI_TEST_I23": null,
        "HPIO_DCI_0_DCI_TEST_O0": null,
        "HPIO_DCI_0_DCI_TEST_O1": null,
        "HPIO_DCI_0_DCI_TEST_O2": null,
        "HPIO_DCI_0_DCI_TEST_O3": null,
        "HPIO_DCI_0_DCI_TEST_O4": null,
        "HPIO_DCI_0_DCI_TEST_O5": null,
        "HPIO_DCI_0_DCI_TEST_O6": null,
        "HPIO_DCI_0_DCI_TEST_O7": null,
        "HPIO_DCI_0_DCI_TEST_O8": null,
        "HPIO_DCI_0_DCI_TEST_O9": null,
        "HPIO_DCI_0_DCI_TEST_O10": null,
        "HPIO_DCI_0_DCI_TEST_O11": null,
        "HPIO_DCI_0_DCI_TEST_O12": null,
        "HPIO_DCI_0_DCI_TEST_O13": null,
        "HPIO_DCI_0_DCI_TEST_O14": null,
        "HPIO_DCI_0_DCI_TEST_O15": null,
        "HPIO_DCI_0_DCI_TEST_O16": null,
        "HPIO_DCI_0_DCI_TEST_O17": null,
        "HPIO_DCI_0_DCI_TEST_O18": null,
        "HPIO_DCI_0_DCI_TEST_O19": null,
        "HPIO_DCI_0_DCI_TEST_O20": null,
        "HPIO_DCI_0_DCI_TEST_O21": null,
        "HPIO_DCI_0_DCI_TEST_O22": null,
        "HPIO_DCI_0_DCI_TEST_O23": null,
        "HPIO_DCI_0_OK_TO_UPDATE": null,
        "PLL_CLK_I": null,
        "RESET_TAP_B_IN": null,
        "SHIFT_DR_IN": null
    }
}
