

================================================================
== Vitis HLS Report for 'append_payload_64_s'
================================================================
* Date:           Tue Aug 15 18:30:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  3.704 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.70>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln1376 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1376]   --->   Operation 27 'specpipeline' 'specpipeline_ln1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%state_6_load = load i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1402]   --->   Operation 28 'load' 'state_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%firstPayload_load = load i1 %firstPayload" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1467]   --->   Operation 29 'load' 'firstPayload_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%info_isAETH_load = load i1 %info_isAETH" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1442]   --->   Operation 30 'load' 'info_isAETH_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%info_hasPayload_load = load i1 %info_hasPayload" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1434]   --->   Operation 31 'load' 'info_hasPayload_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%switch_ln1402 = switch i3 %state_6_load, void %sw.bb.i, i3 4, void %sw.bb51.i, i3 1, void %sw.bb3.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb32.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1402]   --->   Operation 32 'switch' 'switch_ln1402' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_267_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_rethShift2payFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1484]   --->   Operation 33 'nbreadreq' 'tmp_267_i' <Predicate = (state_6_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1484 = br i1 %tmp_267_i, void %if.end50.i, void %if.then34.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1484]   --->   Operation 34 'br' 'br_ln1484' <Predicate = (state_6_load == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.33ns)   --->   "%tx_rethShift2payFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_rethShift2payFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1486]   --->   Operation 35 'read' 'tx_rethShift2payFifo_read' <Predicate = (state_6_load == 3 & tmp_267_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%currWord_last_V_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_rethShift2payFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1486]   --->   Operation 36 'bitselect' 'currWord_last_V_26' <Predicate = (state_6_load == 3 & tmp_267_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1503 = br i1 %currWord_last_V_26, void %if.end49.i, void %if.then48.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1503]   --->   Operation 37 'br' 'br_ln1503' <Predicate = (state_6_load == 3 & tmp_267_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%store_ln1505 = store i3 0, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1505]   --->   Operation 38 'store' 'store_ln1505' <Predicate = (state_6_load == 3 & tmp_267_i & currWord_last_V_26)> <Delay = 0.85>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1506 = br void %if.end49.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1506]   --->   Operation 39 'br' 'br_ln1506' <Predicate = (state_6_load == 3 & tmp_267_i & currWord_last_V_26)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1507 = br void %if.end50.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1507]   --->   Operation 40 'br' 'br_ln1507' <Predicate = (state_6_load == 3 & tmp_267_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1508 = br void %append_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1508]   --->   Operation 41 'br' 'br_ln1508' <Predicate = (state_6_load == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_266_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_aethShift2payFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1459]   --->   Operation 42 'nbreadreq' 'tmp_266_i' <Predicate = (state_6_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1459 = br i1 %tmp_266_i, void %if.end31.i, void %if.then19.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1459]   --->   Operation 43 'br' 'br_ln1459' <Predicate = (state_6_load == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.33ns)   --->   "%tx_aethShift2payFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_aethShift2payFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1461]   --->   Operation 44 'read' 'tx_aethShift2payFifo_read' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %tx_aethShift2payFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1461]   --->   Operation 45 'trunc' 'currWord_data_V' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%currWord_last_V_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_aethShift2payFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1461]   --->   Operation 46 'bitselect' 'currWord_last_V_25' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.84ns)   --->   "%br_ln1467 = br i1 %firstPayload_load, void %if.end25.i, void %if.then22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1467]   --->   Operation 47 'br' 'br_ln1467' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.84>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_s = load i32 %prevWord_data_V_3"   --->   Operation 48 'load' 'p_Val2_s' <Predicate = (state_6_load == 2 & tmp_266_i & firstPayload_load)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %currWord_data_V, i32 %p_Val2_s, i32 0, i32 31"   --->   Operation 49 'partset' 'p_Result_s' <Predicate = (state_6_load == 2 & tmp_266_i & firstPayload_load)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.84ns)   --->   "%store_ln1470 = store i1 0, i1 %firstPayload" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1470]   --->   Operation 50 'store' 'store_ln1470' <Predicate = (state_6_load == 2 & tmp_266_i & firstPayload_load)> <Delay = 0.84>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%br_ln1471 = br void %if.end25.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1471]   --->   Operation 51 'br' 'br_ln1471' <Predicate = (state_6_load == 2 & tmp_266_i & firstPayload_load)> <Delay = 0.84>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i128.i32.i32, i128 %tx_aethShift2payFifo_read, i32 64, i32 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1476]   --->   Operation 52 'partselect' 'tmp' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1477 = br i1 %currWord_last_V_25, void %if.end30.i, void %if.then29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1477]   --->   Operation 53 'br' 'br_ln1477' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.85ns)   --->   "%store_ln1479 = store i3 0, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1479]   --->   Operation 54 'store' 'store_ln1479' <Predicate = (state_6_load == 2 & tmp_266_i & currWord_last_V_25)> <Delay = 0.85>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln1480 = br void %if.end30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1480]   --->   Operation 55 'br' 'br_ln1480' <Predicate = (state_6_load == 2 & tmp_266_i & currWord_last_V_25)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln1481 = br void %if.end31.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1481]   --->   Operation 56 'br' 'br_ln1481' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln1482 = br void %append_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1482]   --->   Operation 57 'br' 'br_ln1482' <Predicate = (state_6_load == 2)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_i_268 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_exh2payFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1421]   --->   Operation 58 'nbreadreq' 'tmp_i_268' <Predicate = (state_6_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1421 = br i1 %tmp_i_268, void %if.end16.i, void %if.then5.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1421]   --->   Operation 59 'br' 'br_ln1421' <Predicate = (state_6_load == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.33ns)   --->   "%tx_exh2payFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_exh2payFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1423]   --->   Operation 60 'read' 'tx_exh2payFifo_read' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1423 = trunc i128 %tx_exh2payFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1423]   --->   Operation 61 'trunc' 'trunc_ln1423' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln1423 = store i32 %trunc_ln1423, i32 %prevWord_data_V_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1423]   --->   Operation 62 'store' 'store_ln1423' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_exh2payFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1423]   --->   Operation 63 'bitselect' 'tmp_89' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln1428 = br i1 %tmp_89, void %if.then7.i, void %if.else8.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1428]   --->   Operation 64 'br' 'br_ln1428' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln1434 = br i1 %info_hasPayload_load, void %if.then9.i, void %if.else10.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1434]   --->   Operation 65 'br' 'br_ln1434' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.85ns)   --->   "%store_ln1436 = store i3 0, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1436]   --->   Operation 66 'store' 'store_ln1436' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & !info_hasPayload_load)> <Delay = 0.85>
ST_1 : Operation 67 [1/1] (0.84ns)   --->   "%br_ln1442 = br i1 %info_isAETH_load, void %if.else12.i, void %if.end13.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1442]   --->   Operation 67 'br' 'br_ln1442' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load)> <Delay = 0.84>
ST_1 : Operation 68 [1/1] (0.84ns)   --->   "%br_ln0 = br void %if.end13.i"   --->   Operation 68 'br' 'br_ln0' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load & !info_isAETH_load)> <Delay = 0.84>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%storemerge_i = phi i2 3, void %if.else12.i, i2 2, void %if.else10.i"   --->   Operation 69 'phi' 'storemerge_i' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1444 = zext i2 %storemerge_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1444]   --->   Operation 70 'zext' 'zext_ln1444' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.85ns)   --->   "%store_ln1444 = store i3 %zext_ln1444, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1444]   --->   Operation 71 'store' 'store_ln1444' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load)> <Delay = 0.85>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end14.i"   --->   Operation 72 'br' 'br_ln0' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end15.i"   --->   Operation 73 'br' 'br_ln0' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1456 = br void %if.end16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1456]   --->   Operation 74 'br' 'br_ln1456' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln1457 = br void %append_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1457]   --->   Operation 75 'br' 'br_ln1457' <Predicate = (state_6_load == 1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_265_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_rawPayFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1510]   --->   Operation 76 'nbreadreq' 'tmp_265_i' <Predicate = (state_6_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln1510 = br i1 %tmp_265_i, void %if.end59.i, void %if.then53.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1510]   --->   Operation 77 'br' 'br_ln1510' <Predicate = (state_6_load == 4)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.33ns)   --->   "%tx_rawPayFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_rawPayFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1512]   --->   Operation 78 'read' 'tx_rawPayFifo_read' <Predicate = (state_6_load == 4 & tmp_265_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_rawPayFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1512]   --->   Operation 79 'bitselect' 'currWord_last_V' <Predicate = (state_6_load == 4 & tmp_265_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1514 = br i1 %currWord_last_V, void %if.end58.i, void %if.then57.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1514]   --->   Operation 80 'br' 'br_ln1514' <Predicate = (state_6_load == 4 & tmp_265_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.85ns)   --->   "%store_ln1516 = store i3 0, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 81 'store' 'store_ln1516' <Predicate = (state_6_load == 4 & tmp_265_i & currWord_last_V)> <Delay = 0.85>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln1517 = br void %if.end58.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1517]   --->   Operation 82 'br' 'br_ln1517' <Predicate = (state_6_load == 4 & tmp_265_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln1518 = br void %if.end59.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1518]   --->   Operation 83 'br' 'br_ln1518' <Predicate = (state_6_load == 4 & tmp_265_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1519 = br void %append_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1519]   --->   Operation 84 'br' 'br_ln1519' <Predicate = (state_6_load == 4)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i3P0A, i3 %tx_packetInfoFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1405]   --->   Operation 85 'nbreadreq' 'tmp_i' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln1405 = br i1 %tmp_i, void %if.end2.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1405]   --->   Operation 86 'br' 'br_ln1405' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.84ns)   --->   "%store_ln1407 = store i1 1, i1 %firstPayload" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1407]   --->   Operation 87 'store' 'store_ln1407' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.84>
ST_1 : Operation 88 [1/1] (2.33ns)   --->   "%tx_packetInfoFifo_read = read i3 @_ssdm_op_Read.ap_fifo.volatile.i3P0A, i3 %tx_packetInfoFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 88 'read' 'tx_packetInfoFifo_read' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1408 = trunc i3 %tx_packetInfoFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 89 'trunc' 'trunc_ln1408' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %tx_packetInfoFifo_read, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 90 'bitselect' 'tmp_86' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %tx_packetInfoFifo_read, i32 2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 91 'bitselect' 'tmp_87' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln1408 = store i1 %trunc_ln1408, i1 %info_isAETH" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 92 'store' 'store_ln1408' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln1408 = store i1 %tmp_87, i1 %info_hasPayload" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 93 'store' 'store_ln1408' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.51ns)   --->   "%select_ln1410 = select i1 %tmp_86, i3 1, i3 4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1410]   --->   Operation 94 'select' 'select_ln1410' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.85ns)   --->   "%store_ln1412 = store i3 %select_ln1410, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1412]   --->   Operation 95 'store' 'store_ln1412' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.85>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln1418 = br void %if.end2.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 96 'br' 'br_ln1418' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln1419 = br void %append_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1419]   --->   Operation 97 'br' 'br_ln1419' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 98 [1/1] (2.33ns)   --->   "%write_ln1502 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %tx_rethShift2payFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1502]   --->   Operation 98 'write' 'write_ln1502' <Predicate = (state_6_load == 3 & tmp_267_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sendWord_data_V_16 = phi i64 %p_Result_s, void %if.then22.i, i64 %currWord_data_V, void %if.then19.i"   --->   Operation 99 'phi' 'sendWord_data_V_16' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 %tmp, i64 %sendWord_data_V_16" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1476]   --->   Operation 100 'bitconcatenate' 'tmp_s' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1476 = zext i73 %tmp_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1476]   --->   Operation 101 'zext' 'zext_ln1476' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.33ns)   --->   "%write_ln1476 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %zext_ln1476" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1476]   --->   Operation 102 'write' 'write_ln1476' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (2.33ns)   --->   "%write_ln1430 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %tx_exh2payFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1430]   --->   Operation 103 'write' 'write_ln1430' <Predicate = (state_6_load == 1 & tmp_i_268 & !tmp_89)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln1431 = br void %if.end15.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1431]   --->   Operation 104 'br' 'br_ln1431' <Predicate = (state_6_load == 1 & tmp_i_268 & !tmp_89)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (2.33ns)   --->   "%write_ln1437 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %tx_exh2payFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1437]   --->   Operation 105 'write' 'write_ln1437' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & !info_hasPayload_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln1438 = br void %if.end14.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1438]   --->   Operation 106 'br' 'br_ln1438' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & !info_hasPayload_load)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_92 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %tx_exh2payFifo_read, i128 72, i1 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1450]   --->   Operation 107 'bitset' 'tmp_92' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load & !info_isAETH_load)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (2.33ns)   --->   "%write_ln1450 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %tmp_92" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1450]   --->   Operation 108 'write' 'write_ln1450' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load & !info_isAETH_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/1] (2.33ns)   --->   "%write_ln1513 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %tx_rawPayFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1513]   --->   Operation 109 'write' 'write_ln1513' <Predicate = (state_6_load == 4 & tmp_265_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 3.7ns
The critical path consists of the following:
	fifo read operation ('tx_packetInfoFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408) on port 'tx_packetInfoFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408) [139]  (2.34 ns)
	'select' operation ('select_ln1410', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1410) [145]  (0.51 ns)
	'store' operation ('store_ln1412', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1412) of variable 'select_ln1410', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1410 on static variable 'state_6' [146]  (0.858 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	fifo write operation ('write_ln1430', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1430) on port 'tx_exh2shiftFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1430) [94]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
