TimeQuest Timing Analyzer report for experiment3
Tue Jan 13 18:19:14 2015
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'C_50MHz'
 14. Slow Model Hold: 'C_50MHz'
 15. Slow Model Hold: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 16. Slow Model Recovery: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 17. Slow Model Recovery: 'C_50MHz'
 18. Slow Model Removal: 'C_50MHz'
 19. Slow Model Removal: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 20. Slow Model Minimum Pulse Width: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'C_50MHz'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 38. Fast Model Setup: 'C_50MHz'
 39. Fast Model Hold: 'C_50MHz'
 40. Fast Model Hold: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 41. Fast Model Recovery: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 42. Fast Model Recovery: 'C_50MHz'
 43. Fast Model Removal: 'C_50MHz'
 44. Fast Model Removal: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 45. Fast Model Minimum Pulse Width: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 46. Fast Model Minimum Pulse Width: 'C_50MHz'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Propagation Delay
 52. Minimum Propagation Delay
 53. Output Enable Times
 54. Minimum Output Enable Times
 55. Output Disable Times
 56. Minimum Output Disable Times
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Progagation Delay
 63. Minimum Progagation Delay
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version ;
; Revision Name      ; experiment3                                                      ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; experiment3.sdc ; OK     ; Tue Jan 13 18:19:13 2015 ;
+-----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+---------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+---------+---------------------------------------------+-----------------------------------------------+
; C_50MHz                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;         ;                                             ; { CLOCK_50_I }                                ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; 8.333  ; 120.0 MHz ; 0.000  ; 4.166  ; 50.00      ; 5         ; 12          ;        ;        ;           ;            ; false    ; C_50MHz ; u7|sdram_pll1|altpll_component|pll|inclk[0] ; { u7|sdram_pll1|altpll_component|pll|clk[0] } ;
; u7|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; 8.333  ; 120.0 MHz ; -2.916 ; 1.250  ; 50.00      ; 5         ; 12          ; -126.0 ;        ;           ;            ; false    ; C_50MHz ; u7|sdram_pll1|altpll_component|pll|inclk[0] ; { u7|sdram_pll1|altpll_component|pll|clk[1] } ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+---------+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                         ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 114.3 MHz  ; 114.3 MHz       ; C_50MHz                                   ;      ;
; 165.51 MHz ; 165.51 MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow Model Setup Summary                                           ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.004 ; -264.612      ;
; C_50MHz                                   ; 11.251 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; C_50MHz                                   ; 0.391 ; 0.000         ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow Model Recovery Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; -5.213 ; -1127.178     ;
; C_50MHz                                   ; 6.340  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Removal Summary                                        ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; C_50MHz                                   ; 3.430 ; 0.000         ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 5.197 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.666 ; 0.000         ;
; C_50MHz                                   ; 7.500 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.004 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 3.316      ;
; -4.004 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.392     ; 3.313      ;
; -4.004 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 3.316      ;
; -4.004 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 3.316      ;
; -4.004 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 3.316      ;
; -4.004 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.392     ; 3.313      ;
; -3.760 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.077      ;
; -3.760 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.077      ;
; -3.760 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.077      ;
; -3.760 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.077      ;
; -3.760 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.077      ;
; -3.734 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                            ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 3.048      ;
; -3.734 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mRD                                                                                                                   ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 3.048      ;
; -3.734 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                            ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 3.048      ;
; -3.723 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                            ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 3.037      ;
; -3.723 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                            ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 3.037      ;
; -3.723 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mWR                                                                                                                   ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 3.037      ;
; -3.538 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                              ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.385     ; 2.854      ;
; -3.538 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                              ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.385     ; 2.854      ;
; -3.538 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.385     ; 2.854      ;
; -3.538 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.385     ; 2.854      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.226 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.391     ; 2.536      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.222 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.382     ; 2.541      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -3.205 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.387     ; 2.519      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; -2.698 ; SDRAM_RD_Load                                                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 2.010      ;
; 2.291  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.078      ;
; 2.293  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.076      ;
; 2.342  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.027      ;
; 2.344  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.025      ;
; 2.348  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.014      ; 6.035      ;
; 2.350  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.014      ; 6.033      ;
; 2.391  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.014      ; 5.992      ;
; 2.393  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.014      ; 5.990      ;
; 2.410  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.017     ; 5.942      ;
; 2.410  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.020     ; 5.939      ;
; 2.410  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.017     ; 5.942      ;
; 2.410  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.017     ; 5.942      ;
; 2.410  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.017     ; 5.942      ;
; 2.410  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.020     ; 5.939      ;
; 2.432  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.017     ; 5.920      ;
; 2.432  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.020     ; 5.917      ;
; 2.432  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.017     ; 5.920      ;
; 2.432  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.017     ; 5.920      ;
; 2.432  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.017     ; 5.920      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'C_50MHz'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.251 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.757      ;
; 11.251 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.757      ;
; 11.252 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.756      ;
; 11.252 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.756      ;
; 11.259 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.749      ;
; 11.260 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.748      ;
; 11.526 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.483      ;
; 11.527 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.482      ;
; 11.530 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.479      ;
; 11.530 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.479      ;
; 11.531 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.478      ;
; 11.531 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.478      ;
; 11.553 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.455      ;
; 11.553 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.455      ;
; 11.561 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.447      ;
; 11.634 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.375      ;
; 11.635 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.374      ;
; 11.635 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.374      ;
; 11.636 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.373      ;
; 11.691 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.019     ; 8.326      ;
; 11.691 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.019     ; 8.326      ;
; 11.699 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.019     ; 8.318      ;
; 11.722 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.282      ;
; 11.722 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.282      ;
; 11.730 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.274      ;
; 11.777 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.227      ;
; 11.777 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.227      ;
; 11.778 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.226      ;
; 11.778 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.226      ;
; 11.785 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.219      ;
; 11.786 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.223      ;
; 11.786 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.218      ;
; 11.790 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.219      ;
; 11.790 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.219      ;
; 11.826 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[0] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.183      ;
; 11.827 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[0] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.182      ;
; 11.828 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[0]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.181      ;
; 11.829 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[0]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.180      ;
; 11.830 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.179      ;
; 11.831 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.178      ;
; 11.884 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[7] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.124      ;
; 11.885 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.123      ;
; 11.885 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[7] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.123      ;
; 11.886 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.122      ;
; 11.886 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.122      ;
; 11.887 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.121      ;
; 11.923 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[3] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.086      ;
; 11.923 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[3]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.086      ;
; 11.924 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[3] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.085      ;
; 11.924 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[3]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.085      ;
; 11.928 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.081      ;
; 11.929 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.080      ;
; 11.931 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[1]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.078      ;
; 11.931 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[1] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.078      ;
; 11.931 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.078      ;
; 11.932 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[1]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.077      ;
; 11.932 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[1] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.077      ;
; 11.932 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.077      ;
; 11.936 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.073      ;
; 11.937 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.072      ;
; 11.938 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 8.080      ;
; 11.942 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 8.076      ;
; 11.942 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 8.076      ;
; 11.955 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 8.050      ;
; 11.959 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 8.046      ;
; 11.959 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 8.046      ;
; 11.965 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.039      ;
; 11.965 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.039      ;
; 11.973 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.032     ; 8.031      ;
; 11.987 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[2] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.022      ;
; 11.987 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[2]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.022      ;
; 11.988 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[2] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.021      ;
; 11.988 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[2]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.021      ;
; 11.989 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.020      ;
; 11.990 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 8.019      ;
; 12.010 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.995      ;
; 12.011 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.994      ;
; 12.014 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.991      ;
; 12.014 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.991      ;
; 12.015 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.990      ;
; 12.015 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.990      ;
; 12.045 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 7.963      ;
; 12.046 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 7.962      ;
; 12.074 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 7.944      ;
; 12.075 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 7.943      ;
; 12.105 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.900      ;
; 12.106 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.899      ;
; 12.144 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[7] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 7.864      ;
; 12.145 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 7.863      ;
; 12.146 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 7.862      ;
; 12.160 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.845      ;
; 12.161 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.844      ;
; 12.161 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.844      ;
; 12.162 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.843      ;
; 12.198 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.807      ;
; 12.202 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.803      ;
; 12.202 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.031     ; 7.803      ;
; 12.222 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[0] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 7.787      ;
; 12.224 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[0]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 7.785      ;
; 12.225 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[3] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.027     ; 7.784      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'C_50MHz'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Camera_MCLK                                                                                                                                                     ; Camera_MCLK                                                                                                                                                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[3]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[3]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[2]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[2]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[0]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[0]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[4]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[4]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[1]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[1]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[0]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[0]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[2]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[2]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[3]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[3]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[4]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[4]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_data[8]                                                                                                               ; LCD_Config_Controller:LCD_Config_unit|I2C_data[8]                                                                                                               ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge                                                                                   ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[1]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[1]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Top_state.001                                                                                                                                                   ; Top_state.001                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_unit_start                                                                                                                                           ; LCD_Config_unit_start                                                                                                                                           ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Top_state.011                                                                                                                                                   ; Top_state.011                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Top_state.010                                                                                                                                                   ; Top_state.010                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_unit_enable                                                                                                                                              ; Camera_unit_enable                                                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Data_Controller:Camera_Data_unit|Capture_active                                                                                                          ; Camera_Data_Controller:Camera_Data_unit|Capture_active                                                                                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_unit_enable                                                                                                                                                 ; LCD_unit_enable                                                                                                                                                 ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_ENABLE                                                                                                    ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_ENABLE                                                                                                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_SCLK_O                                                                                                               ; Touch_Panel_Controller:Touch_Panel_unit|TP_SCLK_O                                                                                                               ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[0]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[0]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[1]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[1]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[2]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[2]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[3]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[3]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|Touch_En                                                                                                                ; Touch_Panel_Controller:Touch_Panel_unit|Touch_En                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|Coord_En                                                                                                                ; Touch_Panel_Controller:Touch_Panel_unit|Coord_En                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Data_Controller:Camera_Data_unit|XY_parity[0]                                                                                                            ; Camera_Data_Controller:Camera_Data_unit|XY_parity[0]                                                                                                            ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Data_Controller:Camera_Data_unit|XY_parity[1]                                                                                                            ; Camera_Data_Controller:Camera_Data_unit|XY_parity[1]                                                                                                            ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Data_Controller:LCD_Data_unit|H_den                                                                                                                         ; LCD_Data_Controller:LCD_Data_unit|H_den                                                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Data_Controller:LCD_Data_unit|V_den                                                                                                                         ; LCD_Data_Controller:LCD_Data_unit|V_den                                                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[3]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[3]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[4]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[4]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[1]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[1]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[2]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[2]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[1]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[1]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[2]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[2]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[3]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[3]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|Error                                                                                         ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|Error                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[0]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[0]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[4]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[4]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_start                                                                                                           ; Camera_Config_Controller:Camera_Config_unit|I2C_start                                                                                                           ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[5]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[5]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[0]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[0]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_scen                                                                                      ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_scen                                                                                      ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clk_OR_msk                                                                                    ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clk_OR_msk                                                                                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[13]                                                                                      ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[14]                                                                                      ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[6]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[6]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Camera_Data_Controller:Camera_Data_unit|iCamera_Data_50[1][2]                                                                                                   ; Camera_Data_Controller:Camera_Data_unit|Camera_Data[2]                                                                                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[0]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[0]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Camera_Data_Controller:Camera_Data_unit|iCamera_Data_50[0][8]                                                                                                   ; Camera_Data_Controller:Camera_Data_unit|iCamera_Data_50[1][8]                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; LCD_Data_Controller:LCD_Data_unit|H_Sync                                                                                                                        ; LCD_Data_Controller:LCD_Data_unit|LTM_HD                                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.783      ;
; 0.519 ; Touch_Panel_Controller:Touch_Panel_unit|TP_penirq0                                                                                                              ; Touch_Panel_Controller:Touch_Panel_unit|TP_penirq                                                                                                               ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.785      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Read                                                                                                                                     ; Sdram_Control_4Port:u7|Read                                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                       ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.515 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                    ; Sdram_Control_4Port:u7|WE_N                                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.541 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.549 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                           ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.549 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -5.213 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.832        ; -2.369     ; 3.712      ;
; -5.213 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.832        ; -2.390     ; 3.691      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.338     ; 4.078      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.338     ; 4.078      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.338     ; 4.078      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.338     ; 4.078      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.338     ; 4.078      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.338     ; 4.078      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.338     ; 4.078      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.338     ; 4.078      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.338     ; 4.078      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.350     ; 4.066      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.350     ; 4.066      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.350     ; 4.066      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.350     ; 4.066      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.350     ; 4.066      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.350     ; 4.066      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.350     ; 4.066      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.350     ; 4.066      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.350     ; 4.066      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.075      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.075      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.075      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.075      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.075      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.075      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.075      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.357     ; 4.059      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.357     ; 4.059      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.357     ; 4.059      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.357     ; 4.059      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.357     ; 4.059      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.357     ; 4.059      ;
; -4.786 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.357     ; 4.059      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.369     ; 3.712      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.369     ; 3.712      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.369     ; 3.712      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.377     ; 3.704      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.373     ; 3.708      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.376     ; 3.705      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.373     ; 3.708      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.374     ; 3.707      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.374     ; 3.707      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.374     ; 3.707      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.374     ; 3.707      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.377     ; 3.704      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.377     ; 3.704      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.377     ; 3.704      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.375     ; 3.706      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.370     ; 3.711      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.376     ; 3.705      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 3.709      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.376     ; 3.705      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.373     ; 3.708      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.373     ; 3.708      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.373     ; 3.708      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.376     ; 3.705      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 3.710      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.374     ; 3.707      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.374     ; 3.707      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.374     ; 3.707      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.376     ; 3.705      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.376     ; 3.705      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.376     ; 3.705      ;
; -4.380 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.376     ; 3.705      ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'C_50MHz'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.340  ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.018      ; 3.714      ;
; 6.340  ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.018      ; 3.714      ;
; 8.269  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                        ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.002     ; 1.765      ;
; 8.269  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.002     ; 1.765      ;
; 8.333  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 1.702      ;
; 8.333  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 1.702      ;
; 8.333  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 1.702      ;
; 8.333  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 1.702      ;
; 8.333  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 1.702      ;
; 8.560  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.476      ;
; 8.560  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.476      ;
; 8.560  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.476      ;
; 8.560  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.476      ;
; 8.560  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.476      ;
; 8.723  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.313      ;
; 8.723  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.313      ;
; 8.723  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.313      ;
; 8.723  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.313      ;
; 8.723  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.313      ;
; 8.723  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.313      ;
; 8.723  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.313      ;
; 8.723  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.313      ;
; 8.724  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                        ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.312      ;
; 8.724  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.312      ;
; 8.724  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.312      ;
; 8.724  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.312      ;
; 8.724  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.312      ;
; 8.724  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.312      ;
; 8.724  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.312      ;
; 8.724  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.312      ;
; 8.724  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.312      ;
; 8.724  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.312      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.051      ; 4.082      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.051      ; 4.082      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.051      ; 4.082      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.051      ; 4.082      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.051      ; 4.082      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.051      ; 4.082      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.051      ; 4.082      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.051      ; 4.082      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.051      ; 4.082      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.053      ; 4.084      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.053      ; 4.084      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.049      ; 4.080      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.049      ; 4.080      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.049      ; 4.080      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.049      ; 4.080      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.049      ; 4.080      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.049      ; 4.080      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.049      ; 4.080      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.049      ; 4.080      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.049      ; 4.080      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.046      ; 4.077      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.046      ; 4.077      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.046      ; 4.077      ;
; 15.934 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.046      ; 4.077      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 3.711      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 3.711      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 3.711      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.017      ; 3.713      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.017      ; 3.713      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 3.711      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.017      ; 3.713      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.017      ; 3.713      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 3.711      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 3.709      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 3.709      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 3.709      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 3.709      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 3.710      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 3.710      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.012      ; 3.708      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.012      ; 3.708      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 3.710      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.012      ; 3.708      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.012      ; 3.708      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 3.710      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 3.709      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 3.709      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 3.709      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 3.709      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.018      ; 3.714      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.011      ; 3.707      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.011      ; 3.707      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.011      ; 3.707      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.011      ; 3.707      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 3.710      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 3.711      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 3.704      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.009      ; 3.705      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 3.704      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 3.704      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 3.711      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 3.710      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 3.712      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 3.712      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 3.712      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 3.712      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.017      ; 3.713      ;
; 16.340 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 3.712      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'C_50MHz'                                                                                                                                                                                                                                 ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 3.711      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 3.711      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 3.711      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 3.713      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 3.713      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 3.711      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 3.713      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 3.713      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 3.711      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 3.709      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 3.709      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 3.709      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 3.709      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.012      ; 3.708      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.012      ; 3.708      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.012      ; 3.708      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.012      ; 3.708      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 3.709      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 3.709      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 3.709      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 3.709      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.018      ; 3.714      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 3.707      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 3.707      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 3.707      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 3.707      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 3.711      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.704      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.704      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.704      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 3.711      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 3.713      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.710      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 3.711      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 3.696      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 3.696      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 3.712      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 3.696      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
; 3.430 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.009      ; 3.705      ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                        ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 5.197 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.000      ; 1.297      ;
; 5.638 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.016     ; 1.722      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.641 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.744      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.003     ; 1.746      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.003     ; 1.746      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.014     ; 1.735      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.752      ;
; 5.649 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.003      ; 1.752      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.369     ; 3.712      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.369     ; 3.712      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.369     ; 3.712      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.704      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.373     ; 3.708      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.376     ; 3.705      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.373     ; 3.708      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.704      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.704      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.704      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.375     ; 3.706      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.370     ; 3.711      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.376     ; 3.705      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.372     ; 3.709      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.376     ; 3.705      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.373     ; 3.708      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.373     ; 3.708      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.373     ; 3.708      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.376     ; 3.705      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.371     ; 3.710      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.376     ; 3.705      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.376     ; 3.705      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.376     ; 3.705      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.376     ; 3.705      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
; 5.819 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.374     ; 3.707      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg1  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg2  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg3  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg4  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg5  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg6  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg7  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg8  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg       ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg1  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg2  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg3  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg4  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg5  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg6  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg7  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg8  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_we_reg       ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2 ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'C_50MHz'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg9 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg9 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg9 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg9 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a1~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a1~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a2~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a2~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg6 ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; 9.281  ; 9.281  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; 4.099  ; 4.099  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; 5.517  ; 5.517  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; 9.281  ; 9.281  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; 5.411  ; 5.411  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; 3.681  ; 3.681  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; 5.411  ; 5.411  ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; 5.899  ; 5.899  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; 5.899  ; 5.899  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; 3.487  ; 3.487  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; 4.120  ; 4.120  ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 4.369  ; 4.369  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 1.308  ; 1.308  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[1]      ; C_50MHz    ; -0.013 ; -0.013 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[2]      ; C_50MHz    ; 0.021  ; 0.021  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[3]      ; C_50MHz    ; -0.082 ; -0.082 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; 1.446  ; 1.446  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; 0.249  ; 0.249  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; 0.272  ; 0.272  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; 1.225  ; 1.225  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; 1.569  ; 1.569  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; 4.369  ; 4.369  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; 4.102  ; 4.102  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; 4.126  ; 4.126  ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; 6.890  ; 6.890  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; 6.646  ; 6.646  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; 6.599  ; 6.599  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; 6.802  ; 6.802  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; 6.503  ; 6.503  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; 6.502  ; 6.502  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; 6.634  ; 6.634  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; 6.759  ; 6.759  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; 6.532  ; 6.532  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; 6.519  ; 6.519  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; 6.890  ; 6.890  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; 6.673  ; 6.673  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; 6.691  ; 6.691  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; 6.651  ; 6.651  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; -3.869 ; -3.869 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; -3.869 ; -3.869 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; -5.287 ; -5.287 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; -5.540 ; -5.540 ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; -3.451 ; -3.451 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; -3.451 ; -3.451 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; -5.181 ; -5.181 ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; -3.257 ; -3.257 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; -3.743 ; -3.743 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; -3.257 ; -3.257 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; -3.890 ; -3.890 ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 0.671  ; 0.671  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 0.671  ; 0.671  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[1]      ; C_50MHz    ; 0.243  ; 0.243  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[2]      ; C_50MHz    ; 0.209  ; 0.209  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[3]      ; C_50MHz    ; 0.312  ; 0.312  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; -1.216 ; -1.216 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; -0.019 ; -0.019 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; -0.042 ; -0.042 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; -0.995 ; -0.995 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; -1.339 ; -1.339 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; -4.139 ; -4.139 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; -3.872 ; -3.872 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; -3.896 ; -3.896 ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; -6.272 ; -6.272 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; -6.416 ; -6.416 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; -6.369 ; -6.369 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; -6.572 ; -6.572 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; -6.273 ; -6.273 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; -6.272 ; -6.272 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; -6.404 ; -6.404 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; -6.529 ; -6.529 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; -6.302 ; -6.302 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; -6.289 ; -6.289 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; -6.660 ; -6.660 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; -6.443 ; -6.443 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; -6.461 ; -6.461 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; -6.421 ; -6.421 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 9.916  ; 9.916  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 9.667  ; 9.667  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 9.600  ; 9.600  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 7.792  ; 7.792  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 7.920  ; 7.920  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 7.645  ; 7.645  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 7.725  ; 7.725  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 9.916  ; 9.916  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 7.627  ; 7.627  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 7.678  ; 7.678  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 7.696  ; 7.696  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 7.641  ; 7.641  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 7.842  ; 7.842  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 7.567  ; 7.567  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 7.570  ; 7.570  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 7.608  ; 7.608  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 7.377  ; 7.377  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 7.677  ; 7.677  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 7.493  ; 7.493  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 7.375  ; 7.375  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 7.627  ; 7.627  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 7.347  ; 7.347  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 7.376  ; 7.376  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 7.385  ; 7.385  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 7.589  ; 7.589  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 7.367  ; 7.367  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 7.335  ; 7.335  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 7.557  ; 7.557  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 7.299  ; 7.299  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 7.553  ; 7.553  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 7.245  ; 7.245  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 9.112  ; 9.112  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 7.875  ; 7.875  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 8.835  ; 8.835  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 7.179  ; 7.179  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 8.835  ; 8.835  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 8.092  ; 8.092  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 10.938 ; 10.938 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 10.412 ; 10.412 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 10.858 ; 10.858 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 10.128 ; 10.128 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 10.938 ; 10.938 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 10.407 ; 10.407 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 10.611 ; 10.611 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 10.831 ; 10.831 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 10.798 ; 10.798 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 10.798 ; 10.798 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 10.795 ; 10.795 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 10.322 ; 10.322 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 10.663 ; 10.663 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 10.654 ; 10.654 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 10.598 ; 10.598 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 10.609 ; 10.609 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 10.779 ; 10.779 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 10.415 ; 10.415 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 10.779 ; 10.779 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 10.642 ; 10.642 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 10.728 ; 10.728 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 10.707 ; 10.707 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 10.666 ; 10.666 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 10.565 ; 10.565 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 10.433 ; 10.433 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 10.258 ; 10.258 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 10.079 ; 10.079 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 10.078 ; 10.078 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 10.433 ; 10.433 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 10.402 ; 10.402 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 10.349 ; 10.349 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 10.337 ; 10.337 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 12.871 ; 12.871 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 11.939 ; 11.939 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 10.544 ; 10.544 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 12.213 ; 12.213 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 12.390 ; 12.390 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 12.260 ; 12.260 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 12.871 ; 12.871 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 11.048 ; 11.048 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 12.179 ; 12.179 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 10.514 ; 10.514 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 11.166 ; 11.166 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 10.633 ; 10.633 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 10.155 ; 10.155 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 12.179 ; 12.179 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 11.593 ; 11.593 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 10.260 ; 10.260 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 11.462 ; 11.462 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 10.965 ; 10.965 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 11.462 ; 11.462 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 10.742 ; 10.742 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 10.009 ; 10.009 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 10.198 ; 10.198 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 10.022 ; 10.022 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 11.141 ; 11.141 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 11.571 ; 11.571 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 9.748  ; 9.748  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 11.100 ; 11.100 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 11.312 ; 11.312 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 11.440 ; 11.440 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 10.382 ; 10.382 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 11.420 ; 11.420 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 11.571 ; 11.571 ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 5.213  ; 5.213  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 4.573  ; 4.573  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 4.660  ; 4.660  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 4.676  ; 4.676  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 4.972  ; 4.972  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 4.670  ; 4.670  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 5.054  ; 5.054  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 4.643  ; 4.643  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 4.904  ; 4.904  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 4.648  ; 4.648  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 4.828  ; 4.828  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 5.113  ; 5.113  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 5.213  ; 5.213  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 4.980  ; 4.980  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 5.418  ; 5.418  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 5.454  ; 5.454  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 5.531  ; 5.531  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 6.868  ; 6.868  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 6.360  ; 6.360  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 6.437  ; 6.437  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 6.446  ; 6.446  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 6.440  ; 6.440  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 6.599  ; 6.599  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 6.483  ; 6.483  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 6.414  ; 6.414  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 6.479  ; 6.479  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 6.739  ; 6.739  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 6.856  ; 6.856  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 6.833  ; 6.833  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 6.839  ; 6.839  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 6.851  ; 6.851  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 6.868  ; 6.868  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 6.860  ; 6.860  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 6.814  ; 6.814  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 5.770  ; 5.770  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 5.428  ; 5.428  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 5.466  ; 5.466  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 5.440  ; 5.440  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.048 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.048 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 7.245  ; 7.245  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 9.456  ; 9.456  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 8.520  ; 8.520  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 7.792  ; 7.792  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 7.920  ; 7.920  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 7.645  ; 7.645  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 7.725  ; 7.725  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 9.916  ; 9.916  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 7.627  ; 7.627  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 7.678  ; 7.678  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 7.696  ; 7.696  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 7.641  ; 7.641  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 7.842  ; 7.842  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 7.567  ; 7.567  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 7.570  ; 7.570  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 7.608  ; 7.608  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 7.377  ; 7.377  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 7.677  ; 7.677  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 7.493  ; 7.493  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 7.375  ; 7.375  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 7.627  ; 7.627  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 7.347  ; 7.347  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 7.376  ; 7.376  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 7.385  ; 7.385  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 7.589  ; 7.589  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 7.367  ; 7.367  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 7.335  ; 7.335  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 7.557  ; 7.557  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 7.299  ; 7.299  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 7.553  ; 7.553  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 7.245  ; 7.245  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 8.584  ; 8.584  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 7.875  ; 7.875  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 7.179  ; 7.179  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 7.179  ; 7.179  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 7.705  ; 7.705  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 8.092  ; 8.092  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 9.235  ; 9.235  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 9.686  ; 9.686  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 10.312 ; 10.312 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 9.235  ; 9.235  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 10.390 ; 10.390 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 9.849  ; 9.849  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 10.074 ; 10.074 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 10.137 ; 10.137 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 9.257  ; 9.257  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 10.041 ; 10.041 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 10.003 ; 10.003 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 9.538  ; 9.538  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 9.291  ; 9.291  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 9.302  ; 9.302  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 9.257  ; 9.257  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 9.260  ; 9.260  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 9.142  ; 9.142  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 9.327  ; 9.327  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 9.142  ; 9.142  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 9.625  ; 9.625  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 9.709  ; 9.709  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 9.158  ; 9.158  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 9.668  ; 9.668  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 9.578  ; 9.578  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 9.785  ; 9.785  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 9.966  ; 9.966  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 9.793  ; 9.793  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 9.785  ; 9.785  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 10.044 ; 10.044 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 10.010 ; 10.010 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 9.958  ; 9.958  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 9.990  ; 9.990  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 9.605  ; 9.605  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 10.925 ; 10.925 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 9.605  ; 9.605  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 11.058 ; 11.058 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 11.461 ; 11.461 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 11.068 ; 11.068 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 11.718 ; 11.718 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 10.113 ; 10.113 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 9.202  ; 9.202  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 10.088 ; 10.088 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 10.646 ; 10.646 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 10.164 ; 10.164 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 9.803  ; 9.803  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 11.736 ; 11.736 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 10.909 ; 10.909 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 9.202  ; 9.202  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 8.983  ; 8.983  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 10.293 ; 10.293 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 10.634 ; 10.634 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 9.869  ; 9.869  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 9.330  ; 9.330  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 9.377  ; 9.377  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 8.983  ; 8.983  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 10.102 ; 10.102 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 8.814  ; 8.814  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 8.814  ; 8.814  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 10.133 ; 10.133 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 10.548 ; 10.548 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 10.664 ; 10.664 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 9.614  ; 9.614  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 10.660 ; 10.660 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 10.644 ; 10.644 ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 4.573  ; 4.573  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 4.573  ; 4.573  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 4.660  ; 4.660  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 4.676  ; 4.676  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 4.972  ; 4.972  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 4.670  ; 4.670  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 5.054  ; 5.054  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 4.643  ; 4.643  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 4.904  ; 4.904  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 4.648  ; 4.648  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 4.828  ; 4.828  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 5.113  ; 5.113  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 5.213  ; 5.213  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 4.980  ; 4.980  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 5.418  ; 5.418  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 5.454  ; 5.454  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 5.531  ; 5.531  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 5.557  ; 5.557  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 5.557  ; 5.557  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 5.838  ; 5.838  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 6.014  ; 6.014  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 5.902  ; 5.902  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 5.755  ; 5.755  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 5.978  ; 5.978  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 5.984  ; 5.984  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 5.740  ; 5.740  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 5.934  ; 5.934  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 5.889  ; 5.889  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 5.840  ; 5.840  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 5.879  ; 5.879  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 5.851  ; 5.851  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 5.593  ; 5.593  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 5.897  ; 5.897  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 5.794  ; 5.794  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 5.770  ; 5.770  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 5.428  ; 5.428  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 5.466  ; 5.466  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 5.440  ; 5.440  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.048 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.048 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------+
; Propagation Delay                                      ;
+--------------+-------------+--------+----+----+--------+
; Input Port   ; Output Port ; RR     ; RF ; FR ; FF     ;
+--------------+-------------+--------+----+----+--------+
; SWITCH_I[17] ; GPIO_0[33]  ; 11.352 ;    ;    ; 11.352 ;
+--------------+-------------+--------+----+----+--------+


+--------------------------------------------------------+
; Minimum Propagation Delay                              ;
+--------------+-------------+--------+----+----+--------+
; Input Port   ; Output Port ; RR     ; RF ; FR ; FF     ;
+--------------+-------------+--------+----+----+--------+
; SWITCH_I[17] ; GPIO_0[33]  ; 11.352 ;    ;    ; 11.352 ;
+--------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                               ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 7.205 ;      ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 7.205 ;      ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 4.585 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 4.865 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 4.895 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 4.895 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 4.585 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 4.585 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 4.585 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 4.585 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 4.918 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 4.888 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 4.918 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 4.918 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 4.924 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 4.924 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 4.934 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 4.934 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 4.913 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                       ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 7.205 ;      ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 7.205 ;      ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 4.585 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 4.865 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 4.895 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 4.895 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 4.585 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 4.585 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 4.585 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 4.585 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 4.918 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 4.888 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 4.918 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 4.918 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 4.924 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 4.924 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 4.934 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 4.934 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 4.913 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 7.205     ;           ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 7.205     ;           ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 4.585     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 4.865     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 4.895     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 4.895     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 4.585     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 4.585     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 4.585     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 4.585     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 4.918     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 4.888     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 4.918     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 4.918     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 4.924     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 4.924     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 4.934     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 4.934     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 4.913     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 7.205     ;           ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 7.205     ;           ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 4.585     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 4.865     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 4.895     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 4.895     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 4.585     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 4.585     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 4.585     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 4.585     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 4.918     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 4.888     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 4.918     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 4.918     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 4.924     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 4.924     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 4.934     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 4.934     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 4.913     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------+
; Fast Model Setup Summary                                           ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; -1.494 ; -95.282       ;
; C_50MHz                                   ; 16.174 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; C_50MHz                                   ; 0.215 ; 0.000         ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast Model Recovery Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; -2.886 ; -532.184      ;
; C_50MHz                                   ; 7.887  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Removal Summary                                        ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; C_50MHz                                   ; 1.993 ; 0.000         ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 3.602 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.666 ; 0.000         ;
; C_50MHz                                   ; 7.500 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.494 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.583      ;
; -1.494 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.583      ;
; -1.494 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.583      ;
; -1.494 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.583      ;
; -1.492 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.611     ; 1.578      ;
; -1.492 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.611     ; 1.578      ;
; -1.388 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.603     ; 1.482      ;
; -1.388 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.603     ; 1.482      ;
; -1.388 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.603     ; 1.482      ;
; -1.388 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.603     ; 1.482      ;
; -1.388 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.603     ; 1.482      ;
; -1.377 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                            ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.468      ;
; -1.377 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mRD                                                                                                                   ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.468      ;
; -1.377 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                            ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.468      ;
; -1.369 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                            ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.460      ;
; -1.369 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                            ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.460      ;
; -1.369 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mWR                                                                                                                   ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.460      ;
; -1.286 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                              ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.378      ;
; -1.286 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                              ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.378      ;
; -1.286 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.378      ;
; -1.286 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                             ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.378      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.160 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.609     ; 1.248      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.150 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 1.240      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -1.148 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.602     ; 1.243      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                         ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; -0.942 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 1.031      ;
; 5.618  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.731      ;
; 5.618  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.731      ;
; 5.618  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.731      ;
; 5.618  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.731      ;
; 5.620  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.019     ; 2.726      ;
; 5.620  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.019     ; 2.726      ;
; 5.623  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.726      ;
; 5.623  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.726      ;
; 5.623  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.726      ;
; 5.623  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.726      ;
; 5.625  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.019     ; 2.721      ;
; 5.625  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.019     ; 2.721      ;
; 5.652  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 2.713      ;
; 5.653  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.696      ;
; 5.653  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.696      ;
; 5.653  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.696      ;
; 5.653  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 2.696      ;
; 5.654  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 2.711      ;
; 5.655  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.019     ; 2.691      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'C_50MHz'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.174 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.815      ;
; 16.175 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.814      ;
; 16.178 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.811      ;
; 16.181 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.808      ;
; 16.182 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.807      ;
; 16.185 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.804      ;
; 16.217 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.773      ;
; 16.220 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.770      ;
; 16.220 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.770      ;
; 16.224 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.766      ;
; 16.227 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.763      ;
; 16.227 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.763      ;
; 16.329 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.661      ;
; 16.331 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.659      ;
; 16.336 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.654      ;
; 16.338 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.652      ;
; 16.342 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.647      ;
; 16.343 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.646      ;
; 16.346 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.643      ;
; 16.350 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.640      ;
; 16.353 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.637      ;
; 16.353 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.637      ;
; 16.379 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.034     ; 3.619      ;
; 16.380 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[7] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.609      ;
; 16.380 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.034     ; 3.618      ;
; 16.382 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.607      ;
; 16.383 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.606      ;
; 16.383 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.034     ; 3.615      ;
; 16.387 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 3.612      ;
; 16.387 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[7] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.602      ;
; 16.389 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.600      ;
; 16.390 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 3.609      ;
; 16.390 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 3.609      ;
; 16.390 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.599      ;
; 16.413 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.574      ;
; 16.414 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.573      ;
; 16.417 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.570      ;
; 16.421 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.567      ;
; 16.424 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.564      ;
; 16.424 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.564      ;
; 16.433 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.554      ;
; 16.434 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.553      ;
; 16.437 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.550      ;
; 16.441 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.547      ;
; 16.444 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.544      ;
; 16.444 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.544      ;
; 16.444 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.543      ;
; 16.445 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.542      ;
; 16.447 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[3] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.543      ;
; 16.447 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[3]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.543      ;
; 16.448 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.539      ;
; 16.452 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.538      ;
; 16.452 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.536      ;
; 16.454 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[3] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.536      ;
; 16.454 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[3]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.536      ;
; 16.455 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.533      ;
; 16.455 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.533      ;
; 16.459 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.531      ;
; 16.461 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[0] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.529      ;
; 16.463 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[0]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.527      ;
; 16.464 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.526      ;
; 16.468 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[0] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.522      ;
; 16.470 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[0]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.520      ;
; 16.471 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.519      ;
; 16.473 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[1]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.517      ;
; 16.473 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[1] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.517      ;
; 16.473 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.517      ;
; 16.476 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[2]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.514      ;
; 16.477 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[2] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.513      ;
; 16.478 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.512      ;
; 16.480 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[1]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.510      ;
; 16.480 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[1] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.510      ;
; 16.480 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.510      ;
; 16.483 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[2]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.507      ;
; 16.484 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[2] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.506      ;
; 16.485 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.505      ;
; 16.497 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.493      ;
; 16.499 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.042     ; 3.491      ;
; 16.513 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.476      ;
; 16.513 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[7] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.476      ;
; 16.515 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.474      ;
; 16.516 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.473      ;
; 16.520 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.043     ; 3.469      ;
; 16.531 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.456      ;
; 16.532 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.455      ;
; 16.534 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 3.465      ;
; 16.535 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[4] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.452      ;
; 16.536 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 3.463      ;
; 16.539 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[6] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.449      ;
; 16.542 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.446      ;
; 16.542 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.446      ;
; 16.550 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[7] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.034     ; 3.448      ;
; 16.552 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.034     ; 3.446      ;
; 16.553 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.034     ; 3.445      ;
; 16.568 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.420      ;
; 16.570 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[5] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.418      ;
; 16.584 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[7] ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.403      ;
; 16.586 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Blue_wrdata_1a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.401      ;
; 16.587 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.045     ; 3.400      ;
; 16.588 ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4] ; Filter_Pipe:Filter_Pipe_unit|Red_wrdata_1a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 3.400      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'C_50MHz'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Camera_MCLK                                                                                                                                                     ; Camera_MCLK                                                                                                                                                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[3]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[3]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[2]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[2]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[0]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[0]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[4]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[4]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[1]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[1]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[0]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[0]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[2]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[2]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[3]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[3]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[4]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[4]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_data[8]                                                                                                               ; LCD_Config_Controller:LCD_Config_unit|I2C_data[8]                                                                                                               ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge                                                                                   ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[1]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[1]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Top_state.001                                                                                                                                                   ; Top_state.001                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_unit_start                                                                                                                                           ; LCD_Config_unit_start                                                                                                                                           ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Top_state.011                                                                                                                                                   ; Top_state.011                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Top_state.010                                                                                                                                                   ; Top_state.010                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_unit_enable                                                                                                                                              ; Camera_unit_enable                                                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Data_Controller:Camera_Data_unit|Capture_active                                                                                                          ; Camera_Data_Controller:Camera_Data_unit|Capture_active                                                                                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_unit_enable                                                                                                                                                 ; LCD_unit_enable                                                                                                                                                 ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_ENABLE                                                                                                    ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_ENABLE                                                                                                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_SCLK_O                                                                                                               ; Touch_Panel_Controller:Touch_Panel_unit|TP_SCLK_O                                                                                                               ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[0]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[0]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[1]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[1]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[2]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[2]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[3]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[3]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|Touch_En                                                                                                                ; Touch_Panel_Controller:Touch_Panel_unit|Touch_En                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|Coord_En                                                                                                                ; Touch_Panel_Controller:Touch_Panel_unit|Coord_En                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Data_Controller:Camera_Data_unit|XY_parity[0]                                                                                                            ; Camera_Data_Controller:Camera_Data_unit|XY_parity[0]                                                                                                            ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Data_Controller:Camera_Data_unit|XY_parity[1]                                                                                                            ; Camera_Data_Controller:Camera_Data_unit|XY_parity[1]                                                                                                            ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Data_Controller:LCD_Data_unit|H_den                                                                                                                         ; LCD_Data_Controller:LCD_Data_unit|H_den                                                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Data_Controller:LCD_Data_unit|V_den                                                                                                                         ; LCD_Data_Controller:LCD_Data_unit|V_den                                                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[3]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[3]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[4]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[4]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[1]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[1]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[2]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[2]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[1]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[1]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[2]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[2]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[3]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[3]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|Error                                                                                         ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|Error                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[0]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[0]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[4]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[4]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_start                                                                                                           ; Camera_Config_Controller:Camera_Config_unit|I2C_start                                                                                                           ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[5]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[5]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[0]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[0]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_scen                                                                                      ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_scen                                                                                      ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clk_OR_msk                                                                                    ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clk_OR_msk                                                                                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Camera_Data_Controller:Camera_Data_unit|iCamera_Data_50[1][2]                                                                                                   ; Camera_Data_Controller:Camera_Data_unit|Camera_Data[2]                                                                                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[13]                                                                                      ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[14]                                                                                      ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[6]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[6]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[0]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[0]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; LCD_Data_Controller:LCD_Data_unit|H_Sync                                                                                                                        ; LCD_Data_Controller:LCD_Data_unit|LTM_HD                                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[11]                                                                           ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[11]                                                                           ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Touch_Panel_Controller:Touch_Panel_unit|TP_penirq0                                                                                                              ; Touch_Panel_Controller:Touch_Panel_unit|TP_penirq                                                                                                               ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.391      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                  ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                                                     ; Sdram_Control_4Port:u7|Read                                                                                                                                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                           ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                           ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                           ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                           ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                           ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                    ; Sdram_Control_4Port:u7|WE_N                                                                                                                                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                           ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                              ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg5 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.454      ;
; 0.249 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                                                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                                                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                                           ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                                                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -2.886 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.832        ; -1.588     ; 2.162      ;
; -2.886 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.832        ; -1.608     ; 2.142      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.545     ; 2.455      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.545     ; 2.455      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.545     ; 2.455      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.545     ; 2.455      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.545     ; 2.455      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.545     ; 2.455      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.545     ; 2.455      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.545     ; 2.455      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.545     ; 2.455      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.444      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.444      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.444      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.444      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.444      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.444      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.444      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.444      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.444      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.547     ; 2.453      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.547     ; 2.453      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.547     ; 2.453      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.547     ; 2.453      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.547     ; 2.453      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.547     ; 2.453      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.547     ; 2.453      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.562     ; 2.438      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.562     ; 2.438      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.562     ; 2.438      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.562     ; 2.438      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.562     ; 2.438      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.562     ; 2.438      ;
; -2.336 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.562     ; 2.438      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.589     ; 2.161      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.589     ; 2.161      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.590     ; 2.160      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.589     ; 2.161      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.597     ; 2.153      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.593     ; 2.157      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.595     ; 2.155      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.593     ; 2.157      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.593     ; 2.157      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.593     ; 2.157      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.594     ; 2.156      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.593     ; 2.157      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.597     ; 2.153      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.597     ; 2.153      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.597     ; 2.153      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.594     ; 2.156      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.589     ; 2.161      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.595     ; 2.155      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.158      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.595     ; 2.155      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.593     ; 2.157      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.593     ; 2.157      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.593     ; 2.157      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.595     ; 2.155      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.591     ; 2.159      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.593     ; 2.157      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.594     ; 2.156      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.593     ; 2.157      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.595     ; 2.155      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.595     ; 2.155      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.595     ; 2.155      ;
; -2.053 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.595     ; 2.155      ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'C_50MHz'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.887  ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.018      ; 2.163      ;
; 7.887  ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.019      ; 2.164      ;
; 9.089  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                        ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.002     ; 0.941      ;
; 9.089  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.002     ; 0.941      ;
; 9.117  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 0.914      ;
; 9.117  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 0.914      ;
; 9.117  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 0.914      ;
; 9.117  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 0.914      ;
; 9.117  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 0.914      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 0.812      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 0.812      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 0.812      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 0.812      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.001     ; 0.812      ;
; 9.289  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.743      ;
; 9.289  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.743      ;
; 9.289  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.743      ;
; 9.289  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.743      ;
; 9.289  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.743      ;
; 9.289  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.743      ;
; 9.289  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.743      ;
; 9.289  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.743      ;
; 9.290  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                        ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.742      ;
; 9.290  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.742      ;
; 9.290  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.742      ;
; 9.290  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.742      ;
; 9.290  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.742      ;
; 9.290  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.742      ;
; 9.290  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.742      ;
; 9.290  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.742      ;
; 9.290  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.742      ;
; 9.290  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.742      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.459      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.459      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.459      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.459      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.459      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.459      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.459      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.459      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.459      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.066      ; 2.461      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.066      ; 2.461      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.062      ; 2.457      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.062      ; 2.457      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.062      ; 2.457      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.062      ; 2.457      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.062      ; 2.457      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.062      ; 2.457      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.062      ; 2.457      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.062      ; 2.457      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.062      ; 2.457      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.060      ; 2.455      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.060      ; 2.455      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.060      ; 2.455      ;
; 17.604 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.060      ; 2.455      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 2.160      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 2.160      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 2.160      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.017      ; 2.162      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.017      ; 2.162      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.015      ; 2.160      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.017      ; 2.162      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.017      ; 2.162      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 2.161      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.158      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.158      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.158      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.158      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 2.159      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 2.159      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.012      ; 2.157      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.012      ; 2.157      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 2.159      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.012      ; 2.157      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.012      ; 2.157      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 2.159      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.158      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.158      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.158      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.158      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.018      ; 2.163      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.011      ; 2.156      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.011      ; 2.156      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.011      ; 2.156      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.011      ; 2.156      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 2.159      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 2.161      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 2.153      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 2.155      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 2.153      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 2.153      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 2.161      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.014      ; 2.159      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 2.161      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 2.161      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 2.161      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 2.161      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.017      ; 2.162      ;
; 17.887 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.016      ; 2.161      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'C_50MHz'                                                                                                                                                                                                                                 ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.160      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.160      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.160      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.160      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.159      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.159      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.012      ; 2.157      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.012      ; 2.157      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.159      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.012      ; 2.157      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.012      ; 2.157      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.159      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.018      ; 2.163      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 2.156      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 2.156      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 2.156      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 2.156      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.159      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 2.153      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 2.153      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 2.153      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.159      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.158      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.159      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.159      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.159      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.159      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.161      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.160      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.001      ; 2.146      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.001      ; 2.146      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.017      ; 2.162      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.010      ; 2.155      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.001      ; 2.146      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 2.156      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 2.156      ;
; 1.993 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.011      ; 2.156      ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                            ;
+-------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.589     ; 2.161      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.589     ; 2.161      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.590     ; 2.160      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.589     ; 2.161      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.597     ; 2.153      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.597     ; 2.153      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.597     ; 2.153      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.597     ; 2.153      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.589     ; 2.161      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.597     ; 2.153      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.597     ; 2.153      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.597     ; 2.153      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.595     ; 2.155      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.593     ; 2.157      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                               ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.594     ; 2.156      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.591     ; 2.159      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.589     ; 2.161      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.589     ; 2.161      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.589     ; 2.161      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.589     ; 2.161      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
; 3.602 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.592     ; 2.158      ;
+-------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.666 ; 4.166        ; 2.500          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.667 ; 4.167        ; 2.500          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg1  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg2  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg3  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg4  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg5  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg6  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg7  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg8  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg       ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg1  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg2  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg3  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg4  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg5  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg6  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg7  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg8  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_we_reg       ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2 ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'C_50MHz'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[0]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[1]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[2]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[3]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[4]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[5]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[6]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|q_b[7]                          ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg9 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_address_reg9 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg8 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg9 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_address_reg9 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a0~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a1~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a1~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a2~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a2~portb_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; C_50MHz ; Rise       ; Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ram_block1a3~porta_address_reg6 ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; 4.610  ; 4.610  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; 2.222  ; 2.222  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; 2.894  ; 2.894  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; 4.610  ; 4.610  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; 2.777  ; 2.777  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; 2.042  ; 2.042  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; 2.777  ; 2.777  ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; 3.125  ; 3.125  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; 3.125  ; 3.125  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; 1.897  ; 1.897  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; 2.226  ; 2.226  ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 2.334  ; 2.334  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 0.353  ; 0.353  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[1]      ; C_50MHz    ; -0.293 ; -0.293 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[2]      ; C_50MHz    ; -0.271 ; -0.271 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[3]      ; C_50MHz    ; -0.317 ; -0.317 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; 0.409  ; 0.409  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; -0.119 ; -0.119 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; -0.143 ; -0.143 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; 0.258  ; 0.258  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; 0.404  ; 0.404  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; 2.334  ; 2.334  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; 2.213  ; 2.213  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; 2.274  ; 2.274  ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; 4.077  ; 4.077  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; 3.931  ; 3.931  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; 3.891  ; 3.891  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; 3.998  ; 3.998  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; 3.825  ; 3.825  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; 3.824  ; 3.824  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; 3.925  ; 3.925  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; 3.979  ; 3.979  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; 3.859  ; 3.859  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; 3.849  ; 3.849  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; 4.077  ; 4.077  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; 3.940  ; 3.940  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; 3.942  ; 3.942  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; 3.943  ; 3.943  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; -2.102 ; -2.102 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; -2.102 ; -2.102 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; -2.774 ; -2.774 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; -2.877 ; -2.877 ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; -1.922 ; -1.922 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; -1.922 ; -1.922 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; -2.657 ; -2.657 ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; -1.777 ; -1.777 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; -2.045 ; -2.045 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; -1.777 ; -1.777 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; -2.106 ; -2.106 ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 0.640  ; 0.640  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 0.640  ; 0.640  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[1]      ; C_50MHz    ; 0.413  ; 0.413  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[2]      ; C_50MHz    ; 0.391  ; 0.391  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[3]      ; C_50MHz    ; 0.437  ; 0.437  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; -0.289 ; -0.289 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; 0.239  ; 0.239  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; 0.263  ; 0.263  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; -0.138 ; -0.138 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; -0.284 ; -0.284 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; -2.214 ; -2.214 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; -2.093 ; -2.093 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; -2.154 ; -2.154 ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; -3.704 ; -3.704 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; -3.811 ; -3.811 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; -3.771 ; -3.771 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; -3.878 ; -3.878 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; -3.705 ; -3.705 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; -3.704 ; -3.704 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; -3.805 ; -3.805 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; -3.859 ; -3.859 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; -3.739 ; -3.739 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; -3.729 ; -3.729 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; -3.957 ; -3.957 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; -3.820 ; -3.820 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; -3.822 ; -3.822 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; -3.823 ; -3.823 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 5.549  ; 5.549  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 5.453  ; 5.453  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 5.413  ; 5.413  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 4.574  ; 4.574  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 4.621  ; 4.621  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 4.489  ; 4.489  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 4.555  ; 4.555  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 5.549  ; 5.549  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 4.482  ; 4.482  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 4.512  ; 4.512  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 4.524  ; 4.524  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 4.486  ; 4.486  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 4.562  ; 4.562  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 4.453  ; 4.453  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 4.452  ; 4.452  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 4.476  ; 4.476  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 4.374  ; 4.374  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 4.517  ; 4.517  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 4.429  ; 4.429  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 4.379  ; 4.379  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 4.508  ; 4.508  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 4.345  ; 4.345  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 4.365  ; 4.365  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 4.382  ; 4.382  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 4.453  ; 4.453  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 4.356  ; 4.356  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 4.332  ; 4.332  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 4.431  ; 4.431  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 4.331  ; 4.331  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 4.437  ; 4.437  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 4.288  ; 4.288  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 5.137  ; 5.137  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 4.589  ; 4.589  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 4.740  ; 4.740  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 3.967  ; 3.967  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 4.740  ; 4.740  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 4.367  ; 4.367  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 6.127  ; 6.127  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 5.925  ; 5.925  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 6.057  ; 6.057  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 5.768  ; 5.768  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 6.127  ; 6.127  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 5.923  ; 5.923  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 5.973  ; 5.973  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 6.049  ; 6.049  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 5.995  ; 5.995  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 5.995  ; 5.995  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 5.981  ; 5.981  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 5.701  ; 5.701  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 5.856  ; 5.856  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 5.870  ; 5.870  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 5.830  ; 5.830  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 5.842  ; 5.842  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 5.930  ; 5.930  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 5.787  ; 5.787  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 5.926  ; 5.926  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 5.896  ; 5.896  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 5.915  ; 5.915  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 5.930  ; 5.930  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 5.887  ; 5.887  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 5.834  ; 5.834  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 5.750  ; 5.750  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 5.679  ; 5.679  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 5.593  ; 5.593  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 5.595  ; 5.595  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 5.750  ; 5.750  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 5.732  ; 5.732  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 5.683  ; 5.683  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 5.692  ; 5.692  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 7.176  ; 7.176  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 6.630  ; 6.630  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 5.912  ; 5.912  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 6.796  ; 6.796  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 6.830  ; 6.830  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 6.833  ; 6.833  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 7.176  ; 7.176  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 6.114  ; 6.114  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 6.721  ; 6.721  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 5.866  ; 5.866  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 6.129  ; 6.129  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 5.903  ; 5.903  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 5.670  ; 5.670  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 6.721  ; 6.721  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 6.436  ; 6.436  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 5.734  ; 5.734  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 6.254  ; 6.254  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 6.058  ; 6.058  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 6.254  ; 6.254  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 5.972  ; 5.972  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 5.648  ; 5.648  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 5.733  ; 5.733  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 5.643  ; 5.643  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 6.117  ; 6.117  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 6.414  ; 6.414  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 5.496  ; 5.496  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 6.038  ; 6.038  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 6.320  ; 6.320  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 6.327  ; 6.327  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 5.733  ; 5.733  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 6.405  ; 6.405  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 6.414  ; 6.414  ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 2.559  ; 2.559  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 2.245  ; 2.245  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 2.328  ; 2.328  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 2.341  ; 2.341  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 2.469  ; 2.469  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 2.346  ; 2.346  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 2.510  ; 2.510  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 2.319  ; 2.319  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 2.411  ; 2.411  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 2.327  ; 2.327  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 2.399  ; 2.399  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 2.507  ; 2.507  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 2.559  ; 2.559  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 2.495  ; 2.495  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 2.702  ; 2.702  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 2.679  ; 2.679  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 2.717  ; 2.717  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 3.318  ; 3.318  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 3.072  ; 3.072  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 3.119  ; 3.119  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 3.126  ; 3.126  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 3.115  ; 3.115  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 3.194  ; 3.194  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 3.144  ; 3.144  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 3.098  ; 3.098  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 3.152  ; 3.152  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 3.287  ; 3.287  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 3.313  ; 3.313  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 3.292  ; 3.292  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 3.295  ; 3.295  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 3.307  ; 3.307  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 3.318  ; 3.318  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 3.318  ; 3.318  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 3.270  ; 3.270  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 2.848  ; 2.848  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 2.660  ; 2.660  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 2.709  ; 2.709  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 2.678  ; 2.678  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.762 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.762 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 4.288  ; 4.288  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 5.359  ; 5.359  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 4.909  ; 4.909  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 4.574  ; 4.574  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 4.621  ; 4.621  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 4.489  ; 4.489  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 4.555  ; 4.555  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 5.549  ; 5.549  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 4.482  ; 4.482  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 4.512  ; 4.512  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 4.524  ; 4.524  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 4.486  ; 4.486  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 4.562  ; 4.562  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 4.453  ; 4.453  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 4.452  ; 4.452  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 4.476  ; 4.476  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 4.374  ; 4.374  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 4.517  ; 4.517  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 4.429  ; 4.429  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 4.379  ; 4.379  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 4.508  ; 4.508  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 4.345  ; 4.345  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 4.365  ; 4.365  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 4.382  ; 4.382  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 4.453  ; 4.453  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 4.356  ; 4.356  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 4.332  ; 4.332  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 4.431  ; 4.431  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 4.331  ; 4.331  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 4.437  ; 4.437  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 4.288  ; 4.288  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 4.892  ; 4.892  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 4.589  ; 4.589  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 3.967  ; 3.967  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 3.967  ; 3.967  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 4.197  ; 4.197  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 4.367  ; 4.367  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 5.330  ; 5.330  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 5.558  ; 5.558  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 5.765  ; 5.765  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 5.330  ; 5.330  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 5.832  ; 5.832  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 5.621  ; 5.621  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 5.689  ; 5.689  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 5.679  ; 5.679  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 5.280  ; 5.280  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 5.679  ; 5.679  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 5.655  ; 5.655  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 5.384  ; 5.384  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 5.302  ; 5.302  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 5.316  ; 5.316  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 5.280  ; 5.280  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 5.292  ; 5.292  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 5.203  ; 5.203  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 5.335  ; 5.335  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 5.203  ; 5.203  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 5.453  ; 5.453  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 5.477  ; 5.477  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 5.225  ; 5.225  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 5.449  ; 5.449  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 5.400  ; 5.400  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 5.478  ; 5.478  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 5.569  ; 5.569  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 5.486  ; 5.486  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 5.478  ; 5.478  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 5.602  ; 5.602  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 5.582  ; 5.582  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 5.535  ; 5.535  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 5.561  ; 5.561  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 5.421  ; 5.421  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 6.112  ; 6.112  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 5.421  ; 5.421  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 6.211  ; 6.211  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 6.348  ; 6.348  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 6.239  ; 6.239  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 6.594  ; 6.594  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 5.618  ; 5.618  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 5.227  ; 5.227  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 5.647  ; 5.647  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 5.869  ; 5.869  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 5.663  ; 5.663  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 5.531  ; 5.531  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 6.487  ; 6.487  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 6.113  ; 6.113  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 5.227  ; 5.227  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 5.140  ; 5.140  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 5.696  ; 5.696  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 5.834  ; 5.834  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 5.533  ; 5.533  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 5.307  ; 5.307  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 5.325  ; 5.325  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 5.140  ; 5.140  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 5.608  ; 5.608  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 5.109  ; 5.109  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 5.109  ; 5.109  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 5.642  ; 5.642  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 6.000  ; 6.000  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 6.006  ; 6.006  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 5.419  ; 5.419  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 6.095  ; 6.095  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 6.043  ; 6.043  ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 2.245  ; 2.245  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 2.245  ; 2.245  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 2.328  ; 2.328  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 2.341  ; 2.341  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 2.469  ; 2.469  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 2.346  ; 2.346  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 2.510  ; 2.510  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 2.319  ; 2.319  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 2.411  ; 2.411  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 2.327  ; 2.327  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 2.399  ; 2.399  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 2.507  ; 2.507  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 2.559  ; 2.559  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 2.495  ; 2.495  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 2.702  ; 2.702  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 2.679  ; 2.679  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 2.717  ; 2.717  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 2.716  ; 2.716  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 2.716  ; 2.716  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 2.865  ; 2.865  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 2.959  ; 2.959  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 2.879  ; 2.879  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 2.824  ; 2.824  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 2.938  ; 2.938  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 2.951  ; 2.951  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 2.831  ; 2.831  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 2.905  ; 2.905  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 2.892  ; 2.892  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 2.871  ; 2.871  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 2.890  ; 2.890  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 2.875  ; 2.875  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 2.771  ; 2.771  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 2.926  ; 2.926  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 2.858  ; 2.858  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 2.848  ; 2.848  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 2.660  ; 2.660  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 2.709  ; 2.709  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 2.678  ; 2.678  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.762 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.762 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+--------------+-------------+-------+----+----+-------+
; Input Port   ; Output Port ; RR    ; RF ; FR ; FF    ;
+--------------+-------------+-------+----+----+-------+
; SWITCH_I[17] ; GPIO_0[33]  ; 6.623 ;    ;    ; 6.623 ;
+--------------+-------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+--------------+-------------+-------+----+----+-------+
; Input Port   ; Output Port ; RR    ; RF ; FR ; FF    ;
+--------------+-------------+-------+----+----+-------+
; SWITCH_I[17] ; GPIO_0[33]  ; 6.623 ;    ;    ; 6.623 ;
+--------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                               ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 4.254 ;      ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 4.254 ;      ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 2.263 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 2.379 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 2.409 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 2.409 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 2.263 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 2.263 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 2.263 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 2.263 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 2.428 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 2.398 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 2.428 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 2.428 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 2.431 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 2.431 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 2.441 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 2.441 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 2.420 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                       ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 4.254 ;      ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 4.254 ;      ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 2.263 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 2.379 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 2.409 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 2.409 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 2.263 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 2.263 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 2.263 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 2.263 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 2.428 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 2.398 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 2.428 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 2.428 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 2.431 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 2.431 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 2.441 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 2.441 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 2.420 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 4.254     ;           ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 4.254     ;           ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 2.263     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 2.379     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 2.409     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 2.409     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 2.263     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 2.263     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 2.263     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 2.263     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 2.428     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 2.398     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 2.428     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 2.428     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 2.431     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 2.431     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 2.441     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 2.441     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 2.420     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 4.254     ;           ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 4.254     ;           ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 2.263     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 2.379     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 2.409     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 2.409     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 2.263     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 2.263     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 2.263     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 2.263     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 2.428     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 2.398     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 2.428     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 2.428     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 2.431     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 2.431     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 2.441     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 2.441     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 2.420     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+
; Clock                                      ; Setup    ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+
; Worst-case Slack                           ; -4.004   ; 0.215 ; -5.213    ; 1.993   ; 1.666               ;
;  C_50MHz                                   ; 11.251   ; 0.215 ; 6.340     ; 1.993   ; 7.500               ;
;  u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.004   ; 0.215 ; -5.213    ; 3.602   ; 1.666               ;
; Design-wide TNS                            ; -264.612 ; 0.0   ; -1127.178 ; 0.0     ; 0.0                 ;
;  C_50MHz                                   ; 0.000    ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  u7|sdram_pll1|altpll_component|pll|clk[0] ; -264.612 ; 0.000 ; -1127.178 ; 0.000   ; 0.000               ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; 9.281  ; 9.281  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; 4.099  ; 4.099  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; 5.517  ; 5.517  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; 9.281  ; 9.281  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; 5.411  ; 5.411  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; 3.681  ; 3.681  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; 5.411  ; 5.411  ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; 5.899  ; 5.899  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; 5.899  ; 5.899  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; 3.487  ; 3.487  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; 4.120  ; 4.120  ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 4.369  ; 4.369  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 1.308  ; 1.308  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[1]      ; C_50MHz    ; -0.013 ; -0.013 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[2]      ; C_50MHz    ; 0.021  ; 0.021  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[3]      ; C_50MHz    ; -0.082 ; -0.082 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; 1.446  ; 1.446  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; 0.249  ; 0.249  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; 0.272  ; 0.272  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; 1.225  ; 1.225  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; 1.569  ; 1.569  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; 4.369  ; 4.369  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; 4.102  ; 4.102  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; 4.126  ; 4.126  ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; 6.890  ; 6.890  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; 6.646  ; 6.646  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; 6.599  ; 6.599  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; 6.802  ; 6.802  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; 6.503  ; 6.503  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; 6.502  ; 6.502  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; 6.634  ; 6.634  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; 6.759  ; 6.759  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; 6.532  ; 6.532  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; 6.519  ; 6.519  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; 6.890  ; 6.890  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; 6.673  ; 6.673  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; 6.691  ; 6.691  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; 6.651  ; 6.651  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; -2.102 ; -2.102 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; -2.102 ; -2.102 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; -2.774 ; -2.774 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; -2.877 ; -2.877 ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; -1.922 ; -1.922 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; -1.922 ; -1.922 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; -2.657 ; -2.657 ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; -1.777 ; -1.777 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; -2.045 ; -2.045 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; -1.777 ; -1.777 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; -2.106 ; -2.106 ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 0.671  ; 0.671  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 0.671  ; 0.671  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[1]      ; C_50MHz    ; 0.413  ; 0.413  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[2]      ; C_50MHz    ; 0.391  ; 0.391  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[3]      ; C_50MHz    ; 0.437  ; 0.437  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; -0.289 ; -0.289 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; 0.239  ; 0.239  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; 0.263  ; 0.263  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; -0.138 ; -0.138 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; -0.284 ; -0.284 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; -2.214 ; -2.214 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; -2.093 ; -2.093 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; -2.154 ; -2.154 ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; -3.704 ; -3.704 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; -3.811 ; -3.811 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; -3.771 ; -3.771 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; -3.878 ; -3.878 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; -3.705 ; -3.705 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; -3.704 ; -3.704 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; -3.805 ; -3.805 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; -3.859 ; -3.859 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; -3.739 ; -3.739 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; -3.729 ; -3.729 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; -3.957 ; -3.957 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; -3.820 ; -3.820 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; -3.822 ; -3.822 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; -3.823 ; -3.823 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 9.916  ; 9.916  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 9.667  ; 9.667  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 9.600  ; 9.600  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 7.792  ; 7.792  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 7.920  ; 7.920  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 7.645  ; 7.645  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 7.725  ; 7.725  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 9.916  ; 9.916  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 7.627  ; 7.627  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 7.678  ; 7.678  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 7.696  ; 7.696  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 7.641  ; 7.641  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 7.842  ; 7.842  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 7.567  ; 7.567  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 7.570  ; 7.570  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 7.608  ; 7.608  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 7.377  ; 7.377  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 7.677  ; 7.677  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 7.493  ; 7.493  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 7.375  ; 7.375  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 7.627  ; 7.627  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 7.347  ; 7.347  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 7.376  ; 7.376  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 7.385  ; 7.385  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 7.589  ; 7.589  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 7.367  ; 7.367  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 7.335  ; 7.335  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 7.557  ; 7.557  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 7.299  ; 7.299  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 7.553  ; 7.553  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 7.245  ; 7.245  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 9.112  ; 9.112  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 7.875  ; 7.875  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 8.835  ; 8.835  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 7.179  ; 7.179  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 8.835  ; 8.835  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 8.092  ; 8.092  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 10.938 ; 10.938 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 10.412 ; 10.412 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 10.858 ; 10.858 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 10.128 ; 10.128 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 10.938 ; 10.938 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 10.407 ; 10.407 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 10.611 ; 10.611 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 10.831 ; 10.831 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 10.798 ; 10.798 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 10.798 ; 10.798 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 10.795 ; 10.795 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 10.322 ; 10.322 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 10.663 ; 10.663 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 10.654 ; 10.654 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 10.598 ; 10.598 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 10.609 ; 10.609 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 10.779 ; 10.779 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 10.415 ; 10.415 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 10.779 ; 10.779 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 10.642 ; 10.642 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 10.728 ; 10.728 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 10.707 ; 10.707 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 10.666 ; 10.666 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 10.565 ; 10.565 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 10.433 ; 10.433 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 10.258 ; 10.258 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 10.079 ; 10.079 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 10.078 ; 10.078 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 10.433 ; 10.433 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 10.402 ; 10.402 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 10.349 ; 10.349 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 10.337 ; 10.337 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 12.871 ; 12.871 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 11.939 ; 11.939 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 10.544 ; 10.544 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 12.213 ; 12.213 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 12.390 ; 12.390 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 12.260 ; 12.260 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 12.871 ; 12.871 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 11.048 ; 11.048 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 12.179 ; 12.179 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 10.514 ; 10.514 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 11.166 ; 11.166 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 10.633 ; 10.633 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 10.155 ; 10.155 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 12.179 ; 12.179 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 11.593 ; 11.593 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 10.260 ; 10.260 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 11.462 ; 11.462 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 10.965 ; 10.965 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 11.462 ; 11.462 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 10.742 ; 10.742 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 10.009 ; 10.009 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 10.198 ; 10.198 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 10.022 ; 10.022 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 11.141 ; 11.141 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 11.571 ; 11.571 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 9.748  ; 9.748  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 11.100 ; 11.100 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 11.312 ; 11.312 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 11.440 ; 11.440 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 10.382 ; 10.382 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 11.420 ; 11.420 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 11.571 ; 11.571 ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 5.213  ; 5.213  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 4.573  ; 4.573  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 4.660  ; 4.660  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 4.676  ; 4.676  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 4.972  ; 4.972  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 4.670  ; 4.670  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 5.054  ; 5.054  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 4.643  ; 4.643  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 4.904  ; 4.904  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 4.648  ; 4.648  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 4.828  ; 4.828  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 5.113  ; 5.113  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 5.213  ; 5.213  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 4.980  ; 4.980  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 5.418  ; 5.418  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 5.454  ; 5.454  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 5.531  ; 5.531  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 6.868  ; 6.868  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 6.360  ; 6.360  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 6.437  ; 6.437  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 6.446  ; 6.446  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 6.440  ; 6.440  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 6.599  ; 6.599  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 6.483  ; 6.483  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 6.414  ; 6.414  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 6.479  ; 6.479  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 6.739  ; 6.739  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 6.856  ; 6.856  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 6.833  ; 6.833  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 6.839  ; 6.839  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 6.851  ; 6.851  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 6.868  ; 6.868  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 6.860  ; 6.860  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 6.814  ; 6.814  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 5.770  ; 5.770  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 5.428  ; 5.428  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 5.466  ; 5.466  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 5.440  ; 5.440  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.048 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.048 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 4.288  ; 4.288  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 5.359  ; 5.359  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 4.909  ; 4.909  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 4.574  ; 4.574  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 4.621  ; 4.621  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 4.489  ; 4.489  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 4.555  ; 4.555  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 5.549  ; 5.549  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 4.482  ; 4.482  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 4.512  ; 4.512  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 4.524  ; 4.524  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 4.486  ; 4.486  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 4.562  ; 4.562  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 4.453  ; 4.453  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 4.452  ; 4.452  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 4.476  ; 4.476  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 4.374  ; 4.374  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 4.517  ; 4.517  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 4.429  ; 4.429  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 4.379  ; 4.379  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 4.508  ; 4.508  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 4.345  ; 4.345  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 4.365  ; 4.365  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 4.382  ; 4.382  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 4.453  ; 4.453  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 4.356  ; 4.356  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 4.332  ; 4.332  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 4.431  ; 4.431  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 4.331  ; 4.331  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 4.437  ; 4.437  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 4.288  ; 4.288  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 4.892  ; 4.892  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 4.589  ; 4.589  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 3.967  ; 3.967  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 3.967  ; 3.967  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 4.197  ; 4.197  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 4.367  ; 4.367  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 5.330  ; 5.330  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 5.558  ; 5.558  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 5.765  ; 5.765  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 5.330  ; 5.330  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 5.832  ; 5.832  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 5.621  ; 5.621  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 5.689  ; 5.689  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 5.679  ; 5.679  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 5.280  ; 5.280  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 5.679  ; 5.679  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 5.655  ; 5.655  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 5.384  ; 5.384  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 5.302  ; 5.302  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 5.316  ; 5.316  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 5.280  ; 5.280  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 5.292  ; 5.292  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 5.203  ; 5.203  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 5.335  ; 5.335  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 5.203  ; 5.203  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 5.453  ; 5.453  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 5.477  ; 5.477  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 5.225  ; 5.225  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 5.449  ; 5.449  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 5.400  ; 5.400  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 5.478  ; 5.478  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 5.569  ; 5.569  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 5.486  ; 5.486  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 5.478  ; 5.478  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 5.602  ; 5.602  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 5.582  ; 5.582  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 5.535  ; 5.535  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 5.561  ; 5.561  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 5.421  ; 5.421  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 6.112  ; 6.112  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 5.421  ; 5.421  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 6.211  ; 6.211  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 6.348  ; 6.348  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 6.239  ; 6.239  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 6.594  ; 6.594  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 5.618  ; 5.618  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 5.227  ; 5.227  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 5.647  ; 5.647  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 5.869  ; 5.869  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 5.663  ; 5.663  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 5.531  ; 5.531  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 6.487  ; 6.487  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 6.113  ; 6.113  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 5.227  ; 5.227  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 5.140  ; 5.140  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 5.696  ; 5.696  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 5.834  ; 5.834  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 5.533  ; 5.533  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 5.307  ; 5.307  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 5.325  ; 5.325  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 5.140  ; 5.140  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 5.608  ; 5.608  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 5.109  ; 5.109  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 5.109  ; 5.109  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 5.642  ; 5.642  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 6.000  ; 6.000  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 6.006  ; 6.006  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 5.419  ; 5.419  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 6.095  ; 6.095  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 6.043  ; 6.043  ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 2.245  ; 2.245  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 2.245  ; 2.245  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 2.328  ; 2.328  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 2.341  ; 2.341  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 2.469  ; 2.469  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 2.346  ; 2.346  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 2.510  ; 2.510  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 2.319  ; 2.319  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 2.411  ; 2.411  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 2.327  ; 2.327  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 2.399  ; 2.399  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 2.507  ; 2.507  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 2.559  ; 2.559  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 2.495  ; 2.495  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 2.702  ; 2.702  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 2.679  ; 2.679  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 2.717  ; 2.717  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 2.716  ; 2.716  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 2.716  ; 2.716  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 2.865  ; 2.865  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 2.959  ; 2.959  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 2.879  ; 2.879  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 2.824  ; 2.824  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 2.938  ; 2.938  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 2.951  ; 2.951  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 2.831  ; 2.831  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 2.905  ; 2.905  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 2.892  ; 2.892  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 2.871  ; 2.871  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 2.890  ; 2.890  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 2.875  ; 2.875  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 2.771  ; 2.771  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 2.926  ; 2.926  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 2.858  ; 2.858  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 2.848  ; 2.848  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 2.660  ; 2.660  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 2.709  ; 2.709  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 2.678  ; 2.678  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.762 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.762 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------+
; Progagation Delay                                      ;
+--------------+-------------+--------+----+----+--------+
; Input Port   ; Output Port ; RR     ; RF ; FR ; FF     ;
+--------------+-------------+--------+----+----+--------+
; SWITCH_I[17] ; GPIO_0[33]  ; 11.352 ;    ;    ; 11.352 ;
+--------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Progagation Delay                            ;
+--------------+-------------+-------+----+----+-------+
; Input Port   ; Output Port ; RR    ; RF ; FR ; FF    ;
+--------------+-------------+-------+----+----+-------+
; SWITCH_I[17] ; GPIO_0[33]  ; 6.623 ;    ;    ; 6.623 ;
+--------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; C_50MHz                                   ; C_50MHz                                   ; 79910    ; 0        ; 0        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; C_50MHz                                   ; 40       ; 0        ; 0        ; 0        ;
; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 181      ; 0        ; 0        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 13701    ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; C_50MHz                                   ; C_50MHz                                   ; 79910    ; 0        ; 0        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; C_50MHz                                   ; 40       ; 0        ; 0        ; 0        ;
; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 181      ; 0        ; 0        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 13701    ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; C_50MHz                                   ; C_50MHz                                   ; 172      ; 30       ; 2        ; 0        ;
; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 252      ; 0        ; 2        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0        ; 30       ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; C_50MHz                                   ; C_50MHz                                   ; 172      ; 30       ; 2        ; 0        ;
; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 252      ; 0        ; 2        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0        ; 30       ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 46    ; 46   ;
; Unconstrained Input Port Paths  ; 694   ; 694  ;
; Unconstrained Output Ports      ; 129   ; 129  ;
; Unconstrained Output Port Paths ; 411   ; 411  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Jan 13 18:19:11 2015
Info: Command: quartus_sta experiment3 -c experiment3
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_21m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info (332104): Reading SDC File: 'experiment3.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u7|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name {u7|sdram_pll1|altpll_component|pll|clk[0]} {u7|sdram_pll1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u7|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 12 -phase -126.00 -duty_cycle 50.00 -name {u7|sdram_pll1|altpll_component|pll|clk[1]} {u7|sdram_pll1|altpll_component|pll|clk[1]}
Warning (332060): Node: GPIO_1[10] was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.004      -264.612 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    11.251         0.000 C_50MHz 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 C_50MHz 
    Info (332119):     0.391         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -5.213
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.213     -1127.178 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     6.340         0.000 C_50MHz 
Info (332146): Worst-case removal slack is 3.430
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.430         0.000 C_50MHz 
    Info (332119):     5.197         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.666
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.666         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     7.500         0.000 C_50MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: GPIO_1[10] was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.494
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.494       -95.282 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    16.174         0.000 C_50MHz 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 C_50MHz 
    Info (332119):     0.215         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -2.886
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.886      -532.184 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     7.887         0.000 C_50MHz 
Info (332146): Worst-case removal slack is 1.993
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.993         0.000 C_50MHz 
    Info (332119):     3.602         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.666
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.666         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     7.500         0.000 C_50MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 356 megabytes
    Info: Processing ended: Tue Jan 13 18:19:14 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


