\hypertarget{stm32f4xx__hal__rcc__ex_8h}{}\doxysection{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.h File Reference}
\label{stm32f4xx__hal__rcc__ex_8h}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_rcc\_ex.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_rcc\_ex.h}}


Header file of R\+CC H\+AL Extension module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em R\+CC P\+LL configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga56d9ad48b28e7aa4ad3aadca5b4fd431}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+P\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+Q\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the main P\+LL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+I2\+S\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the P\+L\+L\+I2S clock multiplication and division factors . \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gafb1e90a88869585b970749de3c16ce4a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET}}~(\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga539e07c3b3c55f1f1d47231341fb11e1}{R\+C\+C\+\_\+\+O\+F\+F\+S\+ET}} + 0x08U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gad54d8ad9b3511329efee38b3ad0665de}{P\+L\+L\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}}~2U  /$\ast$ 2 ms $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga12835741fbedd278ad1e91abebe00837}{I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+N\+\_\+\+V\+A\+L\+UE}}(V\+A\+L\+UE)~((50U $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 432U))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+N\+\_\+\+V\+A\+L\+UE}}(V\+A\+L\+UE)~((50U $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 432U))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+R\+\_\+\+V\+A\+L\+UE}}(V\+A\+L\+UE)~((2U $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 7U))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{H\+A\+L\+\_\+\+R\+C\+C\+Ex\+\_\+\+Periph\+C\+L\+K\+Config}} (R\+C\+C\+\_\+\+Periph\+C\+L\+K\+Init\+Type\+Def $\ast$Periph\+Clk\+Init)
\item 
void \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{H\+A\+L\+\_\+\+R\+C\+C\+Ex\+\_\+\+Get\+Periph\+C\+L\+K\+Config}} (R\+C\+C\+\_\+\+Periph\+C\+L\+K\+Init\+Type\+Def $\ast$Periph\+Clk\+Init)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{H\+A\+L\+\_\+\+R\+C\+C\+Ex\+\_\+\+Get\+Periph\+C\+L\+K\+Freq}} (uint32\+\_\+t Periph\+Clk)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of R\+CC H\+AL Extension module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 