
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_4.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_4.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol8.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 73 in file
	'sobol8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol8 line 20 in file
		'sobol8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol8 line 49 in file
		'sobol8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    sobol8/54     |   8    |    8    |      3       |
======================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 96 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_4.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_4.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_4.sv:109: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Loaded 10 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol8 mul_border acc pe_border ireg_inner mul_inner pe_inner array_4
set current_design array_4
array_4
link

  Linking design 'array_4'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_4                     /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_4.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (9 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_4' with
	the parameters "IWIDTH=8,OWIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH8_OWIDTH16 line 96 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH8_OWIDTH16)
Information: Building the design 'pe_inner' instantiated from design 'array_4' with
	the parameters "IWIDTH=8,OWIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH8_OWIDTH16 line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH8_OWIDTH16)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border_WIDTH8 line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH8)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH8 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH8)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)
Presto compilation completed successfully. (mul_border_WIDTH8)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH16 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH16)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH8 line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH8)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[3] en_i[2] en_i[1] en_i[0] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ifm[2][3] ifm[2][2] ifm[2][1] ifm[2][0] ifm[1][7] ifm[1][6] ifm[1][5] ifm[1][4] ifm[1][3] ifm[1][2] ifm[1][1] ifm[1][0] ifm[0][7] ifm[0][6] ifm[0][5] ifm[0][4] ifm[0][3] ifm[0][2] ifm[0][1] ifm[0][0] wght_sign[3] wght_sign[2] wght_sign[1] wght_sign[0] wght_abs[3][6] wght_abs[3][5] wght_abs[3][4] wght_abs[3][3] wght_abs[3][2] wght_abs[3][1] wght_abs[3][0] wght_abs[2][6] wght_abs[2][5] wght_abs[2][4] wght_abs[2][3] wght_abs[2][2] wght_abs[2][1] wght_abs[2][0] wght_abs[1][6] wght_abs[1][5] wght_abs[1][4] wght_abs[1][3] wght_abs[1][2] wght_abs[1][1] wght_abs[1][0] wght_abs[0][6] wght_abs[0][5] wght_abs[0][4] wght_abs[0][3] wght_abs[0][2] wght_abs[0][1] wght_abs[0][0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[3] en_i[2] en_i[1] en_i[0] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ifm[2][3] ifm[2][2] ifm[2][1] ifm[2][0] ifm[1][7] ifm[1][6] ifm[1][5] ifm[1][4] ifm[1][3] ifm[1][2] ifm[1][1] ifm[1][0] ifm[0][7] ifm[0][6] ifm[0][5] ifm[0][4] ifm[0][3] ifm[0][2] ifm[0][1] ifm[0][0] wght_sign[3] wght_sign[2] wght_sign[1] wght_sign[0] wght_abs[3][6] wght_abs[3][5] wght_abs[3][4] wght_abs[3][3] wght_abs[3][2] wght_abs[3][1] wght_abs[3][0] wght_abs[2][6] wght_abs[2][5] wght_abs[2][4] wght_abs[2][3] wght_abs[2][2] wght_abs[2][1] wght_abs[2][0] wght_abs[1][6] wght_abs[1][5] wght_abs[1][4] wght_abs[1][3] wght_abs[1][2] wght_abs[1][1] wght_abs[1][0] wght_abs[0][6] wght_abs[0][5] wght_abs[0][4] wght_abs[0][3] wght_abs[0][2] wght_abs[0][1] wght_abs[0][0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_4'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 170 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_4 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH16_0'
  Processing 'mul_inner_WIDTH8_0'
  Processing 'wreg_WIDTH8_0'
  Processing 'ireg_inner_0'
  Processing 'pe_inner_IWIDTH8_OWIDTH16_0'
  Processing 'sobol8_0'
  Processing 'mul_border_WIDTH8_0'
  Processing 'ireg_border_WIDTH8_0'
  Processing 'pe_border_IWIDTH8_OWIDTH16_0'
  Processing 'array_4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH16_1_DW01_add_0'
  Processing 'mul_inner_WIDTH8_1_DW01_cmp2_0'
  Processing 'acc_WIDTH16_2_DW01_add_0_DW01_add_1'
  Processing 'mul_inner_WIDTH8_2_DW01_cmp2_0_DW01_cmp2_1'
  Processing 'acc_WIDTH16_3_DW01_add_0_DW01_add_2'
  Processing 'mul_inner_WIDTH8_3_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'acc_WIDTH16_4_DW01_add_0_DW01_add_3'
  Processing 'mul_border_WIDTH8_1_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'mul_border_WIDTH8_1_DW01_cmp2_1_DW01_cmp2_4'
  Processing 'sobol8_1_DW01_add_0_DW01_add_4'
  Processing 'sobol8_2_DW01_add_0_DW01_add_5'
  Processing 'ireg_border_WIDTH8_1_DW01_sub_0'
  Processing 'acc_WIDTH16_5_DW01_add_0_DW01_add_6'
  Processing 'mul_inner_WIDTH8_4_DW01_cmp2_0_DW01_cmp2_5'
  Processing 'acc_WIDTH16_6_DW01_add_0_DW01_add_7'
  Processing 'mul_inner_WIDTH8_5_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'acc_WIDTH16_7_DW01_add_0_DW01_add_8'
  Processing 'mul_inner_WIDTH8_6_DW01_cmp2_0_DW01_cmp2_7'
  Processing 'acc_WIDTH16_8_DW01_add_0_DW01_add_9'
  Processing 'mul_border_WIDTH8_2_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'mul_border_WIDTH8_2_DW01_cmp2_1_DW01_cmp2_9'
  Processing 'sobol8_3_DW01_add_0_DW01_add_10'
  Processing 'sobol8_4_DW01_add_0_DW01_add_11'
  Processing 'ireg_border_WIDTH8_2_DW01_sub_0_DW01_sub_1'
  Processing 'acc_WIDTH16_9_DW01_add_0_DW01_add_12'
  Processing 'mul_inner_WIDTH8_7_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'acc_WIDTH16_10_DW01_add_0_DW01_add_13'
  Processing 'mul_inner_WIDTH8_8_DW01_cmp2_0_DW01_cmp2_11'
  Processing 'acc_WIDTH16_11_DW01_add_0_DW01_add_14'
  Processing 'mul_inner_WIDTH8_9_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'acc_WIDTH16_12_DW01_add_0_DW01_add_15'
  Processing 'mul_border_WIDTH8_3_DW01_cmp2_0_DW01_cmp2_13'
  Processing 'mul_border_WIDTH8_3_DW01_cmp2_1_DW01_cmp2_14'
  Processing 'sobol8_5_DW01_add_0_DW01_add_16'
  Processing 'sobol8_6_DW01_add_0_DW01_add_17'
  Processing 'ireg_border_WIDTH8_3_DW01_sub_0_DW01_sub_2'
  Processing 'acc_WIDTH16_13_DW01_add_0_DW01_add_18'
  Processing 'mul_inner_WIDTH8_10_DW01_cmp2_0_DW01_cmp2_15'
  Processing 'acc_WIDTH16_14_DW01_add_0_DW01_add_19'
  Processing 'mul_inner_WIDTH8_11_DW01_cmp2_0_DW01_cmp2_16'
  Processing 'acc_WIDTH16_15_DW01_add_0_DW01_add_20'
  Processing 'mul_inner_WIDTH8_0_DW01_cmp2_0_DW01_cmp2_17'
  Processing 'acc_WIDTH16_0_DW01_add_0_DW01_add_21'
  Processing 'mul_border_WIDTH8_0_DW01_cmp2_0_DW01_cmp2_18'
  Processing 'mul_border_WIDTH8_0_DW01_cmp2_1_DW01_cmp2_19'
  Processing 'sobol8_7_DW01_add_0_DW01_add_22'
  Processing 'sobol8_0_DW01_add_0_DW01_add_23'
  Processing 'ireg_border_WIDTH8_0_DW01_sub_0_DW01_sub_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   11555.9      0.93      46.7      18.7                          
    0:00:08   11552.9      0.94      46.8      18.7                          
    0:00:08   11552.9      0.94      46.8      18.7                          
    0:00:08   11552.4      0.94      46.7      18.7                          
    0:00:08   11552.4      0.94      46.7      18.7                          
    0:00:09   11411.8      0.88      42.9       7.8                          
    0:00:09   11408.8      0.80      41.6       7.8                          
    0:00:09   11459.6      0.68      38.7       7.8                          
    0:00:09   11473.8      0.67      36.4       7.8                          
    0:00:09   11483.0      0.65      34.1       7.8                          
    0:00:09   11520.6      0.62      31.8       7.8                          
    0:00:10   11519.8      0.62      31.8       7.8                          
    0:00:10   11520.6      0.62      31.8       7.8                          
    0:00:10   11548.6      0.62      31.5       7.8                          
    0:00:10   11586.7      0.61      31.1       7.8                          
    0:00:10   11586.7      0.61      31.1       7.8                          
    0:00:10   11586.7      0.61      31.1       7.8                          
    0:00:10   11586.7      0.61      31.1       7.8                          
    0:00:10   11589.2      0.61      31.1       3.7                          
    0:00:10   11610.6      0.62      31.1       0.0                          
    0:00:10   11610.6      0.62      31.1       0.0                          
    0:00:10   11610.6      0.62      31.1       0.0                          
    0:00:10   11610.6      0.62      31.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   11610.6      0.62      28.9       0.0                          
    0:00:10   11625.6      0.61      28.7       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:10   11644.9      0.60      28.3       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:10   11659.9      0.59      28.1       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:10   11677.4      0.54      27.7       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:10   11692.4      0.53      27.4       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11734.1      0.53      27.1       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11743.2      0.52      26.9       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11760.5      0.52      26.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11775.3      0.52      26.1       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11792.0      0.51      25.8       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11809.3      0.51      25.6       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11846.7      0.50      25.4       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11857.3      0.50      25.3       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11887.6      0.50      25.0       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11931.0      0.49      24.6       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11957.2      0.48      24.4       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   11999.7      0.48      24.3       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   12074.6      0.48      24.2       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   12115.3      0.47      24.0       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   12140.2      0.47      23.9       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   12182.9      0.47      23.9       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   12213.7      0.47      23.8       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   12206.5      0.46      23.7       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12213.1      0.46      23.5       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12219.8      0.46      23.4       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12207.8      0.46      23.3       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12220.5      0.46      23.1       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:12   12196.4      0.46      22.6       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:12   12223.1      0.46      22.6       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12225.9      0.45      22.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12238.6      0.45      22.4       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12245.7      0.45      22.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12255.3      0.45      21.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12232.7      0.45      21.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12233.2      0.45      21.9       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:12   12242.4      0.45      21.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12247.5      0.44      21.3       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12253.6      0.44      21.2       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12314.0      0.44      21.1       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   12365.1      0.44      20.9       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12380.4      0.43      20.8       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12388.0      0.43      20.6       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12432.2      0.43      20.5       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12452.3      0.43      20.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12455.3      0.43      20.3       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12458.4      0.43      20.1       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12458.4      0.43      20.1       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12459.7      0.42      20.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12459.4      0.42      19.9       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12484.1      0.42      19.8       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   12488.6      0.42      19.7       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:14   12479.5      0.42      19.6       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:14   12353.2      0.41      18.6       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:14   12295.2      0.39      16.9       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:14   12267.5      0.38      16.7       0.0                          
    0:00:15   12167.9      0.38      16.7       7.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   12167.9      0.38      16.7       7.8                          
    0:00:15   12211.1      0.37      16.6       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:15   12233.5      0.37      16.5       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:15   12236.0      0.37      16.5       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:15   12238.1      0.37      16.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:15   12244.4      0.37      16.4       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:15   12256.6      0.37      16.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:15   12278.2      0.37      16.2       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:15   12279.5      0.36      16.2       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/mac_done
    0:00:15   12280.7      0.36      16.2       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/mac_done
    0:00:16   12280.7      0.36      16.2       0.0                          
    0:00:16   12283.5      0.36      16.1       0.0                          
    0:00:16   12280.5      0.36      15.8       0.0                          
    0:00:16   12270.1      0.36      15.7       0.0                          
    0:00:16   12269.6      0.36      15.7       0.0                          
    0:00:16   12270.6      0.36      15.6       0.0                          
    0:00:16   12269.3      0.36      15.6       0.0                          
    0:00:16   12268.5      0.36      15.5       0.0                          
    0:00:16   12269.1      0.36      15.5       0.0                          
    0:00:16   12267.5      0.36      15.5       0.0                          
    0:00:16   12254.8      0.36      15.4       0.0                          
    0:00:16   12254.8      0.36      15.4       0.0                          
    0:00:16   12277.4      0.36      15.3       0.0                          
    0:00:16   12277.4      0.36      15.3       0.0                          
    0:00:16   12299.0      0.36      15.2       0.0                          
    0:00:16   12327.5      0.36      15.1       0.0                          
    0:00:16   12339.7      0.36      15.0       0.0                          
    0:00:17   12364.1      0.36      14.8       0.0                          
    0:00:17   12360.8      0.36      14.7       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17   12360.8      0.36      14.7       0.0                          
    0:00:17   12360.8      0.36      14.7       0.0                          
    0:00:17   12186.0      0.36      14.7       0.0                          
    0:00:17   12114.5      0.36      14.7       0.0                          
    0:00:17   12114.5      0.36      14.7       0.0                          
    0:00:17   12114.5      0.36      14.7       0.0                          
    0:00:17   12114.5      0.36      14.7       0.0                          
    0:00:17   12114.5      0.36      14.7       0.0                          
    0:00:17   12006.3      0.36      14.7       0.0                          
    0:00:17   12004.2      0.36      14.7       0.0                          
    0:00:17   12004.2      0.36      14.7       0.0                          
    0:00:17   12004.2      0.36      14.7       0.0                          
    0:00:17   12004.2      0.36      14.7       0.0                          
    0:00:17   12004.2      0.36      14.7       0.0                          
    0:00:17   12004.2      0.36      14.7       0.0                          
    0:00:17   12004.2      0.36      14.7       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:17   12004.2      0.36      14.7       0.0                          
    0:00:17   12002.2      0.36      14.7       0.0                          
    0:00:17   12002.2      0.36      14.7       0.0                          
    0:00:17   12002.2      0.36      14.7       0.0                          
    0:00:18   12002.7      0.36      14.7       0.0                          
    0:00:18   12002.7      0.36      14.7       0.0                          
    0:00:18   11993.1      0.36      14.7       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 17:04:35 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     44
    Unconnected ports (LINT-28)                                    44

Cells                                                              88
    Connected to power or ground (LINT-32)                         84
    Nets connected to multiple pins on same cell (LINT-33)          4
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH8_0', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_3', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_5', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_6', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_7', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_9', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_10', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_11', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_1_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_1_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_2_DW01_add_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_2_DW01_add_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_3_DW01_add_0_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_3_DW01_add_0_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_5_DW01_add_0_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_5_DW01_add_0_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_6_DW01_add_0_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_6_DW01_add_0_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_7_DW01_add_0_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_7_DW01_add_0_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_9_DW01_add_0_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_9_DW01_add_0_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_10_DW01_add_0_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_10_DW01_add_0_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_11_DW01_add_0_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_11_DW01_add_0_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_13_DW01_add_0_DW01_add_18', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_13_DW01_add_0_DW01_add_18', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_14_DW01_add_0_DW01_add_19', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_14_DW01_add_0_DW01_add_19', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_15_DW01_add_0_DW01_add_20', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_15_DW01_add_0_DW01_add_20', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_12_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_12_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_8_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_8_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_4_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_4_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_0', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH16_0', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_1', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_2', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_3', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH16_1', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_2', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_3', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_4', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_5', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_6', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_7', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_8', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_9', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_10', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_11', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_12', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_13', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_14', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_15', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 71 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_4 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_4'
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:21   11444.4      0.60      27.0       0.2                                0.00  
    0:00:22   11435.5      0.60      26.8       0.2                                0.00  
    0:00:22   11435.5      0.60      26.8       0.2                                0.00  
    0:00:22   11435.5      0.60      26.8       0.2                                0.00  
    0:00:22   11435.5      0.60      26.8       0.2                                0.00  
    0:00:22   11126.2      0.62      24.4       0.2                                0.00  
    0:00:22   11131.8      0.60      23.5       0.2                                0.00  
    0:00:23   11146.5      0.56      22.2       0.1                                0.00  
    0:00:23   11154.4      0.55      22.0       0.1                                0.00  
    0:00:23   11148.5      0.56      21.8       0.1                                0.00  
    0:00:23   11180.8      0.56      21.7       0.1                                0.00  
    0:00:23   11185.1      0.53      21.1       0.1                                0.00  
    0:00:23   11194.8      0.53      20.8       0.1                                0.00  
    0:00:23   11205.7      0.53      20.5       0.1                                0.00  
    0:00:23   11212.6      0.53      20.5       0.1                                0.00  
    0:00:24   11216.1      0.53      20.5       0.1                                0.00  
    0:00:24   11216.1      0.53      20.5       0.1                                0.00  
    0:00:24   11216.1      0.53      20.5       0.1                                0.00  
    0:00:24   11217.9      0.53      20.5       0.0                                0.00  
    0:00:24   11220.5      0.53      20.5       0.0                                0.00  
    0:00:24   11220.5      0.53      20.5       0.0                                0.00  
    0:00:24   11220.5      0.53      20.5       0.0                                0.00  
    0:00:24   11220.5      0.53      20.5       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:24   11220.5      0.53      20.5       0.0                                0.00  
    0:00:24   11247.1      0.52      20.5       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11267.5      0.49      19.8       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11292.4      0.49      19.7       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11305.6      0.48      19.6       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11317.0      0.47      19.4       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11331.3      0.45      19.2       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11359.5      0.44      18.7       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11401.7      0.44      18.4       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11458.8      0.43      18.1       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11477.9      0.42      18.0       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11485.5      0.42      17.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   11500.8      0.41      17.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11529.5      0.41      17.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11536.1      0.41      17.1       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11563.0      0.40      16.9       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11600.1      0.40      16.8       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11599.1      0.40      16.7       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11621.8      0.40      16.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11640.3      0.39      16.5       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11668.8      0.39      16.3       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11670.5      0.39      16.2       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11672.8      0.39      16.0       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11677.2      0.38      15.8       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11677.2      0.38      15.8       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   11694.7      0.38      15.6       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11707.7      0.38      15.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11717.6      0.38      15.4       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11737.4      0.38      15.3       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11727.2      0.37      15.2       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11723.4      0.37      15.1       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11760.5      0.37      15.0       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11761.8      0.37      14.9       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11776.0      0.36      14.7       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11779.1      0.36      14.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11783.9      0.36      14.4       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11786.2      0.36      14.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11790.2      0.35      14.3       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11821.0      0.35      14.0       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11824.0      0.35      14.0       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11852.3      0.35      14.0       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11855.1      0.35      14.0       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   11875.6      0.35      13.8       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   11886.6      0.35      13.8       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   11915.0      0.35      13.9       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   11934.9      0.34      13.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   11944.5      0.34      13.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   11956.0      0.34      13.5       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   11967.9      0.34      13.4       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   11975.8      0.33      13.4       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   11985.4      0.33      13.3       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   11991.5      0.33      13.0       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   11993.6      0.33      13.0       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   12036.8      0.33      12.5       2.4 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   12024.1      0.33      12.4       2.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   12024.1      0.33      12.4       2.4 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12062.2      0.33      12.3       2.4                                0.00  
    0:00:30   12065.5      0.33      12.2       2.4 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12077.9      0.32      12.1       2.4 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12120.4      0.32      12.0       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12148.6      0.32      12.1       2.4 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12156.7      0.32      12.0       2.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12162.1      0.32      12.0       2.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12160.0      0.32      11.9       2.4 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12200.9      0.31      11.9       2.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12218.5      0.31      11.8       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12230.4      0.31      11.8       2.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:30   12256.1      0.31      11.6       2.4 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12257.4      0.30      11.6       2.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12257.4      0.30      11.6       2.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12281.8      0.30      11.5       2.4 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12294.2      0.30      11.4       2.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12325.5      0.30      11.0       2.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12334.6      0.30      11.0       2.4 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12336.1      0.30      10.9       2.4 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12358.3      0.30      10.8       2.4 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12342.8      0.29      10.7       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12333.1      0.29      10.7       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12332.3      0.29      10.6       2.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12358.8      0.29      10.4       2.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12364.1      0.29      10.1       2.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   12349.4      0.28      10.2       2.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12351.1      0.27      10.1       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12352.9      0.27      10.1       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12356.5      0.27      10.1       2.4 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12356.5      0.27      10.1       2.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12336.4      0.27      10.1       2.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12358.5      0.27      10.0       2.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12357.8      0.27       9.9       2.4 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12382.9      0.27       9.8       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12394.6      0.27       9.8       2.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12394.1      0.27       9.8       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12396.9      0.26       9.7       2.4 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12390.0      0.26       9.7       2.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12390.8      0.26       9.6       2.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12400.7      0.26       9.6       2.4 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   12405.5      0.26       9.5       2.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   12404.5      0.26       9.5       2.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   12404.3      0.26       9.5       2.7 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   12384.4      0.26       9.3       2.7 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   12388.0      0.26       9.3       2.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   12384.9      0.26       9.3       2.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   12384.9      0.26       9.3       2.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   12375.3      0.26       9.2       2.7 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   12373.0      0.26       9.0       2.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   12372.7      0.25       9.0       2.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   12393.6      0.25       8.9       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   12394.3      0.25       8.9       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   12396.1      0.25       8.9       2.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   12396.1      0.25       8.8       2.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12401.0      0.24       8.8       2.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12402.5      0.24       8.7       2.7 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12404.5      0.24       8.7       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12404.5      0.24       8.7       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12439.1      0.24       8.6       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12441.1      0.24       8.4       2.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12441.1      0.24       8.4       2.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12450.8      0.24       8.4       2.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12474.4      0.23       8.2       2.7                                0.00  
    0:00:35   12478.2      0.23       8.2       2.7 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12480.5      0.23       8.1       2.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12481.3      0.23       8.1       2.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12488.4      0.23       8.1       2.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   12500.3      0.23       8.1       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:36   12503.6      0.23       8.0       2.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:36   12498.0      0.23       7.9       2.7 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:36   12499.3      0.22       7.8       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:36   12487.9      0.22       7.8       2.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:36   12494.0      0.22       7.6       2.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:36   12494.0      0.22       7.6       2.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:36   12491.7      0.22       7.5       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:36   12489.9      0.22       7.5       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:36   12493.7      0.22       7.4       2.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:36   12496.8      0.22       7.4       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:37   12496.8      0.22       7.4       2.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:37   12494.7      0.22       7.2       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:37   12499.3      0.22       7.0       2.7 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:37   12512.5      0.21       7.0       2.7 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:37   12515.1      0.21       6.9       2.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:37   12515.1      0.21       6.9       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:37   12518.4      0.21       6.9       2.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12520.2      0.21       6.8       2.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12521.4      0.21       6.8       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12520.4      0.21       6.8       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12520.4      0.21       6.8       2.7 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12539.0      0.21       6.8       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12543.5      0.21       6.8       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12544.5      0.21       6.8       2.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12562.1      0.20       6.9       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12562.1      0.20       6.9       2.7 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12592.3      0.20       6.8       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12592.3      0.20       6.7       2.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   12596.9      0.20       6.7       2.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   12614.2      0.20       6.6       2.7                                0.00  
    0:00:39   12615.2      0.19       6.7       2.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   12615.2      0.19       6.7       2.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:40   12621.8      0.19       6.7       2.7                                0.00  
    0:00:40   12631.7      0.19       6.7       2.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:40   12632.7      0.19       6.7       2.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:40   12628.9      0.19       6.7       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:40   12636.8      0.19       6.6       2.7 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:40   12641.1      0.19       6.5       2.7 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:40   12639.9      0.19       6.5       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:40   12641.1      0.19       6.4       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:43   12659.9      0.19       6.3       2.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:43   12659.9      0.19       6.3       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:43   12649.5      0.19       6.3       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   12650.8      0.19       6.3       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   12652.3      0.18       6.2       2.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   12653.3      0.18       6.1       2.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   12662.2      0.18       6.1       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12653.8      0.18       6.0       2.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12654.3      0.18       5.9       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12664.0      0.18       5.9       2.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12665.8      0.18       5.8       2.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12667.8      0.18       5.8       2.7 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12657.1      0.18       5.7       2.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12658.2      0.18       5.7       2.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12658.2      0.18       5.7       2.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12660.7      0.17       5.6       2.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12669.1      0.17       5.6       2.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12673.1      0.17       5.6       2.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   12672.9      0.17       5.5       2.6 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:46   12670.3      0.17       5.5       2.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   12690.7      0.17       5.5       2.6                                0.00  
    0:00:48   12690.7      0.17       5.5       2.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   12692.0      0.17       5.5       2.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   12690.4      0.17       5.4       2.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   12699.1      0.17       5.4       2.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:50   12746.1      0.17       5.2       2.3                                0.00  
    0:00:50   12746.1      0.17       5.2       2.3 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:50   12752.2      0.17       5.1       2.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:50   12773.5      0.16       5.1       2.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:50   12774.5      0.16       5.0       2.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:50   12807.3      0.16       5.0       2.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:50   12807.3      0.16       5.0       2.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:50   12807.8      0.16       5.0       2.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:50   12807.8      0.16       5.0       2.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   12808.3      0.16       5.0       2.3                                0.00  
    0:00:53   12812.4      0.16       4.9       2.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   12821.6      0.16       4.8       2.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:54   12898.1      0.16       4.7       2.5                                0.00  
    0:00:54   12898.1      0.15       4.7       2.5 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:54   12899.8      0.15       4.7       2.5 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:54   12899.8      0.15       4.7       2.5 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:54   12918.1      0.15       4.8       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   12935.4      0.15       4.8       2.5 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   12941.0      0.15       4.7       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   12934.7      0.15       4.5       2.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   12935.9      0.15       4.5       2.5 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   12918.9      0.15       4.5       2.5 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   12922.2      0.14       4.4       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:57   12936.7      0.14       4.5       2.5                                0.00  
    0:00:57   12947.6      0.14       4.5       2.5 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:57   12948.1      0.14       4.4       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:57   12951.4      0.14       4.4       2.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:57   12951.4      0.14       4.4       2.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:57   12956.3      0.14       4.4       2.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:57   12969.2      0.14       4.3       2.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   12969.2      0.14       4.3       2.6 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   12969.2      0.14       4.3       2.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   12978.9      0.14       4.3       2.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   12989.6      0.14       4.1       2.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   12991.6      0.14       4.1       2.6 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   12991.8      0.14       4.1       2.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   12999.7      0.13       4.1       2.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   13002.5      0.13       4.0       2.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   12999.0      0.13       3.8       2.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   13006.1      0.13       3.7       2.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   13016.2      0.13       3.6       2.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   13026.7      0.13       3.6       2.6 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   13023.4      0.12       3.6       2.6                                0.00  
    0:00:59   13024.6      0.12       3.6       2.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   13024.6      0.12       3.5       2.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   13024.9      0.12       3.5       2.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   13026.9      0.12       3.5       2.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:00   13035.3      0.12       3.4       2.6 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:00   13035.3      0.12       3.4       2.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:00   13035.3      0.12       3.4       2.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   13033.3      0.12       3.4       2.6                                0.00  
    0:01:01   13033.3      0.12       3.3       2.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   13033.3      0.12       3.3       2.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   13033.3      0.12       3.3       2.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   13034.5      0.12       3.3       2.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   13023.1      0.12       3.3       2.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   13033.8      0.12       3.2       2.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   13039.1      0.11       3.2       2.6                                0.00  
    0:01:02   13039.1      0.11       3.2       2.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:02   13040.4      0.11       3.2       2.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:02   13040.1      0.11       3.2       2.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:02   13039.9      0.11       3.2       2.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:04   13118.4      0.11       3.1       2.6                                0.00  
    0:01:04   13117.4      0.11       3.1       1.4 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:04   13118.2      0.11       3.1       1.4 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:04   13117.1      0.11       3.0       1.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:04   13148.1      0.11       3.0       1.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:04   13147.4      0.10       3.0       1.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:05   13149.4      0.10       3.0       1.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:05   13151.4      0.10       3.0       1.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:05   13153.0      0.10       3.0       1.4 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:07   13182.4      0.10       2.9       1.4                                0.00  
    0:01:08   13175.1      0.10       2.5       1.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:08   13147.6      0.08       2.0       1.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:08   13124.0      0.07       1.5       0.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:09   13123.0      0.07       1.5       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:09   13120.9      0.07       1.4       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:09   13120.9      0.07       1.4       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:10   13122.7      0.07       1.4       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:10   13122.7      0.07       1.3       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:10   13122.5      0.07       1.3       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:10   13113.8      0.06       1.2       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:10   13115.4      0.06       1.2       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:11   13127.6      0.06       1.2       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:11   13130.3      0.06       1.2       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:12   13130.3      0.06       1.2       0.2                                0.00  
    0:01:12   12859.9      0.06       1.3       0.2                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:12   12859.9      0.06       1.3       0.2                               -0.11  
    0:01:12   12863.5      0.06       1.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:13   12865.3      0.06       1.2       0.0 mac_done_x[0][2]              -0.11  
    0:01:13   12869.1      0.06       1.2       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:13   12858.4      0.06       1.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:13   12870.1      0.06       1.2       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:13   12886.9      0.06       1.2       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:13   12890.4      0.06       1.1       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:13   12898.8      0.05       1.0       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:13   12907.5      0.05       1.0       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:13   12905.7      0.05       1.0       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:13   12899.3      0.05       0.9       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:13   12894.8      0.05       0.9       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D     -0.11  
    0:01:14   12896.8      0.05       0.9       0.0                               -0.11  
    0:01:14   12896.8      0.05       0.9       0.0                               -0.11  
    0:01:14   12896.5      0.05       0.9       0.0                               -0.11  
    0:01:14   12895.3      0.05       0.9       0.0                               -0.11  
    0:01:14   12897.6      0.05       0.9       0.0                               -0.11  
    0:01:14   12892.2      0.05       0.9       0.0                               -0.11  
    0:01:14   12888.4      0.05       0.8       0.0                               -0.11  
    0:01:14   12932.9      0.05       0.7       0.0                               -0.11  
    0:01:14   12931.4      0.05       0.7       0.0                               -0.11  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:14   12931.4      0.05       0.7       0.0                               -0.11  
    0:01:14   12931.4      0.05       0.7       0.0                               -0.11  
    0:01:14   12491.7      0.05       0.7       0.0                               -0.11  
    0:01:14   12356.7      0.05       0.7       0.0                               -0.11  
    0:01:14   12333.4      0.05       0.7       0.0                               -0.11  
    0:01:14   12328.3      0.05       0.7       0.0                               -0.11  
    0:01:14   12326.5      0.05       0.7       0.0                               -0.11  
    0:01:14   12326.5      0.05       0.7       0.0                               -0.11  
    0:01:14   12328.5      0.05       0.7       0.0                               -0.11  
    0:01:15   12181.9      0.05       0.7       0.0                               -0.11  
    0:01:15   12136.4      0.05       0.7       0.0                               -0.11  
    0:01:15   12123.4      0.05       0.7       0.0                               -0.11  
    0:01:15   12121.1      0.05       0.7       0.0                               -0.11  
    0:01:15   12121.1      0.05       0.7       0.0                               -0.11  
    0:01:15   12121.1      0.05       0.7       0.0                               -0.11  
    0:01:15   12121.1      0.05       0.7       0.0                               -0.11  
    0:01:15   12121.1      0.05       0.7       0.0                               -0.11  
    0:01:15   12132.8      0.05       0.7       0.0                               -0.11  
    0:01:15   12141.0      0.05       0.7       0.0                                0.00  
    0:01:15   12141.0      0.05       0.7       0.0                                0.00  
    0:01:15   12141.5      0.05       0.7       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_4_area.txt
report_power > array_4_power.txt
report_timing -delay min > array_4_min_delay.txt
report_timing -delay max > array_4_max_delay.txt
#### write out final netlist ######
write -format verilog array_4 -output array_4.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_4.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit
Memory usage for this session 154 Mbytes.
Memory usage for this session including child processes 154 Mbytes.
CPU usage for this session 74 seconds ( 0.02 hours ).
Elapsed time for this session 78 seconds ( 0.02 hours ).

Thank you...
