var classi2cRegTb_1_1tb =
[
    [ "sim", "classi2cRegTb_1_1tb.html#a9ce7d8135916f3d4dcc638c7b8279419", null ],
    [ "TPD_C", "classi2cRegTb_1_1tb.html#a23f819a8aa01a8cb280aa85a06adbc9f", null ],
    [ "masterClk", "classi2cRegTb_1_1tb.html#a38066d316c3e7598f1e6b696236bb79e", null ],
    [ "masterRst", "classi2cRegTb_1_1tb.html#a498cfd20bb9d05c84ede570d7fc451f0", null ],
    [ "slaveClk", "classi2cRegTb_1_1tb.html#a2617d5b32bb28dcf57f544b68a376fcb", null ],
    [ "slaveRst", "classi2cRegTb_1_1tb.html#a9a78bccc43cc374ad898ff1113495e93", null ],
    [ "regIn", "classi2cRegTb_1_1tb.html#a7e4eb6e250e32f12e0b7af266ad918f6", null ],
    [ "regOut", "classi2cRegTb_1_1tb.html#a471a52e2e89da2d7c6fb46e184081cd2", null ],
    [ "i2ci", "classi2cRegTb_1_1tb.html#a190757d21483cc277190854a135e18a9", null ],
    [ "i2co", "classi2cRegTb_1_1tb.html#a70c16c1460cae343b08eaaabafac965e", null ],
    [ "i2cSda", "classi2cRegTb_1_1tb.html#a7b4a34751567f1c74c41bb9afae964a4", null ],
    [ "i2cScl", "classi2cRegTb_1_1tb.html#a2798bb2e7ddfb293633ff09be180cb9a", null ],
    [ "clkrst_master", "classi2cRegTb_1_1tb.html#ad030c54c408191c91c61898f1d69bf8f", null ],
    [ "i2cregmaster_1", "classi2cRegTb_1_1tb.html#ab30ceec433b04548325535cc9b94a8bc", null ],
    [ "clkrst_slave", "classi2cRegTb_1_1tb.html#a2ab08749fbd27b5a18754c6c556df01a", null ],
    [ "i2cramslave_1", "classi2cRegTb_1_1tb.html#a684aab0d7e098098b579e199558b769b", null ]
];