ROM_320x32_S_I.v,verilog,xil_defaultlib,../../../../Origion_Wave_IQ.srcs/sources_1/ip/ROM_320x32_S_I_1/sim/ROM_320x32_S_I.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
