// Seed: 2697487178
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4
    , id_7,
    input tri1 id_5
);
  logic id_8;
  module_2 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_0,
      id_3,
      id_1,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output wire id_3,
    input tri1 id_4,
    output supply1 id_5
);
  logic id_7;
  always id_7 = -1;
  nand primCall (id_3, id_2, id_1, id_7, id_4);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_3,
      id_5,
      id_0
  );
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply0 id_5
    , id_9,
    input tri1 id_6,
    input supply0 id_7
);
  wire id_10;
endmodule
