###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.46.136)
#  Generated on:      Mon Aug 26 19:37:38 2024
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin RST_SYNC_2/\stages_reg[0] /CK 
Endpoint:   RST_SYNC_2/\stages_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.152
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.126 | 
     | U4_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.193 | 0.152 |   0.151 |    0.026 | 
     | RST_SYNC_2/\stages_reg[0] | RN ^       | SDFFRQX2M | 0.193 | 0.000 |   0.152 |    0.026 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.126 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.126 | 
     | RST_SYNC_2/\stages_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.126 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RST_SYNC_2/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_2/SYNC_RST_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.152
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.126 | 
     | U4_mux2X1/U1            | B ^ -> Y ^ | MX2X2M    | 0.193 | 0.152 |   0.151 |    0.025 | 
     | RST_SYNC_2/SYNC_RST_reg | RN ^       | SDFFRQX2M | 0.193 | 0.001 |   0.152 |    0.026 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |    0.126 | 
     | U1_mux2X1/U1            | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.126 | 
     | RST_SYNC_2/SYNC_RST_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.126 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RST_SYNC_1/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_1/SYNC_RST_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.153
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.127 | 
     | U4_mux2X1/U1            | B ^ -> Y ^ | MX2X2M    | 0.193 | 0.152 |   0.152 |    0.025 | 
     | RST_SYNC_1/SYNC_RST_reg | RN ^       | SDFFRQX2M | 0.193 | 0.001 |   0.153 |    0.026 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |    0.127 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.127 | 
     | RST_SYNC_1/SYNC_RST_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.127 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RST_SYNC_1/\stages_reg[0] /CK 
Endpoint:   RST_SYNC_1/\stages_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.153
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.127 | 
     | U4_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.193 | 0.152 |   0.151 |    0.025 | 
     | RST_SYNC_1/\stages_reg[0] | RN ^       | SDFFRQX2M | 0.193 | 0.001 |   0.153 |    0.026 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.127 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.127 | 
     | RST_SYNC_1/\stages_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.127 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RST_SYNC_2/\stages_reg[1] /CK 
Endpoint:   RST_SYNC_2/\stages_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.022
  Arrival Time                  0.152
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.130 | 
     | U4_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.193 | 0.152 |   0.152 |    0.021 | 
     | RST_SYNC_2/\stages_reg[1] | RN ^       | SDFFRQX1M | 0.193 | 0.001 |   0.152 |    0.022 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.130 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.130 | 
     | RST_SYNC_2/\stages_reg[1] | CK ^       | SDFFRQX1M | 0.000 | 0.000 |   0.000 |    0.130 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin RST_SYNC_1/\stages_reg[1] /CK 
Endpoint:   RST_SYNC_1/\stages_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.022
  Arrival Time                  0.153
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.131 | 
     | U4_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.193 | 0.152 |   0.152 |    0.021 | 
     | RST_SYNC_1/\stages_reg[1] | RN ^       | SDFFRQX1M | 0.193 | 0.001 |   0.153 |    0.022 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.131 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.131 | 
     | RST_SYNC_1/\stages_reg[1] | CK ^       | SDFFRQX1M | 0.000 | 0.000 |   0.000 |    0.131 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Reg_file/\REG_reg[3][5] /CK 
Endpoint:   Reg_file/\REG_reg[3][5] /SN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.151
  Arrival Time                  0.358
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.207 | 
     | U5_mux2X1/U1            | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.126 | 
     | Reg_file/\REG_reg[3][5] | SN ^       | SDFFSQX2M | 0.517 | 0.025 |   0.358 |    0.151 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |    0.207 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.207 | 
     | Reg_file/\REG_reg[3][5] | CK ^       | SDFFSQX2M | 0.000 | 0.000 |   0.000 |    0.207 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin CLK_DIV_2/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.320
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.285 | 
     | U6_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |    0.024 | 
     | CLK_DIV_2/\counter_reg[0] | RN ^       | SDFFRQX2M | 0.502 | 0.012 |   0.320 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.285 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.285 | 
     | CLK_DIV_2/\counter_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.285 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin CLK_DIV_2/flag_reg/CK 
Endpoint:   CLK_DIV_2/flag_reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.323
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.287 | 
     | U6_mux2X1/U1       | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |    0.022 | 
     | CLK_DIV_2/flag_reg | RN ^       | SDFFRQX2M | 0.506 | 0.014 |   0.323 |    0.036 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |           | 0.000 |       |   0.000 |    0.287 | 
     | U1_mux2X1/U1       | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.287 | 
     | CLK_DIV_2/flag_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.287 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin CLK_DIV_2/div_clk_reg/CK 
Endpoint:   CLK_DIV_2/div_clk_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.326
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.290 | 
     | U6_mux2X1/U1          | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |    0.018 | 
     | CLK_DIV_2/div_clk_reg | RN ^       | SDFFRQX2M | 0.512 | 0.018 |   0.326 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.290 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.290 | 
     | CLK_DIV_2/div_clk_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.290 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin CLK_DIV_2/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.332
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.296 | 
     | U6_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |    0.013 | 
     | CLK_DIV_2/\counter_reg[1] | RN ^       | SDFFRQX2M | 0.520 | 0.024 |   0.332 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.296 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.296 | 
     | CLK_DIV_2/\counter_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.296 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin CLK_DIV_2/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.333
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.297 | 
     | U6_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |    0.012 | 
     | CLK_DIV_2/\counter_reg[2] | RN ^       | SDFFRQX2M | 0.521 | 0.025 |   0.333 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.297 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.297 | 
     | CLK_DIV_2/\counter_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.297 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin CLK_DIV_2/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.336
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.300 | 
     | U6_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |    0.009 | 
     | CLK_DIV_2/\counter_reg[4] | RN ^       | SDFFRQX2M | 0.524 | 0.028 |   0.336 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.300 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.300 | 
     | CLK_DIV_2/\counter_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.300 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin CLK_DIV_2/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.336
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.300 | 
     | U6_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |    0.009 | 
     | CLK_DIV_2/\counter_reg[7] | RN ^       | SDFFRQX2M | 0.524 | 0.028 |   0.336 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.300 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.300 | 
     | CLK_DIV_2/\counter_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.300 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin CLK_DIV_2/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.337
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.300 | 
     | U6_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |    0.008 | 
     | CLK_DIV_2/\counter_reg[6] | RN ^       | SDFFRQX2M | 0.525 | 0.028 |   0.337 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.300 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.300 | 
     | CLK_DIV_2/\counter_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.300 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin CLK_DIV_2/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.337
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.300 | 
     | U6_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |    0.008 | 
     | CLK_DIV_2/\counter_reg[5] | RN ^       | SDFFRQX2M | 0.525 | 0.028 |   0.337 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.300 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.300 | 
     | CLK_DIV_2/\counter_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.300 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin DATA_SYNC/PULSE_GEN_OUT_reg/CK 
Endpoint:   DATA_SYNC/PULSE_GEN_OUT_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.340
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.304 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.030 | 
     | DATA_SYNC/PULSE_GEN_OUT_reg | RN ^       | SDFFRQX2M | 0.518 | 0.007 |   0.340 |    0.036 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.000 |       |   0.000 |    0.304 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | DATA_SYNC/PULSE_GEN_OUT_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.304 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[3] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.340
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.304 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.029 | 
     | DATA_SYNC/\SYNC_BUS_reg[3] | RN ^       | SDFFRQX2M | 0.518 | 0.007 |   0.340 |    0.036 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.304 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | DATA_SYNC/\SYNC_BUS_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.304 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[6] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.340
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.304 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.029 | 
     | DATA_SYNC/\SYNC_BUS_reg[6] | RN ^       | SDFFRQX2M | 0.518 | 0.007 |   0.340 |    0.036 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.304 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | DATA_SYNC/\SYNC_BUS_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.304 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[5] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.340
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.304 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.029 | 
     | DATA_SYNC/\SYNC_BUS_reg[5] | RN ^       | SDFFRQX2M | 0.518 | 0.007 |   0.340 |    0.036 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.304 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | DATA_SYNC/\SYNC_BUS_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.304 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin CLK_DIV_2/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.341
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.304 | 
     | U6_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |    0.004 | 
     | CLK_DIV_2/\counter_reg[3] | RN ^       | SDFFRQX2M | 0.529 | 0.032 |   0.341 |    0.037 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.304 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | CLK_DIV_2/\counter_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.304 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin DATA_SYNC/EN_PULSE_reg/CK 
Endpoint:   DATA_SYNC/EN_PULSE_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.341
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.305 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.029 | 
     | DATA_SYNC/EN_PULSE_reg | RN ^       | SDFFRQX2M | 0.518 | 0.008 |   0.341 |    0.036 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.305 | 
     | U0_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | DATA_SYNC/EN_PULSE_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.305 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[4] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.341
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.305 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.029 | 
     | DATA_SYNC/\SYNC_BUS_reg[4] | RN ^       | SDFFRQX2M | 0.518 | 0.008 |   0.341 |    0.036 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.305 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | DATA_SYNC/\SYNC_BUS_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.305 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[2] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.341
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.305 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.028 | 
     | DATA_SYNC/\SYNC_BUS_reg[2] | RN ^       | SDFFRQX2M | 0.518 | 0.008 |   0.341 |    0.036 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.305 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | DATA_SYNC/\SYNC_BUS_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.305 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[1] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.342
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.305 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.028 | 
     | DATA_SYNC/\SYNC_BUS_reg[1] | RN ^       | SDFFRQX2M | 0.518 | 0.008 |   0.342 |    0.036 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.305 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | DATA_SYNC/\SYNC_BUS_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.305 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin SYS_CTRL/\current_state_reg[2] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.342
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.306 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.028 | 
     | SYS_CTRL/\current_state_reg[2] | RN ^       | SDFFRQX2M | 0.518 | 0.009 |   0.342 |    0.036 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |    0.306 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.306 | 
     | SYS_CTRL/\current_state_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.306 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin FIFO/DUT2/\WR_PTR_binary_reg[0] /CK 
Endpoint:   FIFO/DUT2/\WR_PTR_binary_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.342
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.306 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.027 | 
     | FIFO/DUT2/\WR_PTR_binary_reg[0] | RN ^       | SDFFRQX2M | 0.518 | 0.009 |   0.342 |    0.036 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |    0.306 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.306 | 
     | FIFO/DUT2/\WR_PTR_binary_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.306 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin SYS_CTRL/\current_state_reg[3] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.342
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.306 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.027 | 
     | SYS_CTRL/\current_state_reg[3] | RN ^       | SDFFRQX2M | 0.518 | 0.009 |   0.342 |    0.036 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |    0.306 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.306 | 
     | SYS_CTRL/\current_state_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.306 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin SYS_CTRL/\current_state_reg[1] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.342
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.306 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.027 | 
     | SYS_CTRL/\current_state_reg[1] | RN ^       | SDFFRQX2M | 0.518 | 0.009 |   0.342 |    0.036 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |    0.306 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.306 | 
     | SYS_CTRL/\current_state_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.306 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin FIFO/DUT2/\WR_PTR_binary_reg[1] /CK 
Endpoint:   FIFO/DUT2/\WR_PTR_binary_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.343
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.306 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.027 | 
     | FIFO/DUT2/\WR_PTR_binary_reg[1] | RN ^       | SDFFRQX2M | 0.518 | 0.009 |   0.343 |    0.036 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |    0.306 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.306 | 
     | FIFO/DUT2/\WR_PTR_binary_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.306 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin FIFO/DUT2/\WR_ADDR_reg[3] /CK 
Endpoint:   FIFO/DUT2/\WR_ADDR_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.343
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.307 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.027 | 
     | FIFO/DUT2/\WR_ADDR_reg[3] | RN ^       | SDFFRQX2M | 0.518 | 0.010 |   0.343 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.307 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.307 | 
     | FIFO/DUT2/\WR_ADDR_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.307 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin FIFO/DUT2/\WR_ADDR_reg[2] /CK 
Endpoint:   FIFO/DUT2/\WR_ADDR_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.343
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.307 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.026 | 
     | FIFO/DUT2/\WR_ADDR_reg[2] | RN ^       | SDFFRQX2M | 0.518 | 0.010 |   0.343 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.307 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.307 | 
     | FIFO/DUT2/\WR_ADDR_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.307 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin DATA_SYNC/SYNC_BUS_EN_reg/CK 
Endpoint:   DATA_SYNC/SYNC_BUS_EN_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.344
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.307 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.026 | 
     | DATA_SYNC/SYNC_BUS_EN_reg | RN ^       | SDFFRQX2M | 0.518 | 0.010 |   0.344 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.307 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.307 | 
     | DATA_SYNC/SYNC_BUS_EN_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.307 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin FIFO/DUT2/\WR_ADDR_reg[1] /CK 
Endpoint:   FIFO/DUT2/\WR_ADDR_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.344
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.308 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.025 | 
     | FIFO/DUT2/\WR_ADDR_reg[1] | RN ^       | SDFFRQX2M | 0.518 | 0.011 |   0.344 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.308 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.308 | 
     | FIFO/DUT2/\WR_ADDR_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.308 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin FIFO/DUT2/\WR_PTR_binary_reg[2] /CK 
Endpoint:   FIFO/DUT2/\WR_PTR_binary_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.344
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.308 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.025 | 
     | FIFO/DUT2/\WR_PTR_binary_reg[2] | RN ^       | SDFFRQX2M | 0.518 | 0.011 |   0.344 |    0.036 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |    0.308 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.308 | 
     | FIFO/DUT2/\WR_PTR_binary_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.308 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin DATA_SYNC/\stages_reg[1] /CK 
Endpoint:   DATA_SYNC/\stages_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.344
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.308 | 
     | U5_mux2X1/U1             | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.025 | 
     | DATA_SYNC/\stages_reg[1] | RN ^       | SDFFRQX2M | 0.518 | 0.011 |   0.344 |    0.036 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |    0.308 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.308 | 
     | DATA_SYNC/\stages_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.308 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin DATA_SYNC/\stages_reg[0] /CK 
Endpoint:   DATA_SYNC/\stages_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.344
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.308 | 
     | U5_mux2X1/U1             | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.025 | 
     | DATA_SYNC/\stages_reg[0] | RN ^       | SDFFRQX2M | 0.518 | 0.011 |   0.344 |    0.036 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |    0.308 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.308 | 
     | DATA_SYNC/\stages_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.308 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[7] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.345
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.308 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.025 | 
     | DATA_SYNC/\SYNC_BUS_reg[7] | RN ^       | SDFFRQX2M | 0.518 | 0.011 |   0.345 |    0.036 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.308 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.308 | 
     | DATA_SYNC/\SYNC_BUS_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.308 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[0] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.345
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.308 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.025 | 
     | DATA_SYNC/\SYNC_BUS_reg[0] | RN ^       | SDFFRQX2M | 0.518 | 0.011 |   0.345 |    0.036 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.308 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.308 | 
     | DATA_SYNC/\SYNC_BUS_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.308 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin FIFO/DUT2/\WR_PTR_binary_reg[3] /CK 
Endpoint:   FIFO/DUT2/\WR_PTR_binary_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.345
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.309 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.024 | 
     | FIFO/DUT2/\WR_PTR_binary_reg[3] | RN ^       | SDFFRQX2M | 0.518 | 0.012 |   0.345 |    0.036 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |    0.309 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.309 | 
     | FIFO/DUT2/\WR_PTR_binary_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.309 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin FIFO/DUT0/\REG_reg[1] /CK 
Endpoint:   FIFO/DUT0/\REG_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.346
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.309 | 
     | U6_mux2X1/U1          | B ^ -> Y ^ | MX2X8M    | 0.481 | 0.309 |   0.309 |   -0.001 | 
     | FIFO/DUT0/\REG_reg[1] | RN ^       | SDFFRQX2M | 0.534 | 0.038 |   0.346 |    0.037 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.309 | 
     | U3_mux2X1/U1          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.309 | 
     | FIFO/DUT0/\REG_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.309 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Reg_file/RD_DATA_VALID_reg/CK 
Endpoint:   Reg_file/RD_DATA_VALID_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.347
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.311 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.023 | 
     | Reg_file/RD_DATA_VALID_reg | RN ^       | SDFFRQX2M | 0.518 | 0.014 |   0.347 |    0.036 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.311 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.311 | 
     | Reg_file/RD_DATA_VALID_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.311 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin FIFO/DUT2/\WR_ADDR_reg[0] /CK 
Endpoint:   FIFO/DUT2/\WR_ADDR_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.347
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.311 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.023 | 
     | FIFO/DUT2/\WR_ADDR_reg[0] | RN ^       | SDFFRQX2M | 0.518 | 0.014 |   0.347 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.311 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.311 | 
     | FIFO/DUT2/\WR_ADDR_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.311 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin FIFO/DUT2/\WR_PTR_reg[3] /CK 
Endpoint:   FIFO/DUT2/\WR_PTR_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.348
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.312 | 
     | U5_mux2X1/U1             | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.021 | 
     | FIFO/DUT2/\WR_PTR_reg[3] | RN ^       | SDFFRQX2M | 0.518 | 0.015 |   0.348 |    0.036 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |    0.312 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | FIFO/DUT2/\WR_PTR_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.312 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin FIFO/DUT1/\SYNC_reg[3] /CK 
Endpoint:   FIFO/DUT1/\SYNC_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.349
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.021 | 
     | FIFO/DUT1/\SYNC_reg[3] | RN ^       | SDFFRQX2M | 0.518 | 0.016 |   0.349 |    0.036 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.313 | 
     | U0_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.313 | 
     | FIFO/DUT1/\SYNC_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.313 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin FIFO/DUT1/\REG_reg[3] /CK 
Endpoint:   FIFO/DUT1/\REG_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.349
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | U5_mux2X1/U1          | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.020 | 
     | FIFO/DUT1/\REG_reg[3] | RN ^       | SDFFRQX2M | 0.518 | 0.016 |   0.349 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.313 | 
     | U0_mux2X1/U1          | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.313 | 
     | FIFO/DUT1/\REG_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.313 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin FIFO/DUT1/\SYNC_reg[0] /CK 
Endpoint:   FIFO/DUT1/\SYNC_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.349
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.020 | 
     | FIFO/DUT1/\SYNC_reg[0] | RN ^       | SDFFRQX2M | 0.518 | 0.016 |   0.349 |    0.036 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.313 | 
     | U0_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.313 | 
     | FIFO/DUT1/\SYNC_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.313 | 
     +--------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin FIFO/DUT2/\WR_PTR_reg[0] /CK 
Endpoint:   FIFO/DUT2/\WR_PTR_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.349
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | U5_mux2X1/U1             | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.020 | 
     | FIFO/DUT2/\WR_PTR_reg[0] | RN ^       | SDFFRQX2M | 0.518 | 0.016 |   0.349 |    0.036 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |    0.313 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.313 | 
     | FIFO/DUT2/\WR_PTR_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.313 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin FIFO/DUT1/\REG_reg[2] /CK 
Endpoint:   FIFO/DUT1/\REG_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.349
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | U5_mux2X1/U1          | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.020 | 
     | FIFO/DUT1/\REG_reg[2] | RN ^       | SDFFRQX2M | 0.518 | 0.016 |   0.349 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.313 | 
     | U0_mux2X1/U1          | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.313 | 
     | FIFO/DUT1/\REG_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.313 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin FIFO/DUT1/\SYNC_reg[1] /CK 
Endpoint:   FIFO/DUT1/\SYNC_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.349
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.313 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X8M    | 0.517 | 0.333 |   0.333 |    0.020 | 
     | FIFO/DUT1/\SYNC_reg[1] | RN ^       | SDFFRQX2M | 0.518 | 0.016 |   0.349 |    0.036 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.313 | 
     | U0_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.313 | 
     | FIFO/DUT1/\SYNC_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.313 | 
     +--------------------------------------------------------------------------------------+ 

