# verilog_coding
Verilog is a hardware description language used to model, simulate, and implement digital systems like logic gates, processors and FPGAs.
1. Half adder
2. Half subtractor
4. Full adder
5. Full subtractor
6. 4 inputs AND gate
7. All logic gates using all 3 modeling  
8. JK ff
9. SR ff
10. D ff
11. T ff
12. 2:1 mux
13. 4:1 mux
14. 8:1 mux
15. 4:1 using 2:1
16. 8:1 using 2:1
17. 1:2 demux
18. 1:4 demux
19. 1:8 demux
20. 1:4 using 1:2
21. 2:4 decoder
22. 3:8 decoder
23. 4:16 decoder
24. 4:2 encoder
25. 8:3 encoder
26. 16:4 encoder
27. priority encoder
28. BCD to xs 3 and vv
29. gray to binary and vv
30. FA using 2 HA
31. FS using 2 HS
32. ALU
33. ripple carry adder
34. 2bit comparator
35. 4bit comparator
36. decimal-bcd encoder
37. octal-binary encoder
38. hexadecimal-binary encoder
39. even parity generator
40. even parity checker
41. odd parity generator
42. odd parity checker
43. master slave D
44. SISO
45. SIPO
46. PISO
47. PIPO
48. Ring
49. johnson
50. asyncronous counter using T
51. syncronous up down counter
52. carry save adder
53. binary 7 segment display
54. carry look ahead adder
55. BCD adder
56. squares of 3 bit numbers
57. tristate buffer
58. RS latch using NOR
59. RS latch using NAND
60. D ff with asyncronous reset
61. 4 bit subtractor
62. 3:1 mux
63. Booth multiplier
64. Array multiplier
65. Universal shift register
66. Sequence generator using mealy
67. Sequence generator using moore

