0.7
2020.2
Nov 18 2020
09:47:47
C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,1607810856,verilog,,C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.srcs/sources_1/new/XADC_simulation.v,,,,,,,,,,
C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_axi_xadc.vhd,1607810855,vhdl,,,,xadc_wiz_0_axi_xadc,,,,,,,,
C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_drp_arbiter.vhd,1607810855,vhdl,,,,drp_arbiter,,,,,,,,
C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_drp_to_axi_stream.vhd,1607810855,vhdl,,,,drp_to_axi4stream,,,,,,,,
C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_xadc_core_drp.vhd,1607810855,vhdl,,,,xadc_wiz_0_xadc_core_drp,,,,,,,,
C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.srcs/sim_1/imports/xadc_wiz_0/xadc_wiz_0.v,1607652109,verilog,,C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.srcs/sim_1/new/XADC_tb.v,,xadc_wiz_0,,,,,,,,
C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.srcs/sim_1/new/XADC_tb.v,1608055048,verilog,,,,XADC_tb,,,,,,,,
C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.srcs/sources_1/new/XADC_simulation.v,1607811523,verilog,,C:/Xilinx/Vivado/XADC_to_display/XADC_to_display.srcs/sim_1/imports/xadc_wiz_0/xadc_wiz_0.v,,XADC_simulation,,,,,,,,
